// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_helm_compute_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        S0_buf4_dout,
        S0_buf4_num_data_valid,
        S0_buf4_fifo_cap,
        S0_buf4_empty_n,
        S0_buf4_read,
        D0_buf5_dout,
        D0_buf5_num_data_valid,
        D0_buf5_fifo_cap,
        D0_buf5_empty_n,
        D0_buf5_read,
        u0_buf6_dout,
        u0_buf6_num_data_valid,
        u0_buf6_fifo_cap,
        u0_buf6_empty_n,
        u0_buf6_read,
        v0_buf7_din,
        v0_buf7_num_data_valid,
        v0_buf7_fifo_cap,
        v0_buf7_full_n,
        v0_buf7_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] S0_buf4_dout;
input  [7:0] S0_buf4_num_data_valid;
input  [7:0] S0_buf4_fifo_cap;
input   S0_buf4_empty_n;
output   S0_buf4_read;
input  [63:0] D0_buf5_dout;
input  [11:0] D0_buf5_num_data_valid;
input  [11:0] D0_buf5_fifo_cap;
input   D0_buf5_empty_n;
output   D0_buf5_read;
input  [63:0] u0_buf6_dout;
input  [11:0] u0_buf6_num_data_valid;
input  [11:0] u0_buf6_fifo_cap;
input   u0_buf6_empty_n;
output   u0_buf6_read;
output  [63:0] v0_buf7_din;
input  [11:0] v0_buf7_num_data_valid;
input  [11:0] v0_buf7_fifo_cap;
input   v0_buf7_full_n;
output   v0_buf7_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg S0_buf4_read;
reg D0_buf5_read;
reg u0_buf6_read;
reg v0_buf7_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] S_buf_address0;
reg    S_buf_ce0;
reg    S_buf_we0;
wire   [63:0] S_buf_q0;
reg    S_buf_ce1;
wire   [63:0] S_buf_q1;
reg    S_buf_ce2;
wire   [63:0] S_buf_q2;
reg    S_buf_ce3;
wire   [63:0] S_buf_q3;
reg    S_buf_ce4;
wire   [63:0] S_buf_q4;
reg    S_buf_ce5;
wire   [63:0] S_buf_q5;
reg    S_buf_ce6;
wire   [63:0] S_buf_q6;
reg    S_buf_ce7;
wire   [63:0] S_buf_q7;
reg    S_buf_ce8;
wire   [63:0] S_buf_q8;
reg    S_buf_ce9;
wire   [63:0] S_buf_q9;
reg    S_buf_ce10;
wire   [63:0] S_buf_q10;
reg   [10:0] D_buf_address0;
reg    D_buf_ce0;
reg    D_buf_we0;
wire   [63:0] D_buf_q0;
reg   [10:0] u_buf_address0;
reg    u_buf_ce0;
reg    u_buf_we0;
wire   [63:0] u_buf_q0;
reg    u_buf_ce1;
wire   [63:0] u_buf_q1;
reg    u_buf_ce2;
wire   [63:0] u_buf_q2;
reg    u_buf_ce3;
wire   [63:0] u_buf_q3;
reg    u_buf_ce4;
wire   [63:0] u_buf_q4;
reg    u_buf_ce5;
wire   [63:0] u_buf_q5;
reg    u_buf_ce6;
wire   [63:0] u_buf_q6;
reg    u_buf_ce7;
wire   [63:0] u_buf_q7;
reg    u_buf_ce8;
wire   [63:0] u_buf_q8;
reg    u_buf_ce9;
wire   [63:0] u_buf_q9;
reg    u_buf_ce10;
wire   [63:0] u_buf_q10;
reg   [10:0] v_buf_address0;
reg    v_buf_ce0;
reg    v_buf_we0;
wire   [63:0] v_buf_q0;
reg   [10:0] t_address0;
reg    t_ce0;
reg    t_we0;
wire   [63:0] t_q0;
reg   [10:0] r_address0;
reg    r_ce0;
reg    r_we0;
wire   [63:0] r_q0;
reg   [10:0] t1_address0;
reg    t1_ce0;
reg    t1_we0;
wire   [63:0] t1_q0;
reg   [10:0] t3_address0;
reg    t3_ce0;
reg    t3_we0;
wire   [63:0] t3_q0;
reg   [10:0] t0_address0;
reg    t0_ce0;
reg    t0_we0;
wire   [63:0] t0_q0;
reg   [10:0] t2_address0;
reg    t2_ce0;
reg    t2_we0;
wire   [63:0] t2_q0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ready;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_d0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ready;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_d0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ready;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_d0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ready;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address2;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address3;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address4;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address5;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address6;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address7;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address8;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address9;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address10;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_d0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address2;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address3;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address4;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address5;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address6;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address7;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address8;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address9;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address10;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1;
wire   [1:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_opcode;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ready;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_d0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1;
wire   [1:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_opcode;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ready;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_d0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1;
wire   [1:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_opcode;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ready;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_d0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ready;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_d0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1;
wire   [1:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_opcode;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ready;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_d0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1;
wire   [1:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_opcode;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ready;
wire   [6:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_d0;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1;
wire   [1:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_opcode;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1;
wire    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_idle;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ready;
wire   [63:0] grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_din;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write;
wire   [10:0] grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n;
wire    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n;
reg    grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg;
reg    ap_block_state1_ignore_call21;
wire    ap_CS_fsm_state2;
reg    grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire   [63:0] grp_fu_170_p2;
reg   [63:0] grp_fu_170_p0;
reg   [63:0] grp_fu_170_p1;
reg    grp_fu_170_ce;
wire   [63:0] grp_fu_174_p2;
reg   [63:0] grp_fu_174_p0;
reg   [63:0] grp_fu_174_p1;
reg    grp_fu_174_ce;
reg   [23:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_wait_2;
reg    ap_sub_ext_blocking_2;
reg    ap_wait_3;
reg    ap_sub_ext_blocking_3;
reg    ap_wait_4;
reg    ap_sub_ext_blocking_4;
reg    ap_wait_5;
reg    ap_sub_ext_blocking_5;
reg    ap_wait_6;
reg    ap_sub_ext_blocking_6;
reg    ap_wait_7;
reg    ap_sub_ext_blocking_7;
reg    ap_wait_8;
reg    ap_sub_ext_blocking_8;
reg    ap_wait_9;
reg    ap_sub_ext_blocking_9;
reg    ap_wait_10;
reg    ap_sub_ext_blocking_10;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_sub_str_blocking_2;
reg    ap_sub_str_blocking_3;
reg    ap_sub_str_blocking_4;
reg    ap_sub_str_blocking_5;
reg    ap_sub_str_blocking_6;
reg    ap_sub_str_blocking_7;
reg    ap_sub_str_blocking_8;
reg    ap_sub_str_blocking_9;
reg    ap_sub_str_blocking_10;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
reg    ap_sub_int_blocking_2;
reg    ap_sub_int_blocking_3;
reg    ap_sub_int_blocking_4;
reg    ap_sub_int_blocking_5;
reg    ap_sub_int_blocking_6;
reg    ap_sub_int_blocking_7;
reg    ap_sub_int_blocking_8;
reg    ap_sub_int_blocking_9;
reg    ap_sub_int_blocking_10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg = 1'b0;
#0 grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg = 1'b0;
end

krnl_helm_compute_1_S_buf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 121 ),
    .AddressWidth( 7 ))
S_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(S_buf_address0),
    .ce0(S_buf_ce0),
    .we0(S_buf_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_d0),
    .q0(S_buf_q0),
    .address1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address1),
    .ce1(S_buf_ce1),
    .q1(S_buf_q1),
    .address2(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address2),
    .ce2(S_buf_ce2),
    .q2(S_buf_q2),
    .address3(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address3),
    .ce3(S_buf_ce3),
    .q3(S_buf_q3),
    .address4(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address4),
    .ce4(S_buf_ce4),
    .q4(S_buf_q4),
    .address5(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address5),
    .ce5(S_buf_ce5),
    .q5(S_buf_q5),
    .address6(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address6),
    .ce6(S_buf_ce6),
    .q6(S_buf_q6),
    .address7(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address7),
    .ce7(S_buf_ce7),
    .q7(S_buf_q7),
    .address8(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address8),
    .ce8(S_buf_ce8),
    .q8(S_buf_q8),
    .address9(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address9),
    .ce9(S_buf_ce9),
    .q9(S_buf_q9),
    .address10(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address10),
    .ce10(S_buf_ce10),
    .q10(S_buf_q10)
);

krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
D_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(D_buf_address0),
    .ce0(D_buf_ce0),
    .we0(D_buf_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_d0),
    .q0(D_buf_q0)
);

krnl_helm_compute_1_u_buf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
u_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(u_buf_address0),
    .ce0(u_buf_ce0),
    .we0(u_buf_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_d0),
    .q0(u_buf_q0),
    .address1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address1),
    .ce1(u_buf_ce1),
    .q1(u_buf_q1),
    .address2(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address2),
    .ce2(u_buf_ce2),
    .q2(u_buf_q2),
    .address3(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address3),
    .ce3(u_buf_ce3),
    .q3(u_buf_q3),
    .address4(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address4),
    .ce4(u_buf_ce4),
    .q4(u_buf_q4),
    .address5(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address5),
    .ce5(u_buf_ce5),
    .q5(u_buf_q5),
    .address6(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address6),
    .ce6(u_buf_ce6),
    .q6(u_buf_q6),
    .address7(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address7),
    .ce7(u_buf_ce7),
    .q7(u_buf_q7),
    .address8(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address8),
    .ce8(u_buf_ce8),
    .q8(u_buf_q8),
    .address9(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address9),
    .ce9(u_buf_ce9),
    .q9(u_buf_q9),
    .address10(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address10),
    .ce10(u_buf_ce10),
    .q10(u_buf_q10)
);

krnl_helm_compute_1_D_buf_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
v_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v_buf_address0),
    .ce0(v_buf_ce0),
    .we0(v_buf_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_d0),
    .q0(v_buf_q0)
);

krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_address0),
    .ce0(t_ce0),
    .we0(t_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_d0),
    .q0(t_q0)
);

krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(r_address0),
    .ce0(r_ce0),
    .we0(r_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_d0),
    .q0(r_q0)
);

krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
t1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t1_address0),
    .ce0(t1_ce0),
    .we0(t1_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_d0),
    .q0(t1_q0)
);

krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
t3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t3_address0),
    .ce0(t3_ce0),
    .we0(t3_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_d0),
    .q0(t3_q0)
);

krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
t0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t0_address0),
    .ce0(t0_ce0),
    .we0(t0_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_d0),
    .q0(t0_q0)
);

krnl_helm_compute_1_t_RAM_1P_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 1331 ),
    .AddressWidth( 11 ))
t2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t2_address0),
    .ce0(t2_ce0),
    .we0(t2_we0),
    .d0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_d0),
    .q0(t2_q0)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_74_1 grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ready),
    .S0_buf4_dout(S0_buf4_dout),
    .S0_buf4_num_data_valid(8'd0),
    .S0_buf4_fifo_cap(8'd0),
    .S0_buf4_empty_n(S0_buf4_empty_n),
    .S0_buf4_read(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0),
    .S_buf_we0(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0),
    .S_buf_d0(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_d0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_79_2 grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ready),
    .D0_buf5_dout(D0_buf5_dout),
    .D0_buf5_num_data_valid(12'd0),
    .D0_buf5_fifo_cap(12'd0),
    .D0_buf5_empty_n(D0_buf5_empty_n),
    .D0_buf5_read(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read),
    .D_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0),
    .D_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0),
    .D_buf_we0(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0),
    .D_buf_d0(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_d0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_84_3 grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ready),
    .u0_buf6_dout(u0_buf6_dout),
    .u0_buf6_num_data_valid(12'd0),
    .u0_buf6_fifo_cap(12'd0),
    .u0_buf6_empty_n(u0_buf6_empty_n),
    .u0_buf6_read(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read),
    .u_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0),
    .u_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0),
    .u_buf_we0(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0),
    .u_buf_d0(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_d0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3 grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ready),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0),
    .S_buf_q0(S_buf_q0),
    .S_buf_address1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address1),
    .S_buf_ce1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1),
    .S_buf_q1(S_buf_q1),
    .S_buf_address2(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address2),
    .S_buf_ce2(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2),
    .S_buf_q2(S_buf_q2),
    .S_buf_address3(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address3),
    .S_buf_ce3(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3),
    .S_buf_q3(S_buf_q3),
    .S_buf_address4(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address4),
    .S_buf_ce4(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4),
    .S_buf_q4(S_buf_q4),
    .S_buf_address5(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address5),
    .S_buf_ce5(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5),
    .S_buf_q5(S_buf_q5),
    .S_buf_address6(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address6),
    .S_buf_ce6(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6),
    .S_buf_q6(S_buf_q6),
    .S_buf_address7(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address7),
    .S_buf_ce7(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7),
    .S_buf_q7(S_buf_q7),
    .S_buf_address8(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address8),
    .S_buf_ce8(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8),
    .S_buf_q8(S_buf_q8),
    .S_buf_address9(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address9),
    .S_buf_ce9(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9),
    .S_buf_q9(S_buf_q9),
    .S_buf_address10(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address10),
    .S_buf_ce10(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10),
    .S_buf_q10(S_buf_q10),
    .t1_address0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0),
    .t1_ce0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0),
    .t1_we0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0),
    .t1_d0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_d0),
    .u_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0),
    .u_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0),
    .u_buf_q0(u_buf_q0),
    .u_buf_address1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address1),
    .u_buf_ce1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1),
    .u_buf_q1(u_buf_q1),
    .u_buf_address2(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address2),
    .u_buf_ce2(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2),
    .u_buf_q2(u_buf_q2),
    .u_buf_address3(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address3),
    .u_buf_ce3(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3),
    .u_buf_q3(u_buf_q3),
    .u_buf_address4(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address4),
    .u_buf_ce4(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4),
    .u_buf_q4(u_buf_q4),
    .u_buf_address5(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address5),
    .u_buf_ce5(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5),
    .u_buf_q5(u_buf_q5),
    .u_buf_address6(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address6),
    .u_buf_ce6(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6),
    .u_buf_q6(u_buf_q6),
    .u_buf_address7(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address7),
    .u_buf_ce7(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7),
    .u_buf_q7(u_buf_q7),
    .u_buf_address8(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address8),
    .u_buf_ce8(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8),
    .u_buf_q8(u_buf_q8),
    .u_buf_address9(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address9),
    .u_buf_ce9(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9),
    .u_buf_q9(u_buf_q9),
    .u_buf_address10(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address10),
    .u_buf_ce10(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10),
    .u_buf_q10(u_buf_q10),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n),
    .grp_fu_170_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7 grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ready),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0),
    .S_buf_q0(S_buf_q0),
    .t0_address0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0),
    .t0_ce0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0),
    .t0_we0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0),
    .t0_d0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_d0),
    .t1_address0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0),
    .t1_ce0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0),
    .t1_q0(t1_q0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n),
    .grp_fu_170_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11 grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ready),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0),
    .S_buf_q0(S_buf_q0),
    .t_address0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0),
    .t_ce0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0),
    .t_we0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0),
    .t_d0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_d0),
    .t0_address0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0),
    .t0_ce0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0),
    .t0_q0(t0_q0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n),
    .grp_fu_170_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15 grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ready),
    .D_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0),
    .D_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0),
    .D_buf_q0(D_buf_q0),
    .t_address0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0),
    .t_ce0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0),
    .t_q0(t_q0),
    .r_address0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0),
    .r_ce0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0),
    .r_we0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0),
    .r_d0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_d0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18 grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ready),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0),
    .S_buf_q0(S_buf_q0),
    .t3_address0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0),
    .t3_ce0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0),
    .t3_we0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0),
    .t3_d0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_d0),
    .r_address0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0),
    .r_ce0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0),
    .r_q0(r_q0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n),
    .grp_fu_170_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22 grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ready),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0),
    .S_buf_q0(S_buf_q0),
    .t2_address0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0),
    .t2_ce0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0),
    .t2_we0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0),
    .t2_d0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_d0),
    .t3_address0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0),
    .t3_ce0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0),
    .t3_q0(t3_q0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n),
    .grp_fu_170_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26 grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ready),
    .S_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0),
    .S_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0),
    .S_buf_q0(S_buf_q0),
    .v_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0),
    .v_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0),
    .v_buf_we0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0),
    .v_buf_d0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_d0),
    .t2_address0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0),
    .t2_ce0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0),
    .t2_q0(t2_q0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n),
    .grp_fu_170_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce)
);

krnl_helm_compute_1_Pipeline_VITIS_LOOP_90_4 grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start),
    .ap_done(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done),
    .ap_idle(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_idle),
    .ap_ready(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ready),
    .v0_buf7_din(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_din),
    .v0_buf7_num_data_valid(12'd0),
    .v0_buf7_fifo_cap(12'd0),
    .v0_buf7_full_n(v0_buf7_full_n),
    .v0_buf7_write(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write),
    .v_buf_address0(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0),
    .v_buf_ce0(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0),
    .v_buf_q0(v_buf_q0),
    .ap_ext_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n),
    .ap_int_blocking_n(grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n)
);

krnl_helm_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_170_p0),
    .din1(grp_fu_170_p1),
    .ce(grp_fu_170_ce),
    .dout(grp_fu_170_p2)
);

krnl_helm_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_174_p0),
    .din1(grp_fu_174_p1),
    .ce(grp_fu_174_ce),
    .dout(grp_fu_174_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ready == 1'b1)) begin
            grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        D0_buf5_read = grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D0_buf5_read;
    end else begin
        D0_buf5_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        D_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        D_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_address0;
    end else begin
        D_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        D_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_D_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        D_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_ce0;
    end else begin
        D_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        D_buf_we0 = grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_D_buf_we0;
    end else begin
        D_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        S0_buf4_read = grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S0_buf4_read;
    end else begin
        S0_buf4_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        S_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_address0;
    end else begin
        S_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_S_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_S_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_S_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_S_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_S_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        S_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_ce0;
    end else begin
        S_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce1 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce1;
    end else begin
        S_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce10 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce10;
    end else begin
        S_buf_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce2 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce2;
    end else begin
        S_buf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce3 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce3;
    end else begin
        S_buf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce4 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce4;
    end else begin
        S_buf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce5 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce5;
    end else begin
        S_buf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce6 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce6;
    end else begin
        S_buf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce7 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce7;
    end else begin
        S_buf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce8 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce8;
    end else begin
        S_buf_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        S_buf_ce9 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_S_buf_ce9;
    end else begin
        S_buf_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        S_buf_we0 = grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_S_buf_we0;
    end else begin
        S_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_10 & ap_sub_ext_blocking_10) == 1'b1) & ((ap_wait_9 & ap_sub_ext_blocking_9) == 1'b1) & ((ap_wait_8 & ap_sub_ext_blocking_8) == 1'b1) & ((ap_wait_7 & ap_sub_ext_blocking_7) == 1'b1) & ((ap_wait_6 & ap_sub_ext_blocking_6) == 1'b1) & ((ap_wait_5 & ap_sub_ext_blocking_5) == 1'b1) & ((ap_wait_4 & ap_sub_ext_blocking_4) == 1'b1) & ((ap_wait_3 & ap_sub_ext_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_ext_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_10 & ap_sub_int_blocking_10) == 1'b1) & ((ap_wait_9 & ap_sub_int_blocking_9) == 1'b1) & ((ap_wait_8 & ap_sub_int_blocking_8) == 1'b1) & ((ap_wait_7 & ap_sub_int_blocking_7) == 1'b1) & ((ap_wait_6 & ap_sub_int_blocking_6) == 1'b1) & ((ap_wait_5 & ap_sub_int_blocking_5) == 1'b1) & ((ap_wait_4 & ap_sub_int_blocking_4) == 1'b1) & ((ap_wait_3 & ap_sub_int_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_int_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_10 & ap_sub_str_blocking_10) == 1'b1) & ((ap_wait_9 & ap_sub_str_blocking_9) == 1'b1) & ((ap_wait_8 & ap_sub_str_blocking_8) == 1'b1) & ((ap_wait_7 & ap_sub_str_blocking_7) == 1'b1) & ((ap_wait_6 & ap_sub_str_blocking_6) == 1'b1) & ((ap_wait_5 & ap_sub_str_blocking_5) == 1'b1) & ((ap_wait_4 & ap_sub_str_blocking_4) == 1'b1) & ((ap_wait_3 & ap_sub_str_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_str_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_10 = 1'b1;
    end else begin
        ap_sub_ext_blocking_10 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_2 = 1'b1;
    end else begin
        ap_sub_ext_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_3 = 1'b1;
    end else begin
        ap_sub_ext_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_4 = 1'b1;
    end else begin
        ap_sub_ext_blocking_4 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_5 = 1'b1;
    end else begin
        ap_sub_ext_blocking_5 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_6 = 1'b1;
    end else begin
        ap_sub_ext_blocking_6 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_7 = 1'b1;
    end else begin
        ap_sub_ext_blocking_7 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_8 = 1'b1;
    end else begin
        ap_sub_ext_blocking_8 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_9 = 1'b1;
    end else begin
        ap_sub_ext_blocking_9 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_10 = 1'b1;
    end else begin
        ap_sub_int_blocking_10 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_2 = 1'b1;
    end else begin
        ap_sub_int_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_3 = 1'b1;
    end else begin
        ap_sub_int_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_4 = 1'b1;
    end else begin
        ap_sub_int_blocking_4 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_5 = 1'b1;
    end else begin
        ap_sub_int_blocking_5 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_6 = 1'b1;
    end else begin
        ap_sub_int_blocking_6 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_7 = 1'b1;
    end else begin
        ap_sub_int_blocking_7 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_8 = 1'b1;
    end else begin
        ap_sub_int_blocking_8 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_9 = 1'b1;
    end else begin
        ap_sub_int_blocking_9 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_10 = 1'b1;
    end else begin
        ap_sub_str_blocking_10 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_2 = 1'b1;
    end else begin
        ap_sub_str_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_3 = 1'b1;
    end else begin
        ap_sub_str_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_4 = 1'b1;
    end else begin
        ap_sub_str_blocking_4 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_5 = 1'b1;
    end else begin
        ap_sub_str_blocking_5 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_6 = 1'b1;
    end else begin
        ap_sub_str_blocking_6 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_7 = 1'b1;
    end else begin
        ap_sub_str_blocking_7 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_8 = 1'b1;
    end else begin
        ap_sub_str_blocking_8 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_9 = 1'b1;
    end else begin
        ap_sub_str_blocking_9 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state2 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state5 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state24 == ap_CS_fsm)) begin
        ap_wait_10 = 1'b1;
    end else begin
        ap_wait_10 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state8 == ap_CS_fsm)) begin
        ap_wait_2 = 1'b1;
    end else begin
        ap_wait_2 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state10 == ap_CS_fsm)) begin
        ap_wait_3 = 1'b1;
    end else begin
        ap_wait_3 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state12 == ap_CS_fsm)) begin
        ap_wait_4 = 1'b1;
    end else begin
        ap_wait_4 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state14 == ap_CS_fsm)) begin
        ap_wait_5 = 1'b1;
    end else begin
        ap_wait_5 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state16 == ap_CS_fsm)) begin
        ap_wait_6 = 1'b1;
    end else begin
        ap_wait_6 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state18 == ap_CS_fsm)) begin
        ap_wait_7 = 1'b1;
    end else begin
        ap_wait_7 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state20 == ap_CS_fsm)) begin
        ap_wait_8 = 1'b1;
    end else begin
        ap_wait_8 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state22 == ap_CS_fsm)) begin
        ap_wait_9 = 1'b1;
    end else begin
        ap_wait_9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_170_ce = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_170_ce = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_170_ce = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_170_ce = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_170_ce = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_170_ce = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_ce;
    end else begin
        grp_fu_170_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_170_p0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_170_p0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_170_p0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_170_p0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_170_p0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_170_p0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din0;
    end else begin
        grp_fu_170_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_170_p1 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_170_p1 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_170_p1 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_170_p1 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_170_p1 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_170_p1 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_170_p_din1;
    end else begin
        grp_fu_170_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_174_ce = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_ce;
    end else begin
        grp_fu_174_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_174_p0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din0;
    end else begin
        grp_fu_174_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_174_p1 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_grp_fu_174_p_din1;
    end else begin
        grp_fu_174_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        r_address0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        r_address0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_address0;
    end else begin
        r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        r_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        r_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_ce0;
    end else begin
        r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_we0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_r_we0;
    end else begin
        r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        t0_address0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        t0_address0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_address0;
    end else begin
        t0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        t0_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        t0_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_ce0;
    end else begin
        t0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t0_we0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t0_we0;
    end else begin
        t0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t1_address0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t1_address0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_address0;
    end else begin
        t1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        t1_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_t1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t1_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_ce0;
    end else begin
        t1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t1_we0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_t1_we0;
    end else begin
        t1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        t2_address0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t2_address0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_address0;
    end else begin
        t2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        t2_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_t2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        t2_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_ce0;
    end else begin
        t2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        t2_we0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t2_we0;
    end else begin
        t2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        t3_address0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        t3_address0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_address0;
    end else begin
        t3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        t3_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_t3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        t3_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_ce0;
    end else begin
        t3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        t3_we0 = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_t3_we0;
    end else begin
        t3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        t_address0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        t_address0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_address0;
    end else begin
        t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        t_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_t_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        t_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_ce0;
    end else begin
        t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        t_we0 = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_t_we0;
    end else begin
        t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        u0_buf6_read = grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u0_buf6_read;
    end else begin
        u0_buf6_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        u_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_address0;
    end else begin
        u_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        u_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_ce0;
    end else begin
        u_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce1 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce1;
    end else begin
        u_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce10 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce10;
    end else begin
        u_buf_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce2 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce2;
    end else begin
        u_buf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce3 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce3;
    end else begin
        u_buf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce4 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce4;
    end else begin
        u_buf_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce5 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce5;
    end else begin
        u_buf_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce6 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce6;
    end else begin
        u_buf_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce7 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce7;
    end else begin
        u_buf_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce8 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce8;
    end else begin
        u_buf_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        u_buf_ce9 = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_u_buf_ce9;
    end else begin
        u_buf_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        u_buf_we0 = grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_u_buf_we0;
    end else begin
        u_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        v0_buf7_write = grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_write;
    end else begin
        v0_buf7_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        v_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        v_buf_address0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_address0;
    end else begin
        v_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        v_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        v_buf_ce0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_ce0;
    end else begin
        v_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        v_buf_we0 = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_v_buf_we0;
    end else begin
        v_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call21 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107_ap_start_reg;

assign grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start = grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_ap_start_reg;

assign v0_buf7_din = grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163_v0_buf7_din;

endmodule //krnl_helm_compute_1
