# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab_10.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Lab_10.srcs/sources_1/new/control.v" \
"../../../../Lab_10.srcs/sim_1/new/TestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
