ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_nucleo_bus.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_nucleo_bus.c"
  20              		.section	.text.SPI1_MspInit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SPI1_MspInit:
  27              	.LVL0:
  28              	.LFB137:
   1:Core/Src/stm32f4xx_nucleo_bus.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_nucleo_bus.c **** /**
   3:Core/Src/stm32f4xx_nucleo_bus.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_nucleo_bus.c ****   * @file           : stm32f4xx_nucleo_bus.c
   5:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief          : source file for the BSP BUS IO driver
   6:Core/Src/stm32f4xx_nucleo_bus.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_nucleo_bus.c ****   * @attention
   8:Core/Src/stm32f4xx_nucleo_bus.c ****   *
   9:Core/Src/stm32f4xx_nucleo_bus.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/stm32f4xx_nucleo_bus.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_nucleo_bus.c ****   *
  12:Core/Src/stm32f4xx_nucleo_bus.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_nucleo_bus.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_nucleo_bus.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_nucleo_bus.c ****   *
  16:Core/Src/stm32f4xx_nucleo_bus.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_nucleo_bus.c **** */
  18:Core/Src/stm32f4xx_nucleo_bus.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_nucleo_bus.c **** 
  20:Core/Src/stm32f4xx_nucleo_bus.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_nucleo_bus.c **** #include "stm32f4xx_nucleo_bus.h"
  22:Core/Src/stm32f4xx_nucleo_bus.c **** 
  23:Core/Src/stm32f4xx_nucleo_bus.c **** __weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi);
  24:Core/Src/stm32f4xx_nucleo_bus.c **** 
  25:Core/Src/stm32f4xx_nucleo_bus.c **** /** @addtogroup BSP
  26:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  27:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  28:Core/Src/stm32f4xx_nucleo_bus.c **** 
  29:Core/Src/stm32f4xx_nucleo_bus.c **** /** @addtogroup STM32F4XX_NUCLEO
  30:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 2


  31:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  32:Core/Src/stm32f4xx_nucleo_bus.c **** 
  33:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS STM32F4XX_NUCLEO BUS
  34:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  35:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  36:Core/Src/stm32f4xx_nucleo_bus.c **** 
  37:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Exported_Variables BUS Exported Variables
  38:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  39:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  40:Core/Src/stm32f4xx_nucleo_bus.c **** 
  41:Core/Src/stm32f4xx_nucleo_bus.c **** SPI_HandleTypeDef hspi1;
  42:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  43:Core/Src/stm32f4xx_nucleo_bus.c ****   * @}
  44:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  45:Core/Src/stm32f4xx_nucleo_bus.c **** 
  46:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Private_Variables BUS Private Variables
  47:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  48:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  49:Core/Src/stm32f4xx_nucleo_bus.c **** 
  50:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  51:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t IsSPI1MspCbValid = 0;
  52:Core/Src/stm32f4xx_nucleo_bus.c **** #endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  53:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t SPI1InitCounter = 0;
  54:Core/Src/stm32f4xx_nucleo_bus.c **** 
  55:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  56:Core/Src/stm32f4xx_nucleo_bus.c ****   * @}
  57:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  58:Core/Src/stm32f4xx_nucleo_bus.c **** 
  59:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Private_FunctionPrototypes  BUS Private Function
  60:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  61:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  62:Core/Src/stm32f4xx_nucleo_bus.c **** 
  63:Core/Src/stm32f4xx_nucleo_bus.c **** static void SPI1_MspInit(SPI_HandleTypeDef* hSPI);
  64:Core/Src/stm32f4xx_nucleo_bus.c **** static void SPI1_MspDeInit(SPI_HandleTypeDef* hSPI);
  65:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_CUBEMX_BSP_V2 == 1)
  66:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t SPI_GetPrescaler( uint32_t clk_src_hz, uint32_t baudrate_mbps );
  67:Core/Src/stm32f4xx_nucleo_bus.c **** #endif
  68:Core/Src/stm32f4xx_nucleo_bus.c **** 
  69:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  70:Core/Src/stm32f4xx_nucleo_bus.c ****   * @}
  71:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  72:Core/Src/stm32f4xx_nucleo_bus.c **** 
  73:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_LOW_LEVEL_Private_Functions STM32F4XX_NUCLEO LOW LEVEL Private Funct
  74:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  75:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  76:Core/Src/stm32f4xx_nucleo_bus.c **** 
  77:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Exported_Functions STM32F4XX_NUCLEO_BUS Exported Functions
  78:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  79:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  80:Core/Src/stm32f4xx_nucleo_bus.c **** 
  81:Core/Src/stm32f4xx_nucleo_bus.c **** /* BUS IO driver over SPI Peripheral */
  82:Core/Src/stm32f4xx_nucleo_bus.c **** /*******************************************************************************
  83:Core/Src/stm32f4xx_nucleo_bus.c ****                             BUS OPERATIONS OVER SPI
  84:Core/Src/stm32f4xx_nucleo_bus.c **** *******************************************************************************/
  85:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  86:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Initializes SPI HAL.
  87:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 3


  88:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  89:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_SPI1_Init(void)
  90:Core/Src/stm32f4xx_nucleo_bus.c **** {
  91:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
  92:Core/Src/stm32f4xx_nucleo_bus.c **** 
  93:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi1.Instance  = SPI1;
  94:Core/Src/stm32f4xx_nucleo_bus.c **** 
  95:Core/Src/stm32f4xx_nucleo_bus.c ****   if(SPI1InitCounter++ == 0)
  96:Core/Src/stm32f4xx_nucleo_bus.c ****   {
  97:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
  98:Core/Src/stm32f4xx_nucleo_bus.c ****     {
  99:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
 100:Core/Src/stm32f4xx_nucleo_bus.c ****         /* Init the SPI Msp */
 101:Core/Src/stm32f4xx_nucleo_bus.c ****         SPI1_MspInit(&hspi1);
 102:Core/Src/stm32f4xx_nucleo_bus.c **** #else
 103:Core/Src/stm32f4xx_nucleo_bus.c ****         if(IsSPI1MspCbValid == 0U)
 104:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 105:Core/Src/stm32f4xx_nucleo_bus.c ****             if(BSP_SPI1_RegisterDefaultMspCallbacks() != BSP_ERROR_NONE)
 106:Core/Src/stm32f4xx_nucleo_bus.c ****             {
 107:Core/Src/stm32f4xx_nucleo_bus.c ****                 return BSP_ERROR_MSP_FAILURE;
 108:Core/Src/stm32f4xx_nucleo_bus.c ****             }
 109:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 110:Core/Src/stm32f4xx_nucleo_bus.c **** #endif
 111:Core/Src/stm32f4xx_nucleo_bus.c ****         if(ret == BSP_ERROR_NONE)
 112:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 113:Core/Src/stm32f4xx_nucleo_bus.c ****             /* Init the SPI */
 114:Core/Src/stm32f4xx_nucleo_bus.c ****             if (MX_SPI1_Init(&hspi1) != HAL_OK)
 115:Core/Src/stm32f4xx_nucleo_bus.c ****             {
 116:Core/Src/stm32f4xx_nucleo_bus.c ****                 ret = BSP_ERROR_BUS_FAILURE;
 117:Core/Src/stm32f4xx_nucleo_bus.c ****             }
 118:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 119:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 120:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 121:Core/Src/stm32f4xx_nucleo_bus.c **** 
 122:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 123:Core/Src/stm32f4xx_nucleo_bus.c **** }
 124:Core/Src/stm32f4xx_nucleo_bus.c **** 
 125:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 126:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  DeInitializes SPI HAL.
 127:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval None
 128:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 129:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 130:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_SPI1_DeInit(void)
 131:Core/Src/stm32f4xx_nucleo_bus.c **** {
 132:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_BUS_FAILURE;
 133:Core/Src/stm32f4xx_nucleo_bus.c ****   if (SPI1InitCounter > 0)
 134:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 135:Core/Src/stm32f4xx_nucleo_bus.c ****     if (--SPI1InitCounter == 0)
 136:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 137:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
 138:Core/Src/stm32f4xx_nucleo_bus.c ****       SPI1_MspDeInit(&hspi1);
 139:Core/Src/stm32f4xx_nucleo_bus.c **** #endif
 140:Core/Src/stm32f4xx_nucleo_bus.c ****       /* DeInit the SPI*/
 141:Core/Src/stm32f4xx_nucleo_bus.c ****       if (HAL_SPI_DeInit(&hspi1) == HAL_OK)
 142:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 143:Core/Src/stm32f4xx_nucleo_bus.c ****         ret = BSP_ERROR_NONE;
 144:Core/Src/stm32f4xx_nucleo_bus.c ****       }
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 4


 145:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 146:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 147:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 148:Core/Src/stm32f4xx_nucleo_bus.c **** }
 149:Core/Src/stm32f4xx_nucleo_bus.c **** 
 150:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 151:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Write Data through SPI BUS.
 152:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData: Pointer to data buffer to send
 153:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length: Length of data in byte
 154:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 155:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 156:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
 157:Core/Src/stm32f4xx_nucleo_bus.c **** {
 158:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 159:Core/Src/stm32f4xx_nucleo_bus.c **** 
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   if(HAL_SPI_Transmit(&hspi1, pData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 161:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 162:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_UNKNOWN_FAILURE;
 163:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 164:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 165:Core/Src/stm32f4xx_nucleo_bus.c **** }
 166:Core/Src/stm32f4xx_nucleo_bus.c **** 
 167:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 168:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Receive Data from SPI BUS
 169:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData: Pointer to data buffer to receive
 170:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length: Length of data in byte
 171:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 172:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 173:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
 174:Core/Src/stm32f4xx_nucleo_bus.c **** {
 175:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 176:Core/Src/stm32f4xx_nucleo_bus.c **** 
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   if(HAL_SPI_Receive(&hspi1, pData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 178:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 179:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_UNKNOWN_FAILURE;
 180:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 181:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 182:Core/Src/stm32f4xx_nucleo_bus.c **** }
 183:Core/Src/stm32f4xx_nucleo_bus.c **** 
 184:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 185:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Send and Receive data to/from SPI BUS (Full duplex)
 186:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData: Pointer to data buffer to send/receive
 187:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length: Length of data in byte
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 189:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 190:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
 191:Core/Src/stm32f4xx_nucleo_bus.c **** {
 192:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 193:Core/Src/stm32f4xx_nucleo_bus.c **** 
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 195:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 196:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_UNKNOWN_FAILURE;
 197:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 198:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 199:Core/Src/stm32f4xx_nucleo_bus.c **** }
 200:Core/Src/stm32f4xx_nucleo_bus.c **** 
 201:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 5


 202:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 203:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief Register Default BSP SPI1 Bus Msp Callbacks
 204:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 205:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 206:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_SPI1_RegisterDefaultMspCallbacks (void)
 207:Core/Src/stm32f4xx_nucleo_bus.c **** {
 208:Core/Src/stm32f4xx_nucleo_bus.c **** 
 209:Core/Src/stm32f4xx_nucleo_bus.c ****   __HAL_SPI_RESET_HANDLE_STATE(&hspi1);
 210:Core/Src/stm32f4xx_nucleo_bus.c **** 
 211:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Register MspInit Callback */
 212:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_RegisterCallback(&hspi1, HAL_SPI_MSPINIT_CB_ID, SPI1_MspInit)  != HAL_OK)
 213:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 214:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 215:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 216:Core/Src/stm32f4xx_nucleo_bus.c **** 
 217:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Register MspDeInit Callback */
 218:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_RegisterCallback(&hspi1, HAL_SPI_MSPDEINIT_CB_ID, SPI1_MspDeInit) != HAL_OK)
 219:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 220:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 221:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 222:Core/Src/stm32f4xx_nucleo_bus.c ****   IsSPI1MspCbValid = 1;
 223:Core/Src/stm32f4xx_nucleo_bus.c **** 
 224:Core/Src/stm32f4xx_nucleo_bus.c ****   return BSP_ERROR_NONE;
 225:Core/Src/stm32f4xx_nucleo_bus.c **** }
 226:Core/Src/stm32f4xx_nucleo_bus.c **** 
 227:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 228:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief BSP SPI1 Bus Msp Callback registering
 229:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param Callbacks     pointer to SPI1 MspInit/MspDeInit callback functions
 230:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 231:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 232:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_SPI1_RegisterMspCallbacks (BSP_SPI_Cb_t *Callbacks)
 233:Core/Src/stm32f4xx_nucleo_bus.c **** {
 234:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Prevent unused argument(s) compilation warning */
 235:Core/Src/stm32f4xx_nucleo_bus.c ****   __HAL_SPI_RESET_HANDLE_STATE(&hspi1);
 236:Core/Src/stm32f4xx_nucleo_bus.c **** 
 237:Core/Src/stm32f4xx_nucleo_bus.c ****    /* Register MspInit Callback */
 238:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_RegisterCallback(&hspi1, HAL_SPI_MSPINIT_CB_ID, Callbacks->pMspInitCb)  != HAL_OK)
 239:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 240:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 241:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 242:Core/Src/stm32f4xx_nucleo_bus.c **** 
 243:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Register MspDeInit Callback */
 244:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_RegisterCallback(&hspi1, HAL_SPI_MSPDEINIT_CB_ID, Callbacks->pMspDeInitCb) != HAL_OK)
 245:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 246:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 247:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 248:Core/Src/stm32f4xx_nucleo_bus.c **** 
 249:Core/Src/stm32f4xx_nucleo_bus.c ****   IsSPI1MspCbValid = 1;
 250:Core/Src/stm32f4xx_nucleo_bus.c **** 
 251:Core/Src/stm32f4xx_nucleo_bus.c ****   return BSP_ERROR_NONE;
 252:Core/Src/stm32f4xx_nucleo_bus.c **** }
 253:Core/Src/stm32f4xx_nucleo_bus.c **** #endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
 254:Core/Src/stm32f4xx_nucleo_bus.c **** 
 255:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 256:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Return system tick in ms
 257:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval Current HAL time base time stamp
 258:Core/Src/stm32f4xx_nucleo_bus.c ****   */
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 6


 259:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_GetTick(void) {
 260:Core/Src/stm32f4xx_nucleo_bus.c ****   return HAL_GetTick();
 261:Core/Src/stm32f4xx_nucleo_bus.c **** }
 262:Core/Src/stm32f4xx_nucleo_bus.c **** 
 263:Core/Src/stm32f4xx_nucleo_bus.c **** /* SPI1 init function */
 264:Core/Src/stm32f4xx_nucleo_bus.c **** 
 265:Core/Src/stm32f4xx_nucleo_bus.c **** __weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
 266:Core/Src/stm32f4xx_nucleo_bus.c **** {
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   HAL_StatusTypeDef ret = HAL_OK;
 268:Core/Src/stm32f4xx_nucleo_bus.c **** 
 269:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Instance = SPI1;
 270:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.Mode = SPI_MODE_MASTER;
 271:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.Direction = SPI_DIRECTION_2LINES;
 272:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 273:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 274:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 275:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.NSS = SPI_NSS_SOFT;
 276:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 277:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 278:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 279:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 280:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CRCPolynomial = 10;
 281:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_Init(hspi) != HAL_OK)
 282:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 283:Core/Src/stm32f4xx_nucleo_bus.c ****     ret = HAL_ERROR;
 284:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 285:Core/Src/stm32f4xx_nucleo_bus.c **** 
 286:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 287:Core/Src/stm32f4xx_nucleo_bus.c **** }
 288:Core/Src/stm32f4xx_nucleo_bus.c **** 
 289:Core/Src/stm32f4xx_nucleo_bus.c **** static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
 290:Core/Src/stm32f4xx_nucleo_bus.c **** {
  29              		.loc 1 290 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 290 1 is_stmt 0 view .LVU1
  34 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 88B0     		sub	sp, sp, #32
  43              		.cfi_def_cfa_offset 56
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  44              		.loc 1 291 3 is_stmt 1 view .LVU2
 292:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 293:Core/Src/stm32f4xx_nucleo_bus.c **** 
 294:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END SPI1_MspInit 0 */
 295:Core/Src/stm32f4xx_nucleo_bus.c ****     /* Enable Peripheral clock */
 296:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  45              		.loc 1 296 5 view .LVU3
  46              	.LBB2:
  47              		.loc 1 296 5 view .LVU4
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 7


  48 0006 0024     		movs	r4, #0
  49 0008 0094     		str	r4, [sp]
  50              		.loc 1 296 5 view .LVU5
  51 000a 224B     		ldr	r3, .L3
  52 000c 5A6C     		ldr	r2, [r3, #68]
  53 000e 42F48052 		orr	r2, r2, #4096
  54 0012 5A64     		str	r2, [r3, #68]
  55              		.loc 1 296 5 view .LVU6
  56 0014 5A6C     		ldr	r2, [r3, #68]
  57 0016 02F48052 		and	r2, r2, #4096
  58 001a 0092     		str	r2, [sp]
  59              		.loc 1 296 5 view .LVU7
  60 001c 009A     		ldr	r2, [sp]
  61              	.LBE2:
  62              		.loc 1 296 5 view .LVU8
 297:Core/Src/stm32f4xx_nucleo_bus.c **** 
 298:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  63              		.loc 1 298 5 view .LVU9
  64              	.LBB3:
  65              		.loc 1 298 5 view .LVU10
  66 001e 0194     		str	r4, [sp, #4]
  67              		.loc 1 298 5 view .LVU11
  68 0020 1A6B     		ldr	r2, [r3, #48]
  69 0022 42F00102 		orr	r2, r2, #1
  70 0026 1A63     		str	r2, [r3, #48]
  71              		.loc 1 298 5 view .LVU12
  72 0028 1A6B     		ldr	r2, [r3, #48]
  73 002a 02F00102 		and	r2, r2, #1
  74 002e 0192     		str	r2, [sp, #4]
  75              		.loc 1 298 5 view .LVU13
  76 0030 019A     		ldr	r2, [sp, #4]
  77              	.LBE3:
  78              		.loc 1 298 5 view .LVU14
 299:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  79              		.loc 1 299 5 view .LVU15
  80              	.LBB4:
  81              		.loc 1 299 5 view .LVU16
  82 0032 0294     		str	r4, [sp, #8]
  83              		.loc 1 299 5 view .LVU17
  84 0034 1A6B     		ldr	r2, [r3, #48]
  85 0036 42F00202 		orr	r2, r2, #2
  86 003a 1A63     		str	r2, [r3, #48]
  87              		.loc 1 299 5 view .LVU18
  88 003c 1B6B     		ldr	r3, [r3, #48]
  89 003e 03F00203 		and	r3, r3, #2
  90 0042 0293     		str	r3, [sp, #8]
  91              		.loc 1 299 5 view .LVU19
  92 0044 029B     		ldr	r3, [sp, #8]
  93              	.LBE4:
  94              		.loc 1 299 5 view .LVU20
 300:Core/Src/stm32f4xx_nucleo_bus.c ****     /**SPI1 GPIO Configuration
 301:Core/Src/stm32f4xx_nucleo_bus.c ****     PA6     ------> SPI1_MISO
 302:Core/Src/stm32f4xx_nucleo_bus.c ****     PA7     ------> SPI1_MOSI
 303:Core/Src/stm32f4xx_nucleo_bus.c ****     PB3     ------> SPI1_SCK
 304:Core/Src/stm32f4xx_nucleo_bus.c ****     */
 305:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
  95              		.loc 1 305 5 view .LVU21
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 8


  96              		.loc 1 305 25 is_stmt 0 view .LVU22
  97 0046 4023     		movs	r3, #64
  98 0048 0393     		str	r3, [sp, #12]
 306:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  99              		.loc 1 306 5 is_stmt 1 view .LVU23
 100              		.loc 1 306 26 is_stmt 0 view .LVU24
 101 004a 0227     		movs	r7, #2
 102 004c 0497     		str	r7, [sp, #16]
 307:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 103              		.loc 1 307 5 is_stmt 1 view .LVU25
 104              		.loc 1 307 26 is_stmt 0 view .LVU26
 105 004e 0594     		str	r4, [sp, #20]
 308:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 106              		.loc 1 308 5 is_stmt 1 view .LVU27
 107              		.loc 1 308 27 is_stmt 0 view .LVU28
 108 0050 0326     		movs	r6, #3
 109 0052 0696     		str	r6, [sp, #24]
 309:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 110              		.loc 1 309 5 is_stmt 1 view .LVU29
 111              		.loc 1 309 31 is_stmt 0 view .LVU30
 112 0054 0525     		movs	r5, #5
 113 0056 0795     		str	r5, [sp, #28]
 310:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 114              		.loc 1 310 5 is_stmt 1 view .LVU31
 115 0058 DFF84080 		ldr	r8, .L3+8
 116 005c 03A9     		add	r1, sp, #12
 117 005e 4046     		mov	r0, r8
 118              	.LVL1:
 119              		.loc 1 310 5 is_stmt 0 view .LVU32
 120 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 121              	.LVL2:
 311:Core/Src/stm32f4xx_nucleo_bus.c **** 
 312:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 122              		.loc 1 312 5 is_stmt 1 view .LVU33
 123              		.loc 1 312 25 is_stmt 0 view .LVU34
 124 0064 8023     		movs	r3, #128
 125 0066 0393     		str	r3, [sp, #12]
 313:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 126              		.loc 1 313 5 is_stmt 1 view .LVU35
 127              		.loc 1 313 26 is_stmt 0 view .LVU36
 128 0068 0497     		str	r7, [sp, #16]
 314:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 314 5 is_stmt 1 view .LVU37
 130              		.loc 1 314 26 is_stmt 0 view .LVU38
 131 006a 0594     		str	r4, [sp, #20]
 315:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 132              		.loc 1 315 5 is_stmt 1 view .LVU39
 133              		.loc 1 315 27 is_stmt 0 view .LVU40
 134 006c 0696     		str	r6, [sp, #24]
 316:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 135              		.loc 1 316 5 is_stmt 1 view .LVU41
 136              		.loc 1 316 31 is_stmt 0 view .LVU42
 137 006e 0795     		str	r5, [sp, #28]
 317:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 138              		.loc 1 317 5 is_stmt 1 view .LVU43
 139 0070 03A9     		add	r1, sp, #12
 140 0072 4046     		mov	r0, r8
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 9


 141 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 142              	.LVL3:
 318:Core/Src/stm32f4xx_nucleo_bus.c **** 
 319:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 143              		.loc 1 319 5 view .LVU44
 144              		.loc 1 319 25 is_stmt 0 view .LVU45
 145 0078 0823     		movs	r3, #8
 146 007a 0393     		str	r3, [sp, #12]
 320:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 147              		.loc 1 320 5 is_stmt 1 view .LVU46
 148              		.loc 1 320 26 is_stmt 0 view .LVU47
 149 007c 0497     		str	r7, [sp, #16]
 321:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 321 5 is_stmt 1 view .LVU48
 151              		.loc 1 321 26 is_stmt 0 view .LVU49
 152 007e 0594     		str	r4, [sp, #20]
 322:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 153              		.loc 1 322 5 is_stmt 1 view .LVU50
 154              		.loc 1 322 27 is_stmt 0 view .LVU51
 155 0080 0696     		str	r6, [sp, #24]
 323:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 156              		.loc 1 323 5 is_stmt 1 view .LVU52
 157              		.loc 1 323 31 is_stmt 0 view .LVU53
 158 0082 0795     		str	r5, [sp, #28]
 324:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 159              		.loc 1 324 5 is_stmt 1 view .LVU54
 160 0084 03A9     		add	r1, sp, #12
 161 0086 0448     		ldr	r0, .L3+4
 162 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL4:
 325:Core/Src/stm32f4xx_nucleo_bus.c **** 
 326:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 327:Core/Src/stm32f4xx_nucleo_bus.c **** 
 328:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END SPI1_MspInit 1 */
 329:Core/Src/stm32f4xx_nucleo_bus.c **** }
 164              		.loc 1 329 1 is_stmt 0 view .LVU55
 165 008c 08B0     		add	sp, sp, #32
 166              		.cfi_def_cfa_offset 24
 167              		@ sp needed
 168 008e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 169              	.L4:
 170 0092 00BF     		.align	2
 171              	.L3:
 172 0094 00380240 		.word	1073887232
 173 0098 00040240 		.word	1073873920
 174 009c 00000240 		.word	1073872896
 175              		.cfi_endproc
 176              	.LFE137:
 178              		.section	.text.SPI1_MspDeInit,"ax",%progbits
 179              		.align	1
 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 184              	SPI1_MspDeInit:
 185              	.LVL5:
 186              	.LFB138:
 330:Core/Src/stm32f4xx_nucleo_bus.c **** 
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 10


 331:Core/Src/stm32f4xx_nucleo_bus.c **** static void SPI1_MspDeInit(SPI_HandleTypeDef* spiHandle)
 332:Core/Src/stm32f4xx_nucleo_bus.c **** {
 187              		.loc 1 332 1 is_stmt 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		.loc 1 332 1 is_stmt 0 view .LVU57
 192 0000 10B5     		push	{r4, lr}
 193              		.cfi_def_cfa_offset 8
 194              		.cfi_offset 4, -8
 195              		.cfi_offset 14, -4
 333:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 334:Core/Src/stm32f4xx_nucleo_bus.c **** 
 335:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 336:Core/Src/stm32f4xx_nucleo_bus.c ****     /* Peripheral clock disable */
 337:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 196              		.loc 1 337 5 is_stmt 1 view .LVU58
 197 0002 094A     		ldr	r2, .L7
 198 0004 536C     		ldr	r3, [r2, #68]
 199 0006 23F48053 		bic	r3, r3, #4096
 200 000a 5364     		str	r3, [r2, #68]
 338:Core/Src/stm32f4xx_nucleo_bus.c **** 
 339:Core/Src/stm32f4xx_nucleo_bus.c ****     /**SPI1 GPIO Configuration
 340:Core/Src/stm32f4xx_nucleo_bus.c ****     PA6     ------> SPI1_MISO
 341:Core/Src/stm32f4xx_nucleo_bus.c ****     PA7     ------> SPI1_MOSI
 342:Core/Src/stm32f4xx_nucleo_bus.c ****     PB3     ------> SPI1_SCK
 343:Core/Src/stm32f4xx_nucleo_bus.c ****     */
 344:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_DeInit(BUS_SPI1_MISO_GPIO_PORT, BUS_SPI1_MISO_GPIO_PIN);
 201              		.loc 1 344 5 view .LVU59
 202 000c 074C     		ldr	r4, .L7+4
 203 000e 4021     		movs	r1, #64
 204 0010 2046     		mov	r0, r4
 205              	.LVL6:
 206              		.loc 1 344 5 is_stmt 0 view .LVU60
 207 0012 FFF7FEFF 		bl	HAL_GPIO_DeInit
 208              	.LVL7:
 345:Core/Src/stm32f4xx_nucleo_bus.c **** 
 346:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_DeInit(BUS_SPI1_MOSI_GPIO_PORT, BUS_SPI1_MOSI_GPIO_PIN);
 209              		.loc 1 346 5 is_stmt 1 view .LVU61
 210 0016 8021     		movs	r1, #128
 211 0018 2046     		mov	r0, r4
 212 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 213              	.LVL8:
 347:Core/Src/stm32f4xx_nucleo_bus.c **** 
 348:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_DeInit(BUS_SPI1_SCK_GPIO_PORT, BUS_SPI1_SCK_GPIO_PIN);
 214              		.loc 1 348 5 view .LVU62
 215 001e 0821     		movs	r1, #8
 216 0020 0348     		ldr	r0, .L7+8
 217 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 218              	.LVL9:
 349:Core/Src/stm32f4xx_nucleo_bus.c **** 
 350:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 351:Core/Src/stm32f4xx_nucleo_bus.c **** 
 352:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 353:Core/Src/stm32f4xx_nucleo_bus.c **** }
 219              		.loc 1 353 1 is_stmt 0 view .LVU63
 220 0026 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 11


 221              	.L8:
 222              		.align	2
 223              	.L7:
 224 0028 00380240 		.word	1073887232
 225 002c 00000240 		.word	1073872896
 226 0030 00040240 		.word	1073873920
 227              		.cfi_endproc
 228              	.LFE138:
 230              		.section	.text.BSP_SPI1_DeInit,"ax",%progbits
 231              		.align	1
 232              		.global	BSP_SPI1_DeInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 237              	BSP_SPI1_DeInit:
 238              	.LFB131:
 131:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_BUS_FAILURE;
 239              		.loc 1 131 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Core/Src/stm32f4xx_nucleo_bus.c ****   if (SPI1InitCounter > 0)
 243              		.loc 1 132 3 view .LVU65
 244              	.LVL10:
 133:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 245              		.loc 1 133 3 view .LVU66
 133:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 246              		.loc 1 133 23 is_stmt 0 view .LVU67
 247 0000 0D4B     		ldr	r3, .L19
 248 0002 1B68     		ldr	r3, [r3]
 133:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 249              		.loc 1 133 6 view .LVU68
 250 0004 8BB1     		cbz	r3, .L11
 135:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 251              		.loc 1 135 5 is_stmt 1 view .LVU69
 135:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 252              		.loc 1 135 9 is_stmt 0 view .LVU70
 253 0006 013B     		subs	r3, r3, #1
 135:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 254              		.loc 1 135 8 view .LVU71
 255 0008 0B4A     		ldr	r2, .L19
 256 000a 1360     		str	r3, [r2]
 257 000c 83B9     		cbnz	r3, .L12
 131:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_BUS_FAILURE;
 258              		.loc 1 131 1 view .LVU72
 259 000e 10B5     		push	{r4, lr}
 260              		.cfi_def_cfa_offset 8
 261              		.cfi_offset 4, -8
 262              		.cfi_offset 14, -4
 138:Core/Src/stm32f4xx_nucleo_bus.c **** #endif
 263              		.loc 1 138 7 is_stmt 1 view .LVU73
 264 0010 0A4C     		ldr	r4, .L19+4
 265 0012 2046     		mov	r0, r4
 266 0014 FFF7FEFF 		bl	SPI1_MspDeInit
 267              	.LVL11:
 141:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 268              		.loc 1 141 7 view .LVU74
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 12


 141:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 269              		.loc 1 141 11 is_stmt 0 view .LVU75
 270 0018 2046     		mov	r0, r4
 271 001a FFF7FEFF 		bl	HAL_SPI_DeInit
 272              	.LVL12:
 141:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 273              		.loc 1 141 10 view .LVU76
 274 001e 08B9     		cbnz	r0, .L18
 143:Core/Src/stm32f4xx_nucleo_bus.c ****       }
 275              		.loc 1 143 13 view .LVU77
 276 0020 0020     		movs	r0, #0
 277              	.LVL13:
 147:Core/Src/stm32f4xx_nucleo_bus.c **** }
 278              		.loc 1 147 3 is_stmt 1 view .LVU78
 279              	.L9:
 148:Core/Src/stm32f4xx_nucleo_bus.c **** 
 280              		.loc 1 148 1 is_stmt 0 view .LVU79
 281 0022 10BD     		pop	{r4, pc}
 282              	.LVL14:
 283              	.L18:
 132:Core/Src/stm32f4xx_nucleo_bus.c ****   if (SPI1InitCounter > 0)
 284              		.loc 1 132 11 view .LVU80
 285 0024 6FF00700 		mvn	r0, #7
 286 0028 FBE7     		b	.L9
 287              	.L11:
 288              		.cfi_def_cfa_offset 0
 289              		.cfi_restore 4
 290              		.cfi_restore 14
 291 002a 6FF00700 		mvn	r0, #7
 292 002e 7047     		bx	lr
 293              	.L12:
 294 0030 6FF00700 		mvn	r0, #7
 148:Core/Src/stm32f4xx_nucleo_bus.c **** 
 295              		.loc 1 148 1 view .LVU81
 296 0034 7047     		bx	lr
 297              	.L20:
 298 0036 00BF     		.align	2
 299              	.L19:
 300 0038 00000000 		.word	SPI1InitCounter
 301 003c 00000000 		.word	hspi1
 302              		.cfi_endproc
 303              	.LFE131:
 305              		.section	.text.BSP_SPI1_Send,"ax",%progbits
 306              		.align	1
 307              		.global	BSP_SPI1_Send
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	BSP_SPI1_Send:
 313              	.LVL15:
 314              	.LFB132:
 157:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 315              		.loc 1 157 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 157:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 13


 319              		.loc 1 157 1 is_stmt 0 view .LVU83
 320 0000 08B5     		push	{r3, lr}
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 3, -8
 323              		.cfi_offset 14, -4
 324 0002 0A46     		mov	r2, r1
 158:Core/Src/stm32f4xx_nucleo_bus.c **** 
 325              		.loc 1 158 3 is_stmt 1 view .LVU84
 326              	.LVL16:
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 327              		.loc 1 160 3 view .LVU85
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 328              		.loc 1 160 6 is_stmt 0 view .LVU86
 329 0004 4FF48053 		mov	r3, #4096
 330 0008 0146     		mov	r1, r0
 331              	.LVL17:
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 332              		.loc 1 160 6 view .LVU87
 333 000a 0448     		ldr	r0, .L26
 334              	.LVL18:
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 335              		.loc 1 160 6 view .LVU88
 336 000c FFF7FEFF 		bl	HAL_SPI_Transmit
 337              	.LVL19:
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 338              		.loc 1 160 5 view .LVU89
 339 0010 00B9     		cbnz	r0, .L25
 340              	.LVL20:
 341              	.L21:
 165:Core/Src/stm32f4xx_nucleo_bus.c **** 
 342              		.loc 1 165 1 view .LVU90
 343 0012 08BD     		pop	{r3, pc}
 344              	.LVL21:
 345              	.L25:
 162:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 346              		.loc 1 162 11 view .LVU91
 347 0014 6FF00500 		mvn	r0, #5
 348              	.LVL22:
 164:Core/Src/stm32f4xx_nucleo_bus.c **** }
 349              		.loc 1 164 3 is_stmt 1 view .LVU92
 164:Core/Src/stm32f4xx_nucleo_bus.c **** }
 350              		.loc 1 164 10 is_stmt 0 view .LVU93
 351 0018 FBE7     		b	.L21
 352              	.L27:
 353 001a 00BF     		.align	2
 354              	.L26:
 355 001c 00000000 		.word	hspi1
 356              		.cfi_endproc
 357              	.LFE132:
 359              		.section	.text.BSP_SPI1_Recv,"ax",%progbits
 360              		.align	1
 361              		.global	BSP_SPI1_Recv
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	BSP_SPI1_Recv:
 367              	.LVL23:
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 14


 368              	.LFB133:
 174:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 369              		.loc 1 174 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 174:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 373              		.loc 1 174 1 is_stmt 0 view .LVU95
 374 0000 08B5     		push	{r3, lr}
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 3, -8
 377              		.cfi_offset 14, -4
 378 0002 0A46     		mov	r2, r1
 175:Core/Src/stm32f4xx_nucleo_bus.c **** 
 379              		.loc 1 175 3 is_stmt 1 view .LVU96
 380              	.LVL24:
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 381              		.loc 1 177 3 view .LVU97
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 382              		.loc 1 177 6 is_stmt 0 view .LVU98
 383 0004 4FF48053 		mov	r3, #4096
 384 0008 0146     		mov	r1, r0
 385              	.LVL25:
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 386              		.loc 1 177 6 view .LVU99
 387 000a 0448     		ldr	r0, .L33
 388              	.LVL26:
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 389              		.loc 1 177 6 view .LVU100
 390 000c FFF7FEFF 		bl	HAL_SPI_Receive
 391              	.LVL27:
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 392              		.loc 1 177 5 view .LVU101
 393 0010 00B9     		cbnz	r0, .L32
 394              	.LVL28:
 395              	.L28:
 182:Core/Src/stm32f4xx_nucleo_bus.c **** 
 396              		.loc 1 182 1 view .LVU102
 397 0012 08BD     		pop	{r3, pc}
 398              	.LVL29:
 399              	.L32:
 179:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 400              		.loc 1 179 11 view .LVU103
 401 0014 6FF00500 		mvn	r0, #5
 402              	.LVL30:
 181:Core/Src/stm32f4xx_nucleo_bus.c **** }
 403              		.loc 1 181 3 is_stmt 1 view .LVU104
 181:Core/Src/stm32f4xx_nucleo_bus.c **** }
 404              		.loc 1 181 10 is_stmt 0 view .LVU105
 405 0018 FBE7     		b	.L28
 406              	.L34:
 407 001a 00BF     		.align	2
 408              	.L33:
 409 001c 00000000 		.word	hspi1
 410              		.cfi_endproc
 411              	.LFE133:
 413              		.section	.text.BSP_SPI1_SendRecv,"ax",%progbits
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 15


 414              		.align	1
 415              		.global	BSP_SPI1_SendRecv
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	BSP_SPI1_SendRecv:
 421              	.LVL31:
 422              	.LFB134:
 191:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 423              		.loc 1 191 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 191:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 427              		.loc 1 191 1 is_stmt 0 view .LVU107
 428 0000 00B5     		push	{lr}
 429              		.cfi_def_cfa_offset 4
 430              		.cfi_offset 14, -4
 431 0002 83B0     		sub	sp, sp, #12
 432              		.cfi_def_cfa_offset 16
 433 0004 1346     		mov	r3, r2
 192:Core/Src/stm32f4xx_nucleo_bus.c **** 
 434              		.loc 1 192 3 is_stmt 1 view .LVU108
 435              	.LVL32:
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 436              		.loc 1 194 3 view .LVU109
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 437              		.loc 1 194 6 is_stmt 0 view .LVU110
 438 0006 4FF48052 		mov	r2, #4096
 439              	.LVL33:
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 440              		.loc 1 194 6 view .LVU111
 441 000a 0092     		str	r2, [sp]
 442 000c 0A46     		mov	r2, r1
 443 000e 0146     		mov	r1, r0
 444              	.LVL34:
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 445              		.loc 1 194 6 view .LVU112
 446 0010 0448     		ldr	r0, .L40
 447              	.LVL35:
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 448              		.loc 1 194 6 view .LVU113
 449 0012 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 450              	.LVL36:
 194:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 451              		.loc 1 194 5 view .LVU114
 452 0016 10B9     		cbnz	r0, .L39
 453              	.LVL37:
 454              	.L35:
 199:Core/Src/stm32f4xx_nucleo_bus.c **** 
 455              		.loc 1 199 1 view .LVU115
 456 0018 03B0     		add	sp, sp, #12
 457              		.cfi_remember_state
 458              		.cfi_def_cfa_offset 4
 459              		@ sp needed
 460 001a 5DF804FB 		ldr	pc, [sp], #4
 461              	.LVL38:
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 16


 462              	.L39:
 463              		.cfi_restore_state
 196:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 464              		.loc 1 196 11 view .LVU116
 465 001e 6FF00500 		mvn	r0, #5
 466              	.LVL39:
 198:Core/Src/stm32f4xx_nucleo_bus.c **** }
 467              		.loc 1 198 3 is_stmt 1 view .LVU117
 198:Core/Src/stm32f4xx_nucleo_bus.c **** }
 468              		.loc 1 198 10 is_stmt 0 view .LVU118
 469 0022 F9E7     		b	.L35
 470              	.L41:
 471              		.align	2
 472              	.L40:
 473 0024 00000000 		.word	hspi1
 474              		.cfi_endproc
 475              	.LFE134:
 477              		.section	.text.BSP_GetTick,"ax",%progbits
 478              		.align	1
 479              		.global	BSP_GetTick
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 484              	BSP_GetTick:
 485              	.LFB135:
 259:Core/Src/stm32f4xx_nucleo_bus.c ****   return HAL_GetTick();
 486              		.loc 1 259 27 is_stmt 1 view -0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490 0000 08B5     		push	{r3, lr}
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 3, -8
 493              		.cfi_offset 14, -4
 260:Core/Src/stm32f4xx_nucleo_bus.c **** }
 494              		.loc 1 260 3 view .LVU120
 260:Core/Src/stm32f4xx_nucleo_bus.c **** }
 495              		.loc 1 260 10 is_stmt 0 view .LVU121
 496 0002 FFF7FEFF 		bl	HAL_GetTick
 497              	.LVL40:
 261:Core/Src/stm32f4xx_nucleo_bus.c **** 
 498              		.loc 1 261 1 view .LVU122
 499 0006 08BD     		pop	{r3, pc}
 500              		.cfi_endproc
 501              	.LFE135:
 503              		.section	.text.MX_SPI1_Init,"ax",%progbits
 504              		.align	1
 505              		.weak	MX_SPI1_Init
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 510              	MX_SPI1_Init:
 511              	.LVL41:
 512              	.LFB136:
 266:Core/Src/stm32f4xx_nucleo_bus.c ****   HAL_StatusTypeDef ret = HAL_OK;
 513              		.loc 1 266 1 is_stmt 1 view -0
 514              		.cfi_startproc
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 17


 515              		@ args = 0, pretend = 0, frame = 0
 516              		@ frame_needed = 0, uses_anonymous_args = 0
 266:Core/Src/stm32f4xx_nucleo_bus.c ****   HAL_StatusTypeDef ret = HAL_OK;
 517              		.loc 1 266 1 is_stmt 0 view .LVU124
 518 0000 08B5     		push	{r3, lr}
 519              		.cfi_def_cfa_offset 8
 520              		.cfi_offset 3, -8
 521              		.cfi_offset 14, -4
 267:Core/Src/stm32f4xx_nucleo_bus.c **** 
 522              		.loc 1 267 3 is_stmt 1 view .LVU125
 523              	.LVL42:
 269:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.Mode = SPI_MODE_MASTER;
 524              		.loc 1 269 3 view .LVU126
 269:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.Mode = SPI_MODE_MASTER;
 525              		.loc 1 269 18 is_stmt 0 view .LVU127
 526 0002 0D4A     		ldr	r2, .L48
 527 0004 0260     		str	r2, [r0]
 270:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.Direction = SPI_DIRECTION_2LINES;
 528              		.loc 1 270 3 is_stmt 1 view .LVU128
 270:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.Direction = SPI_DIRECTION_2LINES;
 529              		.loc 1 270 19 is_stmt 0 view .LVU129
 530 0006 4FF48272 		mov	r2, #260
 531 000a 4260     		str	r2, [r0, #4]
 271:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 532              		.loc 1 271 3 is_stmt 1 view .LVU130
 271:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 533              		.loc 1 271 24 is_stmt 0 view .LVU131
 534 000c 0022     		movs	r2, #0
 535 000e 8260     		str	r2, [r0, #8]
 272:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 536              		.loc 1 272 3 is_stmt 1 view .LVU132
 272:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 537              		.loc 1 272 23 is_stmt 0 view .LVU133
 538 0010 C260     		str	r2, [r0, #12]
 273:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 539              		.loc 1 273 3 is_stmt 1 view .LVU134
 273:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 540              		.loc 1 273 26 is_stmt 0 view .LVU135
 541 0012 0261     		str	r2, [r0, #16]
 274:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.NSS = SPI_NSS_SOFT;
 542              		.loc 1 274 3 is_stmt 1 view .LVU136
 274:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.NSS = SPI_NSS_SOFT;
 543              		.loc 1 274 23 is_stmt 0 view .LVU137
 544 0014 0121     		movs	r1, #1
 545 0016 4161     		str	r1, [r0, #20]
 275:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 546              		.loc 1 275 3 is_stmt 1 view .LVU138
 275:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 547              		.loc 1 275 18 is_stmt 0 view .LVU139
 548 0018 4FF40071 		mov	r1, #512
 549 001c 8161     		str	r1, [r0, #24]
 276:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 550              		.loc 1 276 3 is_stmt 1 view .LVU140
 276:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 551              		.loc 1 276 32 is_stmt 0 view .LVU141
 552 001e 2821     		movs	r1, #40
 553 0020 C161     		str	r1, [r0, #28]
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 18


 277:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 554              		.loc 1 277 3 is_stmt 1 view .LVU142
 277:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 555              		.loc 1 277 23 is_stmt 0 view .LVU143
 556 0022 0262     		str	r2, [r0, #32]
 278:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 557              		.loc 1 278 3 is_stmt 1 view .LVU144
 278:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 558              		.loc 1 278 21 is_stmt 0 view .LVU145
 559 0024 4262     		str	r2, [r0, #36]
 279:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CRCPolynomial = 10;
 560              		.loc 1 279 3 is_stmt 1 view .LVU146
 279:Core/Src/stm32f4xx_nucleo_bus.c ****   hspi->Init.CRCPolynomial = 10;
 561              		.loc 1 279 29 is_stmt 0 view .LVU147
 562 0026 8262     		str	r2, [r0, #40]
 280:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_Init(hspi) != HAL_OK)
 563              		.loc 1 280 3 is_stmt 1 view .LVU148
 280:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_SPI_Init(hspi) != HAL_OK)
 564              		.loc 1 280 28 is_stmt 0 view .LVU149
 565 0028 0A22     		movs	r2, #10
 566 002a C262     		str	r2, [r0, #44]
 281:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 567              		.loc 1 281 3 is_stmt 1 view .LVU150
 281:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 568              		.loc 1 281 7 is_stmt 0 view .LVU151
 569 002c FFF7FEFF 		bl	HAL_SPI_Init
 570              	.LVL43:
 281:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 571              		.loc 1 281 6 view .LVU152
 572 0030 00B1     		cbz	r0, .L45
 283:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 573              		.loc 1 283 9 view .LVU153
 574 0032 0120     		movs	r0, #1
 575              	.L45:
 576              	.LVL44:
 286:Core/Src/stm32f4xx_nucleo_bus.c **** }
 577              		.loc 1 286 3 is_stmt 1 view .LVU154
 287:Core/Src/stm32f4xx_nucleo_bus.c **** 
 578              		.loc 1 287 1 is_stmt 0 view .LVU155
 579 0034 08BD     		pop	{r3, pc}
 580              	.L49:
 581 0036 00BF     		.align	2
 582              	.L48:
 583 0038 00300140 		.word	1073819648
 584              		.cfi_endproc
 585              	.LFE136:
 587              		.section	.text.BSP_SPI1_Init,"ax",%progbits
 588              		.align	1
 589              		.global	BSP_SPI1_Init
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	BSP_SPI1_Init:
 595              	.LFB130:
  90:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 596              		.loc 1 90 1 is_stmt 1 view -0
 597              		.cfi_startproc
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 19


 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
  91:Core/Src/stm32f4xx_nucleo_bus.c **** 
 600              		.loc 1 91 3 view .LVU157
 601              	.LVL45:
  93:Core/Src/stm32f4xx_nucleo_bus.c **** 
 602              		.loc 1 93 3 view .LVU158
  93:Core/Src/stm32f4xx_nucleo_bus.c **** 
 603              		.loc 1 93 19 is_stmt 0 view .LVU159
 604 0000 0E4B     		ldr	r3, .L61
 605 0002 0F4A     		ldr	r2, .L61+4
 606 0004 1A60     		str	r2, [r3]
  95:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 607              		.loc 1 95 3 is_stmt 1 view .LVU160
  95:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 608              		.loc 1 95 21 is_stmt 0 view .LVU161
 609 0006 0F4A     		ldr	r2, .L61+8
 610 0008 1368     		ldr	r3, [r2]
 611 000a 591C     		adds	r1, r3, #1
 612 000c 1160     		str	r1, [r2]
  95:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 613              		.loc 1 95 5 view .LVU162
 614 000e 0BB1     		cbz	r3, .L59
  91:Core/Src/stm32f4xx_nucleo_bus.c **** 
 615              		.loc 1 91 11 view .LVU163
 616 0010 0020     		movs	r0, #0
 123:Core/Src/stm32f4xx_nucleo_bus.c **** 
 617              		.loc 1 123 1 view .LVU164
 618 0012 7047     		bx	lr
 619              	.L59:
  90:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 620              		.loc 1 90 1 view .LVU165
 621 0014 10B5     		push	{r4, lr}
 622              		.cfi_def_cfa_offset 8
 623              		.cfi_offset 4, -8
 624              		.cfi_offset 14, -4
  97:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 625              		.loc 1 97 5 is_stmt 1 view .LVU166
  97:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 626              		.loc 1 97 9 is_stmt 0 view .LVU167
 627 0016 0948     		ldr	r0, .L61
 628 0018 FFF7FEFF 		bl	HAL_SPI_GetState
 629              	.LVL46:
  97:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 630              		.loc 1 97 8 view .LVU168
 631 001c 08B1     		cbz	r0, .L60
  91:Core/Src/stm32f4xx_nucleo_bus.c **** 
 632              		.loc 1 91 11 view .LVU169
 633 001e 0020     		movs	r0, #0
 634              	.LVL47:
 635              	.L50:
 123:Core/Src/stm32f4xx_nucleo_bus.c **** 
 636              		.loc 1 123 1 view .LVU170
 637 0020 10BD     		pop	{r4, pc}
 638              	.LVL48:
 639              	.L60:
 101:Core/Src/stm32f4xx_nucleo_bus.c **** #else
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 20


 640              		.loc 1 101 9 is_stmt 1 view .LVU171
 641 0022 064C     		ldr	r4, .L61
 642 0024 2046     		mov	r0, r4
 643 0026 FFF7FEFF 		bl	SPI1_MspInit
 644              	.LVL49:
 111:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 645              		.loc 1 111 9 view .LVU172
 114:Core/Src/stm32f4xx_nucleo_bus.c ****             {
 646              		.loc 1 114 13 view .LVU173
 114:Core/Src/stm32f4xx_nucleo_bus.c ****             {
 647              		.loc 1 114 17 is_stmt 0 view .LVU174
 648 002a 2046     		mov	r0, r4
 649 002c FFF7FEFF 		bl	MX_SPI1_Init
 650              	.LVL50:
 114:Core/Src/stm32f4xx_nucleo_bus.c ****             {
 651              		.loc 1 114 16 view .LVU175
 652 0030 0028     		cmp	r0, #0
 653 0032 F5D0     		beq	.L50
 116:Core/Src/stm32f4xx_nucleo_bus.c ****             }
 654              		.loc 1 116 21 view .LVU176
 655 0034 6FF00700 		mvn	r0, #7
 656              	.LVL51:
 122:Core/Src/stm32f4xx_nucleo_bus.c **** }
 657              		.loc 1 122 3 is_stmt 1 view .LVU177
 122:Core/Src/stm32f4xx_nucleo_bus.c **** }
 658              		.loc 1 122 10 is_stmt 0 view .LVU178
 659 0038 F2E7     		b	.L50
 660              	.L62:
 661 003a 00BF     		.align	2
 662              	.L61:
 663 003c 00000000 		.word	hspi1
 664 0040 00300140 		.word	1073819648
 665 0044 00000000 		.word	SPI1InitCounter
 666              		.cfi_endproc
 667              	.LFE130:
 669              		.section	.bss.SPI1InitCounter,"aw",%nobits
 670              		.align	2
 673              	SPI1InitCounter:
 674 0000 00000000 		.space	4
 675              		.global	hspi1
 676              		.section	.bss.hspi1,"aw",%nobits
 677              		.align	2
 680              	hspi1:
 681 0000 00000000 		.space	88
 681      00000000 
 681      00000000 
 681      00000000 
 681      00000000 
 682              		.text
 683              	.Letext0:
 684              		.file 2 "c:\\users\\zafee\\appdata\\roaming\\code - insiders\\user\\globalstorage\\bmd.stm32-for-v
 685              		.file 3 "c:\\users\\zafee\\appdata\\roaming\\code - insiders\\user\\globalstorage\\bmd.stm32-for-v
 686              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 687              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 688              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 689              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 690              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 21


 691              		.file 9 "Core/Inc/stm32f4xx_nucleo_bus.h"
 692              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_nucleo_bus.c
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:21     .text.SPI1_MspInit:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:26     .text.SPI1_MspInit:00000000 SPI1_MspInit
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:172    .text.SPI1_MspInit:00000094 $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:179    .text.SPI1_MspDeInit:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:184    .text.SPI1_MspDeInit:00000000 SPI1_MspDeInit
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:224    .text.SPI1_MspDeInit:00000028 $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:231    .text.BSP_SPI1_DeInit:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:237    .text.BSP_SPI1_DeInit:00000000 BSP_SPI1_DeInit
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:300    .text.BSP_SPI1_DeInit:00000038 $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:673    .bss.SPI1InitCounter:00000000 SPI1InitCounter
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:680    .bss.hspi1:00000000 hspi1
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:306    .text.BSP_SPI1_Send:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:312    .text.BSP_SPI1_Send:00000000 BSP_SPI1_Send
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:355    .text.BSP_SPI1_Send:0000001c $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:360    .text.BSP_SPI1_Recv:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:366    .text.BSP_SPI1_Recv:00000000 BSP_SPI1_Recv
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:409    .text.BSP_SPI1_Recv:0000001c $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:414    .text.BSP_SPI1_SendRecv:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:420    .text.BSP_SPI1_SendRecv:00000000 BSP_SPI1_SendRecv
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:473    .text.BSP_SPI1_SendRecv:00000024 $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:478    .text.BSP_GetTick:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:484    .text.BSP_GetTick:00000000 BSP_GetTick
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:504    .text.MX_SPI1_Init:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:510    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:583    .text.MX_SPI1_Init:00000038 $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:588    .text.BSP_SPI1_Init:00000000 $t
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:594    .text.BSP_SPI1_Init:00000000 BSP_SPI1_Init
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:663    .text.BSP_SPI1_Init:0000003c $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:670    .bss.SPI1InitCounter:00000000 $d
C:\Users\zafee\AppData\Local\Temp\ccdw8Pr2.s:677    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_SPI_DeInit
HAL_SPI_Transmit
HAL_SPI_Receive
HAL_SPI_TransmitReceive
HAL_GetTick
HAL_SPI_Init
HAL_SPI_GetState
