# frozen_string_literal: true

module RgGen
  module VHDL
    Component = SystemVerilog::Common::Component
  end
end
