Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 10 22:26:14 2023
| Host         : DESKTOP-OTSQRGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sistema_control_sets_placed.rpt
| Design       : sistema
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            1 |
|      3 |            1 |
|      4 |            4 |
|      6 |            1 |
|     10 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           14 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |             158 |           48 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           32 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                   Enable Signal                  |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  gestor_lectura_inst/FSM_onehot_actual_reg_n_1_[2] |                                                  |                                                      |                1 |              1 |
|  gestor_lectura_inst/READ_FIFO__0_n_1              |                                                  |                                                      |                1 |              1 |
|  gestor_lectura_inst/SENTIDO_reg_i_2_n_1           |                                                  |                                                      |                1 |              1 |
|  gestor_lectura_inst/START__0_n_1                  |                                                  |                                                      |                1 |              1 |
|  motor_stepper_inst/FINISHED_reg_i_1_n_1           |                                                  |                                                      |                1 |              1 |
|  n_0_77_BUFG                                       |                                                  |                                                      |                1 |              1 |
|  CLK_IBUF_BUFG                                     |                                                  |                                                      |                2 |              2 |
|  gestor_escritura_inst/futuro__0                   |                                                  |                                                      |                1 |              3 |
|  gestor_lectura_inst/futuro                        |                                                  |                                                      |                1 |              4 |
|  debouncing_inst/futuro__0                         |                                                  | debouncing_inst/FSM_onehot_futuro_reg[3]_i_3_n_1     |                2 |              4 |
|  debouncing_inst1/futuro__0                        |                                                  | debouncing_inst1/FSM_onehot_futuro_reg[3]_i_3__0_n_1 |                1 |              4 |
|  debouncing_inst2/futuro__0                        |                                                  | debouncing_inst2/FSM_onehot_futuro_reg[3]_i_3__1_n_1 |                1 |              4 |
|  divisor_frecuencia_inst/CLK_SLOW                  | motor_stepper_inst/contador[0]_i_2_n_1           | debouncing_inst/FSM_onehot_actual_reg[2]_1           |                2 |              6 |
|  motor_stepper_inst/futuro                         |                                                  |                                                      |                4 |             10 |
|  divisor_frecuencia_inst/CLK_SLOW                  |                                                  | debouncing_inst/Q[0]                                 |                4 |             10 |
|  CLK_IBUF_BUFG                                     |                                                  | debouncing_inst/FSM_onehot_actual_reg[2]_0           |                8 |             32 |
|  CLK_IBUF_BUFG                                     |                                                  | debouncing_inst/clear                                |                8 |             32 |
|  CLK_IBUF_BUFG                                     |                                                  | debouncing_inst/contador_antirebotes[0]_i_1_n_1      |                8 |             32 |
|  CLK_IBUF_BUFG                                     | gestor_escritura_inst/FSM_onehot_actual_reg[2]_0 | debouncing_inst/Q[0]                                 |                8 |             32 |
|  CLK_IBUF_BUFG                                     | gestor_lectura_inst/READ_FIFO                    | debouncing_inst/Q[0]                                 |               12 |             32 |
|  CLK_IBUF_BUFG                                     | n_0_77_BUFG                                      | debouncing_inst/Q[0]                                 |               12 |             32 |
|  CLK_IBUF_BUFG                                     |                                                  | debouncing_inst/Q[0]                                 |               21 |             52 |
+----------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------+----------------+


