#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jan 26 21:47:24 2025
# Process ID: 13136
# Current directory: D:/FPGA_Learning_Journey/Pro/FIFO/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3064 D:\FPGA_Learning_Journey\Pro\FIFO\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/FIFO/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/FIFO/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/FIFO/project/project.xpr
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Write_Acknowledge_Flag {false}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_0] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
launch_runs -jobs 12 fifo_generator_0_synth_1
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/FIFO/project/project.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/FPGA_Learning_Journey/Pro/FIFO/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/FIFO/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/FIFO/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/simlib_ZYNQ7000} {questa=D:/FPGA_Learning_Journey/Pro/FIFO/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/FIFO/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/FIFO/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_ctrl.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top.v
add_files -norecurse D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/FIFO/src/fifo_sum_tb.v
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/FPGA_Learning_Journey/Pro/FIFO/src/uart_top_tb.v
launch_simulation
source uart_top_tb.tcl
run 50 ms
run 50 ms
run 50 ms
relaunch_sim
run 50 ms
restart
current_wave_config {Untitled 1}
add_wave {{/uart_top_tb}} 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_sum_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
relaunch_sim
close_sim
launch_simulation
source fifo_sum_tb.tcl
relaunch_sim
relaunch_sim
run 50 ms
relaunch_sim
relaunch_sim
run 50 ms
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source fifo_sum_tb.tcl
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
current_wave_config {Untitled 3}
add_wave {{/fifo_sum_tb/fifo_sum_inst/uart_rx_inst}} 
current_wave_config {Untitled 3}
add_wave {{/fifo_sum_tb/fifo_sum_inst/fifo_sum_ctrl_inst}} 
current_wave_config {Untitled 3}
add_wave {{/fifo_sum_tb/fifo_sum_inst/uart_tx_inst}} 
restart
run 50 ms
current_wave_config {Untitled 3}
add_wave {{/fifo_sum_tb/fifo_sum_inst/fifo_sum_ctrl_inst}} 
run 50 ms
run 50 ms
run 50 ms
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 us
run 50 us
run 50 us
run 50 us
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
relaunch_sim
run 50 ms
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
refresh_design
close_sim
