$date
	Sat Feb 12 21:16:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module orGate_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module u0 $end
$var wire 1 " a_i $end
$var wire 1 # b_i $end
$var wire 1 ! c_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#1
1"
#11
1!
0#
#21
0!
1#
#521
