<session jtag_chain="" jtag_device="" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="ClockDivisor" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="ClockDivisor" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="65"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="32"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="4080"/>
      <multi attribute="timebars" size="1" value="202"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2020/12/24 10:10:02  #0">
      <clock name="clk" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_in_pin="auto_stp_trigger_in_0" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="direction" tap_mode="classic" type="output pin"/>
          <wire name="dsp_direction" tap_mode="classic" type="input pin"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ACK_I" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|CYC_O" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|GNT" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|STALL_I" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|STB_O" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|WE_O" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[0]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[10]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[11]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[12]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[13]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[14]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[15]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[16]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[17]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[18]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[19]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[1]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[20]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[21]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[22]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[23]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[24]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[25]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[26]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[27]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[28]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[29]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[2]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[30]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[31]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[3]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[4]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[5]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[6]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[7]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[8]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[9]" tap_mode="classic" type="register"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="direction" tap_mode="classic" type="output pin"/>
          <wire name="dsp_direction" tap_mode="classic" type="input pin"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ACK_I" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|CYC_O" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|GNT" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|STALL_I" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|STB_O" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|WE_O" tap_mode="classic" type="combinatorial"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[0]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[10]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[11]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[12]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[13]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[14]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[15]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[16]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[17]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[18]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[19]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[1]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[20]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[21]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[22]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[23]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[24]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[25]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[26]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[27]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[28]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[29]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[2]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[30]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[31]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[3]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[4]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[5]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[6]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[7]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[8]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[9]" tap_mode="classic" type="register"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="direction" tap_mode="classic" type="output pin"/>
          <wire name="dsp_direction" tap_mode="classic" type="input pin"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[0]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[10]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[11]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[12]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[13]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[14]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[15]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[16]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[17]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[18]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[19]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[1]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[20]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[21]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[22]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[23]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[24]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[25]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[26]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[27]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[28]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[29]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[2]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[30]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[31]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[3]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[4]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[5]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[6]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[7]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[8]" tap_mode="classic" type="register"/>
          <wire name="wb_compatible_clockDivisor:myClockDivisor|divisor[9]" tap_mode="classic" type="register"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ACK_I"/>
          <bus is_signal_inverted="no" link="all" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[15]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[14]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[13]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[12]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[11]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[10]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[9]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[8]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[7]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[6]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[5]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[4]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[3]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[2]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[1]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[15]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[14]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[13]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[12]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[11]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[10]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[9]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[8]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[7]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[6]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[5]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[4]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[3]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[2]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[1]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[0]"/>
          </bus>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|GNT"/>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|STALL_I"/>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|STB_O"/>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|WE_O"/>
          <bus is_signal_inverted="no" link="all" name="wb_compatible_clockDivisor:myClockDivisor|divisor" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[31]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[30]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[29]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[28]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[27]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[26]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[25]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[24]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[23]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[22]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[21]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[20]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[19]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[18]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[17]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[16]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[15]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[14]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[13]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[12]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[11]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[10]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[9]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[8]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[7]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[6]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[5]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[4]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[3]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[2]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[1]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[0]"/>
          </bus>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|CYC_O"/>
          <net is_signal_inverted="no" name="dsp_direction"/>
          <net is_signal_inverted="no" name="direction"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ACK_I"/>
          <bus is_signal_inverted="no" link="all" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[15]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[14]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[13]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[12]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[11]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[10]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[9]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[8]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[7]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[6]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[5]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[4]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[3]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[2]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[1]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|ADR_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[15]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[14]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[13]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[12]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[11]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[10]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[9]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[8]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[7]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[6]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[5]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[4]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[3]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[2]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[1]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|DAT_I[0]"/>
          </bus>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|GNT"/>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|STALL_I"/>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|STB_O"/>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|WE_O"/>
          <bus is_signal_inverted="no" link="all" name="wb_compatible_clockDivisor:myClockDivisor|divisor" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[31]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[30]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[29]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[28]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[27]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[26]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[25]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[24]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[23]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[22]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[21]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[20]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[19]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[18]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[17]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[16]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[15]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[14]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[13]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[12]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[11]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[10]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[9]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[8]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[7]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[6]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[5]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[4]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[3]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[2]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[1]"/>
            <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|divisor[0]"/>
          </bus>
          <net is_signal_inverted="no" name="wb_compatible_clockDivisor:myClockDivisor|CYC_O"/>
          <net is_signal_inverted="no" name="dsp_direction"/>
          <net is_signal_inverted="no" name="direction"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2020/12/24 10:10:02  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'wb_compatible_clockDivisor:myClockDivisor|CYC_O' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="frame size" size="2" value="1304,745"/>
    <multi attribute="jtag widget size" size="2" value="320,120"/>
  </global_info>
</session>
