Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling module simprims_ver.GND
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111110...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011110000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_01=256'b0111100001...
Compiling module xil_defaultlib.images_mem
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b100011110...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b010110110...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111011100...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.weights1
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111001100...
Compiling module xil_defaultlib.weights2
Compiling architecture behavioral of entity xil_defaultlib.mem_acesses [mem_acesses_default]
Compiling architecture behavioral of entity xil_defaultlib.Datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.Circuit [circuit_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_time_synth
