;redcode
;assert 1
	SPL 0, <402
	CMP -307, <-120
	MOV -1, <-20
	MOV -15, <-20
	DJN -1, @-20
	JMP <-127, 100
	SUB 12, @10
	SUB 12, @10
	SPL 0, <402
	MOV @-127, 100
	SUB @121, 103
	SUB -1, <-0
	MOV @-127, 100
	SUB 121, 100
	SUB -7, <-126
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
	SPL -7, @-126
	ADD 30, 9
	SPL 52, 50
	DJN 0, <402
	SPL 52, 50
	ADD 30, 9
	SUB #2, <0
	MOV @-127, 100
	SUB @121, 103
	SUB #2, <0
	SUB 52, 50
	SUB @-127, -100
	SPL 0, <402
	ADD 30, 9
	DJN -1, @-20
	CMP @121, 103
	SUB <2, <0
	DJN -1, @-20
	SUB 20, 100
	SPL 0, <402
	ADD 30, 9
	MOV -357, @-120
	SPL @300, 90
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
	CMP -307, <-120
	MOV -1, <-20
	ADD 30, 9
	MOV -15, <-20
	SUB #2, <0
	SPL 0, <402
	SPL 0, <402
	CMP -307, <-120
	MOV -15, <-20
	SUB 121, 100
