[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/surelog.log.
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ElabCParam/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<564> s<563> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<22> s<3> l<2:1> el<2:7>
n<prim_fifo_sync> u<3> t<StringConst> p<22> s<19> l<2:8> el<2:22>
n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<3:13> el<3:16>
n<> u<5> t<Signing_Unsigned> p<6> l<3:17> el<3:25>
n<> u<6> t<Data_type> p<7> c<4> l<3:13> el<3:25>
n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<3:13> el<3:25>
n<Depth> u<8> t<StringConst> p<15> s<14> l<3:26> el<3:31>
n<4> u<9> t<IntConst> p<10> l<3:40> el<3:41>
n<> u<10> t<Primary_literal> p<11> c<9> l<3:40> el<3:41>
n<> u<11> t<Constant_primary> p<12> c<10> l<3:40> el<3:41>
n<> u<12> t<Constant_expression> p<13> c<11> l<3:40> el<3:41>
n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<3:40> el<3:41>
n<> u<14> t<Constant_param_expression> p<15> c<13> l<3:40> el<3:41>
n<> u<15> t<Param_assignment> p<16> c<8> l<3:26> el<3:41>
n<> u<16> t<List_of_param_assignments> p<17> c<15> l<3:26> el<3:41>
n<> u<17> t<Parameter_declaration> p<18> c<7> l<3:3> el<3:41>
n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<3:3> el<3:41>
n<> u<19> t<Parameter_port_list> p<22> c<18> s<21> l<2:23> el<4:2>
n<> u<20> t<Port> p<21> l<5:1> el<4:5>
n<> u<21> t<List_of_ports> p<22> c<20> l<4:3> el<5:2>
n<> u<22> t<Module_nonansi_header> p<103> c<2> s<101> l<2:1> el<5:3>
n<Depth> u<23> t<StringConst> p<24> l<8:7> el<8:12>
n<> u<24> t<Primary_literal> p<25> c<23> l<8:7> el<8:12>
n<> u<25> t<Constant_primary> p<26> c<24> l<8:7> el<8:12>
n<> u<26> t<Constant_expression> p<32> c<25> s<31> l<8:7> el<8:12>
n<0> u<27> t<IntConst> p<28> l<8:16> el<8:17>
n<> u<28> t<Primary_literal> p<29> c<27> l<8:16> el<8:17>
n<> u<29> t<Constant_primary> p<30> c<28> l<8:16> el<8:17>
n<> u<30> t<Constant_expression> p<32> c<29> l<8:16> el<8:17>
n<> u<31> t<BinOp_Equiv> p<32> s<30> l<8:13> el<8:15>
n<> u<32> t<Constant_expression> p<96> c<26> s<51> l<8:7> el<8:17>
n<gen_passthru> u<33> t<StringConst> p<50> s<48> l<8:27> el<8:39>
n<depth> u<34> t<StringConst> p<35> l<11:12> el<11:17>
n<> u<35> t<Ps_or_hierarchical_identifier> p<38> c<34> s<37> l<11:12> el<11:17>
n<> u<36> t<Constant_bit_select> p<37> l<11:18> el<11:18>
n<> u<37> t<Constant_select> p<38> c<36> l<11:18> el<11:18>
n<> u<38> t<Net_lvalue> p<43> c<35> s<42> l<11:12> el<11:17>
n<> u<39> t<Number_1Tickb0> p<40> l<11:20> el<11:24>
n<> u<40> t<Primary_literal> p<41> c<39> l<11:20> el<11:24>
n<> u<41> t<Primary> p<42> c<40> l<11:20> el<11:24>
n<> u<42> t<Expression> p<43> c<41> l<11:20> el<11:24>
n<> u<43> t<Net_assignment> p<44> c<38> l<11:12> el<11:24>
n<> u<44> t<List_of_net_assignments> p<45> c<43> l<11:12> el<11:24>
n<> u<45> t<Continuous_assign> p<46> c<44> l<11:5> el<11:25>
n<> u<46> t<Module_common_item> p<47> c<45> l<11:5> el<11:25>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<11:5> el<11:25>
n<> u<48> t<Generate_item> p<50> c<47> s<49> l<11:5> el<11:25>
n<> u<49> t<END> p<50> l<15:3> el<15:6>
n<> u<50> t<Generate_begin_end_block> p<51> c<33> l<8:19> el<15:6>
n<> u<51> t<Generate_item> p<96> c<50> s<95> l<8:19> el<15:6>
n<gen_normal> u<52> t<StringConst> p<92> s<90> l<15:20> el<15:30>
n<> u<53> t<IntegerAtomType_Int> p<55> s<54> l<18:16> el<18:19>
n<> u<54> t<Signing_Unsigned> p<55> l<18:20> el<18:28>
n<> u<55> t<Data_type> p<56> c<53> l<18:16> el<18:28>
n<> u<56> t<Data_type_or_implicit> p<85> c<55> s<84> l<18:16> el<18:28>
n<PTRV_W> u<57> t<StringConst> p<83> s<82> l<18:29> el<18:35>
n<> u<58> t<Dollar_keyword> p<65> s<59> l<18:41> el<18:42>
n<clog2> u<59> t<StringConst> p<65> s<64> l<18:42> el<18:47>
n<Depth> u<60> t<StringConst> p<61> l<18:48> el<18:53>
n<> u<61> t<Primary_literal> p<62> c<60> l<18:48> el<18:53>
n<> u<62> t<Primary> p<63> c<61> l<18:48> el<18:53>
n<> u<63> t<Expression> p<64> c<62> l<18:48> el<18:53>
n<> u<64> t<List_of_arguments> p<65> c<63> l<18:48> el<18:53>
n<> u<65> t<Subroutine_call> p<66> c<58> l<18:41> el<18:54>
n<> u<66> t<Constant_primary> p<67> c<65> l<18:41> el<18:54>
n<> u<67> t<Constant_expression> p<80> c<66> s<79> l<18:41> el<18:54>
n<> u<68> t<Dollar_keyword> p<75> s<69> l<18:59> el<18:60>
n<clog2> u<69> t<StringConst> p<75> s<74> l<18:60> el<18:65>
n<Depth> u<70> t<StringConst> p<71> l<18:66> el<18:71>
n<> u<71> t<Primary_literal> p<72> c<70> l<18:66> el<18:71>
n<> u<72> t<Primary> p<73> c<71> l<18:66> el<18:71>
n<> u<73> t<Expression> p<74> c<72> l<18:66> el<18:71>
n<> u<74> t<List_of_arguments> p<75> c<73> l<18:66> el<18:71>
n<> u<75> t<Subroutine_call> p<76> c<68> l<18:59> el<18:72>
n<> u<76> t<Constant_primary> p<78> c<75> l<18:59> el<18:72>
n<> u<77> t<Unary_ReductNor> p<78> s<76> l<18:57> el<18:59>
n<> u<78> t<Constant_expression> p<80> c<77> l<18:57> el<18:72>
n<> u<79> t<BinOp_Plus> p<80> s<78> l<18:55> el<18:56>
n<> u<80> t<Constant_expression> p<81> c<67> l<18:41> el<18:72>
n<> u<81> t<Constant_mintypmax_expression> p<82> c<80> l<18:41> el<18:72>
n<> u<82> t<Constant_param_expression> p<83> c<81> l<18:41> el<18:72>
n<> u<83> t<Param_assignment> p<84> c<57> l<18:29> el<18:72>
n<> u<84> t<List_of_param_assignments> p<85> c<83> l<18:29> el<18:72>
n<> u<85> t<Local_parameter_declaration> p<86> c<56> l<18:5> el<18:72>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<18:5> el<18:73>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<18:5> el<18:73>
n<> u<88> t<Module_common_item> p<89> c<87> l<18:5> el<18:73>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<18:5> el<18:73>
n<> u<90> t<Generate_item> p<92> c<89> s<91> l<18:5> el<18:73>
n<> u<91> t<END> p<92> l<20:3> el<20:6>
n<> u<92> t<Generate_begin_end_block> p<93> c<52> l<15:12> el<20:6>
n<> u<93> t<Generate_item> p<96> c<92> l<15:12> el<20:6>
n<> u<94> t<IF> p<96> s<32> l<8:3> el<8:5>
n<> u<95> t<ELSE> p<96> s<93> l<15:7> el<15:11>
n<> u<96> t<If_generate_construct> p<97> c<94> l<8:3> el<20:6>
n<> u<97> t<Conditional_generate_construct> p<98> c<96> l<8:3> el<20:6>
n<> u<98> t<Module_common_item> p<99> c<97> l<8:3> el<20:6>
n<> u<99> t<Module_or_generate_item> p<100> c<98> l<8:3> el<20:6>
n<> u<100> t<Non_port_module_item> p<101> c<99> l<8:3> el<20:6>
n<> u<101> t<Module_item> p<103> c<100> s<102> l<8:3> el<20:6>
n<> u<102> t<ENDMODULE> p<103> l<21:1> el<21:10>
n<> u<103> t<Module_declaration> p<104> c<22> l<2:1> el<21:10>
n<> u<104> t<Description> p<563> c<103> s<148> l<2:1> el<21:10>
n<module> u<105> t<Module_keyword> p<125> s<106> l<24:1> el<24:7>
n<fifo_sync> u<106> t<StringConst> p<125> s<122> l<24:8> el<24:17>
n<> u<107> t<IntegerAtomType_Int> p<109> s<108> l<25:13> el<25:16>
n<> u<108> t<Signing_Unsigned> p<109> l<25:17> el<25:25>
n<> u<109> t<Data_type> p<110> c<107> l<25:13> el<25:25>
n<> u<110> t<Data_type_or_implicit> p<120> c<109> s<119> l<25:13> el<25:25>
n<ReqDepth> u<111> t<StringConst> p<118> s<117> l<25:26> el<25:34>
n<6> u<112> t<IntConst> p<113> l<25:37> el<25:38>
n<> u<113> t<Primary_literal> p<114> c<112> l<25:37> el<25:38>
n<> u<114> t<Constant_primary> p<115> c<113> l<25:37> el<25:38>
n<> u<115> t<Constant_expression> p<116> c<114> l<25:37> el<25:38>
n<> u<116> t<Constant_mintypmax_expression> p<117> c<115> l<25:37> el<25:38>
n<> u<117> t<Constant_param_expression> p<118> c<116> l<25:37> el<25:38>
n<> u<118> t<Param_assignment> p<119> c<111> l<25:26> el<25:38>
n<> u<119> t<List_of_param_assignments> p<120> c<118> l<25:26> el<25:38>
n<> u<120> t<Parameter_declaration> p<121> c<110> l<25:3> el<25:38>
n<> u<121> t<Parameter_port_declaration> p<122> c<120> l<25:3> el<25:38>
n<> u<122> t<Parameter_port_list> p<125> c<121> s<124> l<24:18> el<26:2>
n<> u<123> t<Port> p<124> l<27:1> el<26:5>
n<> u<124> t<List_of_ports> p<125> c<123> l<26:3> el<27:2>
n<> u<125> t<Module_nonansi_header> p<147> c<105> s<145> l<24:1> el<27:3>
n<prim_fifo_sync> u<126> t<StringConst> p<142> s<136> l<30:3> el<30:17>
n<Depth> u<127> t<StringConst> p<134> s<133> l<30:21> el<30:26>
n<ReqDepth> u<128> t<StringConst> p<129> l<30:27> el<30:35>
n<> u<129> t<Primary_literal> p<130> c<128> l<30:27> el<30:35>
n<> u<130> t<Primary> p<131> c<129> l<30:27> el<30:35>
n<> u<131> t<Expression> p<132> c<130> l<30:27> el<30:35>
n<> u<132> t<Mintypmax_expression> p<133> c<131> l<30:27> el<30:35>
n<> u<133> t<Param_expression> p<134> c<132> l<30:27> el<30:35>
n<> u<134> t<Named_parameter_assignment> p<135> c<127> l<30:20> el<30:36>
n<> u<135> t<List_of_parameter_assignments> p<136> c<134> l<30:20> el<30:36>
n<> u<136> t<Parameter_value_assignment> p<142> c<135> s<141> l<30:18> el<30:37>
n<reqfifo> u<137> t<StringConst> p<138> l<30:38> el<30:45>
n<> u<138> t<Name_of_instance> p<141> c<137> s<140> l<30:38> el<30:45>
n<> u<139> t<Ordered_port_connection> p<140> l<30:47> el<30:47>
n<> u<140> t<List_of_port_connections> p<141> c<139> l<30:47> el<30:47>
n<> u<141> t<Hierarchical_instance> p<142> c<138> l<30:38> el<30:48>
n<> u<142> t<Module_instantiation> p<143> c<126> l<30:3> el<30:49>
n<> u<143> t<Module_or_generate_item> p<144> c<142> l<30:3> el<30:49>
n<> u<144> t<Non_port_module_item> p<145> c<143> l<30:3> el<30:49>
n<> u<145> t<Module_item> p<147> c<144> s<146> l<30:3> el<30:49>
n<> u<146> t<ENDMODULE> p<147> l<33:1> el<33:10>
n<> u<147> t<Module_declaration> p<148> c<125> l<24:1> el<33:10>
n<> u<148> t<Description> p<563> c<147> s<352> l<24:1> el<33:10>
n<module> u<149> t<Module_keyword> p<201> s<150> l<38:1> el<38:7>
n<socket_1n> u<150> t<StringConst> p<201> s<198> l<38:8> el<38:17>
n<> u<151> t<IntegerAtomType_Int> p<153> s<152> l<39:13> el<39:16>
n<> u<152> t<Signing_Unsigned> p<153> l<39:17> el<39:25>
n<> u<153> t<Data_type> p<154> c<151> l<39:13> el<39:25>
n<> u<154> t<Data_type_or_implicit> p<164> c<153> s<163> l<39:13> el<39:25>
n<N> u<155> t<StringConst> p<162> s<161> l<39:27> el<39:28>
n<2> u<156> t<IntConst> p<157> l<39:39> el<39:40>
n<> u<157> t<Primary_literal> p<158> c<156> l<39:39> el<39:40>
n<> u<158> t<Constant_primary> p<159> c<157> l<39:39> el<39:40>
n<> u<159> t<Constant_expression> p<160> c<158> l<39:39> el<39:40>
n<> u<160> t<Constant_mintypmax_expression> p<161> c<159> l<39:39> el<39:40>
n<> u<161> t<Constant_param_expression> p<162> c<160> l<39:39> el<39:40>
n<> u<162> t<Param_assignment> p<163> c<155> l<39:27> el<39:40>
n<> u<163> t<List_of_param_assignments> p<164> c<162> l<39:27> el<39:40>
n<> u<164> t<Parameter_declaration> p<165> c<154> l<39:3> el<39:40>
n<> u<165> t<Parameter_port_declaration> p<198> c<164> s<197> l<39:3> el<39:40>
n<> u<166> t<IntVec_TypeBit> p<177> s<176> l<40:13> el<40:16>
n<7> u<167> t<IntConst> p<168> l<40:18> el<40:19>
n<> u<168> t<Primary_literal> p<169> c<167> l<40:18> el<40:19>
n<> u<169> t<Constant_primary> p<170> c<168> l<40:18> el<40:19>
n<> u<170> t<Constant_expression> p<175> c<169> s<174> l<40:18> el<40:19>
n<0> u<171> t<IntConst> p<172> l<40:20> el<40:21>
n<> u<172> t<Primary_literal> p<173> c<171> l<40:20> el<40:21>
n<> u<173> t<Constant_primary> p<174> c<172> l<40:20> el<40:21>
n<> u<174> t<Constant_expression> p<175> c<173> l<40:20> el<40:21>
n<> u<175> t<Constant_range> p<176> c<170> l<40:18> el<40:21>
n<> u<176> t<Packed_dimension> p<177> c<175> l<40:17> el<40:22>
n<> u<177> t<Data_type> p<178> c<166> l<40:13> el<40:22>
n<> u<178> t<Data_type_or_implicit> p<196> c<177> s<195> l<40:13> el<40:22>
n<DReqDepth> u<179> t<StringConst> p<194> s<193> l<40:23> el<40:32>
n<N> u<180> t<StringConst> p<181> l<40:36> el<40:37>
n<> u<181> t<Primary_literal> p<182> c<180> l<40:36> el<40:37>
n<> u<182> t<Constant_primary> p<183> c<181> l<40:36> el<40:37>
n<> u<183> t<Constant_expression> p<189> c<182> s<188> l<40:36> el<40:37>
n<4'h2> u<184> t<IntConst> p<185> l<40:38> el<40:42>
n<> u<185> t<Primary_literal> p<186> c<184> l<40:38> el<40:42>
n<> u<186> t<Constant_primary> p<187> c<185> l<40:38> el<40:42>
n<> u<187> t<Constant_expression> p<188> c<186> l<40:38> el<40:42>
n<> u<188> t<Constant_concatenation> p<189> c<187> l<40:37> el<40:43>
n<> u<189> t<Constant_multiple_concatenation> p<190> c<183> l<40:35> el<40:44>
n<> u<190> t<Constant_primary> p<191> c<189> l<40:35> el<40:44>
n<> u<191> t<Constant_expression> p<192> c<190> l<40:35> el<40:44>
n<> u<192> t<Constant_mintypmax_expression> p<193> c<191> l<40:35> el<40:44>
n<> u<193> t<Constant_param_expression> p<194> c<192> l<40:35> el<40:44>
n<> u<194> t<Param_assignment> p<195> c<179> l<40:23> el<40:44>
n<> u<195> t<List_of_param_assignments> p<196> c<194> l<40:23> el<40:44>
n<> u<196> t<Parameter_declaration> p<197> c<178> l<40:3> el<40:44>
n<> u<197> t<Parameter_port_declaration> p<198> c<196> l<40:3> el<40:44>
n<> u<198> t<Parameter_port_list> p<201> c<165> s<200> l<38:18> el<40:45>
n<> u<199> t<Port> p<200> l<40:47> el<40:47>
n<> u<200> t<List_of_ports> p<201> c<199> l<40:46> el<40:48>
n<> u<201> t<Module_nonansi_header> p<351> c<149> s<236> l<38:1> el<40:49>
n<> u<202> t<IntVec_TypeBit> p<213> s<212> l<41:13> el<41:16>
n<7> u<203> t<IntConst> p<204> l<41:18> el<41:19>
n<> u<204> t<Primary_literal> p<205> c<203> l<41:18> el<41:19>
n<> u<205> t<Constant_primary> p<206> c<204> l<41:18> el<41:19>
n<> u<206> t<Constant_expression> p<211> c<205> s<210> l<41:18> el<41:19>
n<0> u<207> t<IntConst> p<208> l<41:20> el<41:21>
n<> u<208> t<Primary_literal> p<209> c<207> l<41:20> el<41:21>
n<> u<209> t<Constant_primary> p<210> c<208> l<41:20> el<41:21>
n<> u<210> t<Constant_expression> p<211> c<209> l<41:20> el<41:21>
n<> u<211> t<Constant_range> p<212> c<206> l<41:18> el<41:21>
n<> u<212> t<Packed_dimension> p<213> c<211> l<41:17> el<41:22>
n<> u<213> t<Data_type> p<214> c<202> l<41:13> el<41:22>
n<> u<214> t<Data_type_or_implicit> p<230> c<213> s<229> l<41:13> el<41:22>
n<AA> u<215> t<StringConst> p<228> s<227> l<41:23> el<41:25>
n<DReqDepth> u<216> t<StringConst> p<217> l<41:28> el<41:37>
n<> u<217> t<Primary_literal> p<218> c<216> l<41:28> el<41:37>
n<> u<218> t<Constant_primary> p<219> c<217> l<41:28> el<41:37>
n<> u<219> t<Constant_expression> p<225> c<218> s<224> l<41:28> el<41:37>
n<2> u<220> t<IntConst> p<221> l<41:40> el<41:41>
n<> u<221> t<Primary_literal> p<222> c<220> l<41:40> el<41:41>
n<> u<222> t<Constant_primary> p<223> c<221> l<41:40> el<41:41>
n<> u<223> t<Constant_expression> p<225> c<222> l<41:40> el<41:41>
n<> u<224> t<BinOp_Mult> p<225> s<223> l<41:38> el<41:39>
n<> u<225> t<Constant_expression> p<226> c<219> l<41:28> el<41:41>
n<> u<226> t<Constant_mintypmax_expression> p<227> c<225> l<41:28> el<41:41>
n<> u<227> t<Constant_param_expression> p<228> c<226> l<41:28> el<41:41>
n<> u<228> t<Param_assignment> p<229> c<215> l<41:23> el<41:41>
n<> u<229> t<List_of_param_assignments> p<230> c<228> l<41:23> el<41:41>
n<> u<230> t<Parameter_declaration> p<231> c<214> l<41:3> el<41:41>
n<> u<231> t<Package_or_generate_item_declaration> p<232> c<230> l<41:3> el<41:42>
n<> u<232> t<Module_or_generate_item_declaration> p<233> c<231> l<41:3> el<41:42>
n<> u<233> t<Module_common_item> p<234> c<232> l<41:3> el<41:42>
n<> u<234> t<Module_or_generate_item> p<235> c<233> l<41:3> el<41:42>
n<> u<235> t<Non_port_module_item> p<236> c<234> l<41:3> el<41:42>
n<> u<236> t<Module_item> p<351> c<235> s<283> l<41:3> el<41:42>
n<> u<237> t<IntVec_TypeBit> p<248> s<247> l<42:13> el<42:16>
n<7> u<238> t<IntConst> p<239> l<42:18> el<42:19>
n<> u<239> t<Primary_literal> p<240> c<238> l<42:18> el<42:19>
n<> u<240> t<Constant_primary> p<241> c<239> l<42:18> el<42:19>
n<> u<241> t<Constant_expression> p<246> c<240> s<245> l<42:18> el<42:19>
n<0> u<242> t<IntConst> p<243> l<42:20> el<42:21>
n<> u<243> t<Primary_literal> p<244> c<242> l<42:20> el<42:21>
n<> u<244> t<Constant_primary> p<245> c<243> l<42:20> el<42:21>
n<> u<245> t<Constant_expression> p<246> c<244> l<42:20> el<42:21>
n<> u<246> t<Constant_range> p<247> c<241> l<42:18> el<42:21>
n<> u<247> t<Packed_dimension> p<248> c<246> l<42:17> el<42:22>
n<> u<248> t<Data_type> p<249> c<237> l<42:13> el<42:22>
n<> u<249> t<Data_type_or_implicit> p<277> c<248> s<276> l<42:13> el<42:22>
n<BB> u<250> t<StringConst> p<275> s<274> l<42:23> el<42:25>
n<DReqDepth> u<251> t<StringConst> p<271> s<270> l<42:28> el<42:37>
n<> u<252> t<Constant_bit_select> p<270> s<269> l<42:37> el<42:37>
n<1> u<253> t<IntConst> p<254> l<42:38> el<42:39>
n<> u<254> t<Primary_literal> p<255> c<253> l<42:38> el<42:39>
n<> u<255> t<Constant_primary> p<256> c<254> l<42:38> el<42:39>
n<> u<256> t<Constant_expression> p<262> c<255> s<261> l<42:38> el<42:39>
n<4> u<257> t<IntConst> p<258> l<42:40> el<42:41>
n<> u<258> t<Primary_literal> p<259> c<257> l<42:40> el<42:41>
n<> u<259> t<Constant_primary> p<260> c<258> l<42:40> el<42:41>
n<> u<260> t<Constant_expression> p<262> c<259> l<42:40> el<42:41>
n<> u<261> t<BinOp_Mult> p<262> s<260> l<42:39> el<42:40>
n<> u<262> t<Constant_expression> p<268> c<256> s<263> l<42:38> el<42:41>
n<> u<263> t<IncPartSelectOp> p<268> s<267> l<42:41> el<42:43>
n<4> u<264> t<IntConst> p<265> l<42:43> el<42:44>
n<> u<265> t<Primary_literal> p<266> c<264> l<42:43> el<42:44>
n<> u<266> t<Constant_primary> p<267> c<265> l<42:43> el<42:44>
n<> u<267> t<Constant_expression> p<268> c<266> l<42:43> el<42:44>
n<> u<268> t<Constant_indexed_range> p<269> c<262> l<42:38> el<42:44>
n<> u<269> t<Constant_part_select_range> p<270> c<268> l<42:38> el<42:44>
n<> u<270> t<Constant_select> p<271> c<252> l<42:37> el<42:45>
n<> u<271> t<Constant_primary> p<272> c<251> l<42:28> el<42:45>
n<> u<272> t<Constant_expression> p<273> c<271> l<42:28> el<42:45>
n<> u<273> t<Constant_mintypmax_expression> p<274> c<272> l<42:28> el<42:45>
n<> u<274> t<Constant_param_expression> p<275> c<273> l<42:28> el<42:45>
n<> u<275> t<Param_assignment> p<276> c<250> l<42:23> el<42:45>
n<> u<276> t<List_of_param_assignments> p<277> c<275> l<42:23> el<42:45>
n<> u<277> t<Parameter_declaration> p<278> c<249> l<42:3> el<42:45>
n<> u<278> t<Package_or_generate_item_declaration> p<279> c<277> l<42:3> el<42:46>
n<> u<279> t<Module_or_generate_item_declaration> p<280> c<278> l<42:3> el<42:46>
n<> u<280> t<Module_common_item> p<281> c<279> l<42:3> el<42:46>
n<> u<281> t<Module_or_generate_item> p<282> c<280> l<42:3> el<42:46>
n<> u<282> t<Non_port_module_item> p<283> c<281> l<42:3> el<42:46>
n<> u<283> t<Module_item> p<351> c<282> s<349> l<42:3> el<42:46>
n<i> u<284> t<StringConst> p<289> s<288> l<44:15> el<44:16>
n<0> u<285> t<IntConst> p<286> l<44:19> el<44:20>
n<> u<286> t<Primary_literal> p<287> c<285> l<44:19> el<44:20>
n<> u<287> t<Constant_primary> p<288> c<286> l<44:19> el<44:20>
n<> u<288> t<Constant_expression> p<289> c<287> l<44:19> el<44:20>
n<> u<289> t<Genvar_initialization> p<345> c<284> s<299> l<44:8> el<44:20>
n<i> u<290> t<StringConst> p<291> l<44:23> el<44:24>
n<> u<291> t<Primary_literal> p<292> c<290> l<44:23> el<44:24>
n<> u<292> t<Constant_primary> p<293> c<291> l<44:23> el<44:24>
n<> u<293> t<Constant_expression> p<299> c<292> s<298> l<44:23> el<44:24>
n<N> u<294> t<StringConst> p<295> l<44:27> el<44:28>
n<> u<295> t<Primary_literal> p<296> c<294> l<44:27> el<44:28>
n<> u<296> t<Constant_primary> p<297> c<295> l<44:27> el<44:28>
n<> u<297> t<Constant_expression> p<299> c<296> l<44:27> el<44:28>
n<> u<298> t<BinOp_Less> p<299> s<297> l<44:25> el<44:26>
n<> u<299> t<Constant_expression> p<345> c<293> s<302> l<44:23> el<44:28>
n<i> u<300> t<StringConst> p<302> s<301> l<44:31> el<44:32>
n<> u<301> t<IncDec_PlusPlus> p<302> l<44:32> el<44:34>
n<> u<302> t<Genvar_iteration> p<345> c<300> s<344> l<44:31> el<44:34>
n<gen_dfifo> u<303> t<StringConst> p<343> s<341> l<44:44> el<44:53>
n<fifo_sync> u<304> t<StringConst> p<339> s<333> l<45:5> el<45:14>
n<ReqDepth> u<305> t<StringConst> p<331> s<330> l<46:8> el<46:16>
n<DReqDepth> u<306> t<StringConst> p<326> s<325> l<46:17> el<46:26>
n<> u<307> t<Bit_select> p<325> s<324> l<46:26> el<46:26>
n<i> u<308> t<StringConst> p<309> l<46:27> el<46:28>
n<> u<309> t<Primary_literal> p<310> c<308> l<46:27> el<46:28>
n<> u<310> t<Primary> p<311> c<309> l<46:27> el<46:28>
n<> u<311> t<Expression> p<317> c<310> s<316> l<46:27> el<46:28>
n<4> u<312> t<IntConst> p<313> l<46:29> el<46:30>
n<> u<313> t<Primary_literal> p<314> c<312> l<46:29> el<46:30>
n<> u<314> t<Primary> p<315> c<313> l<46:29> el<46:30>
n<> u<315> t<Expression> p<317> c<314> l<46:29> el<46:30>
n<> u<316> t<BinOp_Mult> p<317> s<315> l<46:28> el<46:29>
n<> u<317> t<Expression> p<323> c<311> s<318> l<46:27> el<46:30>
n<> u<318> t<IncPartSelectOp> p<323> s<322> l<46:30> el<46:32>
n<4> u<319> t<IntConst> p<320> l<46:32> el<46:33>
n<> u<320> t<Primary_literal> p<321> c<319> l<46:32> el<46:33>
n<> u<321> t<Constant_primary> p<322> c<320> l<46:32> el<46:33>
n<> u<322> t<Constant_expression> p<323> c<321> l<46:32> el<46:33>
n<> u<323> t<Indexed_range> p<324> c<317> l<46:27> el<46:33>
n<> u<324> t<Part_select_range> p<325> c<323> l<46:27> el<46:33>
n<> u<325> t<Select> p<326> c<307> l<46:26> el<46:34>
n<> u<326> t<Complex_func_call> p<327> c<306> l<46:17> el<46:34>
n<> u<327> t<Primary> p<328> c<326> l<46:17> el<46:34>
n<> u<328> t<Expression> p<329> c<327> l<46:17> el<46:34>
n<> u<329> t<Mintypmax_expression> p<330> c<328> l<46:17> el<46:34>
n<> u<330> t<Param_expression> p<331> c<329> l<46:17> el<46:34>
n<> u<331> t<Named_parameter_assignment> p<332> c<305> l<46:7> el<46:35>
n<> u<332> t<List_of_parameter_assignments> p<333> c<331> l<46:7> el<46:35>
n<> u<333> t<Parameter_value_assignment> p<339> c<332> s<338> l<45:15> el<47:6>
n<fifo_d> u<334> t<StringConst> p<335> l<47:7> el<47:13>
n<> u<335> t<Name_of_instance> p<338> c<334> s<337> l<47:7> el<47:13>
n<> u<336> t<Ordered_port_connection> p<337> l<47:15> el<47:15>
n<> u<337> t<List_of_port_connections> p<338> c<336> l<47:15> el<47:15>
n<> u<338> t<Hierarchical_instance> p<339> c<335> l<47:7> el<47:16>
n<> u<339> t<Module_instantiation> p<340> c<304> l<45:5> el<47:17>
n<> u<340> t<Module_or_generate_item> p<341> c<339> l<45:5> el<47:17>
n<> u<341> t<Generate_item> p<343> c<340> s<342> l<45:5> el<47:17>
n<> u<342> t<END> p<343> l<48:3> el<48:6>
n<> u<343> t<Generate_begin_end_block> p<344> c<303> l<44:36> el<48:6>
n<> u<344> t<Generate_item> p<345> c<343> l<44:36> el<48:6>
n<> u<345> t<Loop_generate_construct> p<346> c<289> l<44:3> el<48:6>
n<> u<346> t<Module_common_item> p<347> c<345> l<44:3> el<48:6>
n<> u<347> t<Module_or_generate_item> p<348> c<346> l<44:3> el<48:6>
n<> u<348> t<Non_port_module_item> p<349> c<347> l<44:3> el<48:6>
n<> u<349> t<Module_item> p<351> c<348> s<350> l<44:3> el<48:6>
n<> u<350> t<ENDMODULE> p<351> l<51:1> el<51:10>
n<> u<351> t<Module_declaration> p<352> c<201> l<38:1> el<51:10>
n<> u<352> t<Description> p<563> c<351> s<355> l<38:1> el<51:10>
n<> u<353> t<Package_or_generate_item_declaration> p<354> l<51:10> el<51:11>
n<> u<354> t<Package_item> p<355> c<353> l<51:10> el<51:11>
n<> u<355> t<Description> p<563> c<354> s<559> l<51:10> el<51:11>
n<module> u<356> t<Module_keyword> p<408> s<357> l<54:1> el<54:7>
n<all_zero> u<357> t<StringConst> p<408> s<405> l<54:8> el<54:16>
n<> u<358> t<IntegerAtomType_Int> p<360> s<359> l<55:13> el<55:16>
n<> u<359> t<Signing_Unsigned> p<360> l<55:17> el<55:25>
n<> u<360> t<Data_type> p<361> c<358> l<55:13> el<55:25>
n<> u<361> t<Data_type_or_implicit> p<371> c<360> s<370> l<55:13> el<55:25>
n<N> u<362> t<StringConst> p<369> s<368> l<55:27> el<55:28>
n<2> u<363> t<IntConst> p<364> l<55:39> el<55:40>
n<> u<364> t<Primary_literal> p<365> c<363> l<55:39> el<55:40>
n<> u<365> t<Constant_primary> p<366> c<364> l<55:39> el<55:40>
n<> u<366> t<Constant_expression> p<367> c<365> l<55:39> el<55:40>
n<> u<367> t<Constant_mintypmax_expression> p<368> c<366> l<55:39> el<55:40>
n<> u<368> t<Constant_param_expression> p<369> c<367> l<55:39> el<55:40>
n<> u<369> t<Param_assignment> p<370> c<362> l<55:27> el<55:40>
n<> u<370> t<List_of_param_assignments> p<371> c<369> l<55:27> el<55:40>
n<> u<371> t<Parameter_declaration> p<372> c<361> l<55:3> el<55:40>
n<> u<372> t<Parameter_port_declaration> p<405> c<371> s<404> l<55:3> el<55:40>
n<> u<373> t<IntVec_TypeBit> p<384> s<383> l<56:13> el<56:16>
n<7> u<374> t<IntConst> p<375> l<56:18> el<56:19>
n<> u<375> t<Primary_literal> p<376> c<374> l<56:18> el<56:19>
n<> u<376> t<Constant_primary> p<377> c<375> l<56:18> el<56:19>
n<> u<377> t<Constant_expression> p<382> c<376> s<381> l<56:18> el<56:19>
n<0> u<378> t<IntConst> p<379> l<56:20> el<56:21>
n<> u<379> t<Primary_literal> p<380> c<378> l<56:20> el<56:21>
n<> u<380> t<Constant_primary> p<381> c<379> l<56:20> el<56:21>
n<> u<381> t<Constant_expression> p<382> c<380> l<56:20> el<56:21>
n<> u<382> t<Constant_range> p<383> c<377> l<56:18> el<56:21>
n<> u<383> t<Packed_dimension> p<384> c<382> l<56:17> el<56:22>
n<> u<384> t<Data_type> p<385> c<373> l<56:13> el<56:22>
n<> u<385> t<Data_type_or_implicit> p<403> c<384> s<402> l<56:13> el<56:22>
n<DReqDepth> u<386> t<StringConst> p<401> s<400> l<56:23> el<56:32>
n<2> u<387> t<IntConst> p<388> l<56:36> el<56:37>
n<> u<388> t<Primary_literal> p<389> c<387> l<56:36> el<56:37>
n<> u<389> t<Constant_primary> p<390> c<388> l<56:36> el<56:37>
n<> u<390> t<Constant_expression> p<396> c<389> s<395> l<56:36> el<56:37>
n<4'h0> u<391> t<IntConst> p<392> l<56:38> el<56:42>
n<> u<392> t<Primary_literal> p<393> c<391> l<56:38> el<56:42>
n<> u<393> t<Constant_primary> p<394> c<392> l<56:38> el<56:42>
n<> u<394> t<Constant_expression> p<395> c<393> l<56:38> el<56:42>
n<> u<395> t<Constant_concatenation> p<396> c<394> l<56:37> el<56:43>
n<> u<396> t<Constant_multiple_concatenation> p<397> c<390> l<56:35> el<56:44>
n<> u<397> t<Constant_primary> p<398> c<396> l<56:35> el<56:44>
n<> u<398> t<Constant_expression> p<399> c<397> l<56:35> el<56:44>
n<> u<399> t<Constant_mintypmax_expression> p<400> c<398> l<56:35> el<56:44>
n<> u<400> t<Constant_param_expression> p<401> c<399> l<56:35> el<56:44>
n<> u<401> t<Param_assignment> p<402> c<386> l<56:23> el<56:44>
n<> u<402> t<List_of_param_assignments> p<403> c<401> l<56:23> el<56:44>
n<> u<403> t<Parameter_declaration> p<404> c<385> l<56:3> el<56:44>
n<> u<404> t<Parameter_port_declaration> p<405> c<403> l<56:3> el<56:44>
n<> u<405> t<Parameter_port_list> p<408> c<372> s<407> l<54:17> el<56:45>
n<> u<406> t<Port> p<407> l<56:47> el<56:47>
n<> u<407> t<List_of_ports> p<408> c<406> l<56:46> el<56:48>
n<> u<408> t<Module_nonansi_header> p<558> c<356> s<443> l<54:1> el<56:49>
n<> u<409> t<IntVec_TypeBit> p<420> s<419> l<57:13> el<57:16>
n<7> u<410> t<IntConst> p<411> l<57:18> el<57:19>
n<> u<411> t<Primary_literal> p<412> c<410> l<57:18> el<57:19>
n<> u<412> t<Constant_primary> p<413> c<411> l<57:18> el<57:19>
n<> u<413> t<Constant_expression> p<418> c<412> s<417> l<57:18> el<57:19>
n<0> u<414> t<IntConst> p<415> l<57:20> el<57:21>
n<> u<415> t<Primary_literal> p<416> c<414> l<57:20> el<57:21>
n<> u<416> t<Constant_primary> p<417> c<415> l<57:20> el<57:21>
n<> u<417> t<Constant_expression> p<418> c<416> l<57:20> el<57:21>
n<> u<418> t<Constant_range> p<419> c<413> l<57:18> el<57:21>
n<> u<419> t<Packed_dimension> p<420> c<418> l<57:17> el<57:22>
n<> u<420> t<Data_type> p<421> c<409> l<57:13> el<57:22>
n<> u<421> t<Data_type_or_implicit> p<437> c<420> s<436> l<57:13> el<57:22>
n<AA> u<422> t<StringConst> p<435> s<434> l<57:23> el<57:25>
n<DReqDepth> u<423> t<StringConst> p<424> l<57:28> el<57:37>
n<> u<424> t<Primary_literal> p<425> c<423> l<57:28> el<57:37>
n<> u<425> t<Constant_primary> p<426> c<424> l<57:28> el<57:37>
n<> u<426> t<Constant_expression> p<432> c<425> s<431> l<57:28> el<57:37>
n<2> u<427> t<IntConst> p<428> l<57:40> el<57:41>
n<> u<428> t<Primary_literal> p<429> c<427> l<57:40> el<57:41>
n<> u<429> t<Constant_primary> p<430> c<428> l<57:40> el<57:41>
n<> u<430> t<Constant_expression> p<432> c<429> l<57:40> el<57:41>
n<> u<431> t<BinOp_Mult> p<432> s<430> l<57:38> el<57:39>
n<> u<432> t<Constant_expression> p<433> c<426> l<57:28> el<57:41>
n<> u<433> t<Constant_mintypmax_expression> p<434> c<432> l<57:28> el<57:41>
n<> u<434> t<Constant_param_expression> p<435> c<433> l<57:28> el<57:41>
n<> u<435> t<Param_assignment> p<436> c<422> l<57:23> el<57:41>
n<> u<436> t<List_of_param_assignments> p<437> c<435> l<57:23> el<57:41>
n<> u<437> t<Parameter_declaration> p<438> c<421> l<57:3> el<57:41>
n<> u<438> t<Package_or_generate_item_declaration> p<439> c<437> l<57:3> el<57:42>
n<> u<439> t<Module_or_generate_item_declaration> p<440> c<438> l<57:3> el<57:42>
n<> u<440> t<Module_common_item> p<441> c<439> l<57:3> el<57:42>
n<> u<441> t<Module_or_generate_item> p<442> c<440> l<57:3> el<57:42>
n<> u<442> t<Non_port_module_item> p<443> c<441> l<57:3> el<57:42>
n<> u<443> t<Module_item> p<558> c<442> s<490> l<57:3> el<57:42>
n<> u<444> t<IntVec_TypeBit> p<455> s<454> l<58:13> el<58:16>
n<7> u<445> t<IntConst> p<446> l<58:18> el<58:19>
n<> u<446> t<Primary_literal> p<447> c<445> l<58:18> el<58:19>
n<> u<447> t<Constant_primary> p<448> c<446> l<58:18> el<58:19>
n<> u<448> t<Constant_expression> p<453> c<447> s<452> l<58:18> el<58:19>
n<0> u<449> t<IntConst> p<450> l<58:20> el<58:21>
n<> u<450> t<Primary_literal> p<451> c<449> l<58:20> el<58:21>
n<> u<451> t<Constant_primary> p<452> c<450> l<58:20> el<58:21>
n<> u<452> t<Constant_expression> p<453> c<451> l<58:20> el<58:21>
n<> u<453> t<Constant_range> p<454> c<448> l<58:18> el<58:21>
n<> u<454> t<Packed_dimension> p<455> c<453> l<58:17> el<58:22>
n<> u<455> t<Data_type> p<456> c<444> l<58:13> el<58:22>
n<> u<456> t<Data_type_or_implicit> p<484> c<455> s<483> l<58:13> el<58:22>
n<BB> u<457> t<StringConst> p<482> s<481> l<58:23> el<58:25>
n<DReqDepth> u<458> t<StringConst> p<478> s<477> l<58:28> el<58:37>
n<> u<459> t<Constant_bit_select> p<477> s<476> l<58:37> el<58:37>
n<1> u<460> t<IntConst> p<461> l<58:38> el<58:39>
n<> u<461> t<Primary_literal> p<462> c<460> l<58:38> el<58:39>
n<> u<462> t<Constant_primary> p<463> c<461> l<58:38> el<58:39>
n<> u<463> t<Constant_expression> p<469> c<462> s<468> l<58:38> el<58:39>
n<4> u<464> t<IntConst> p<465> l<58:40> el<58:41>
n<> u<465> t<Primary_literal> p<466> c<464> l<58:40> el<58:41>
n<> u<466> t<Constant_primary> p<467> c<465> l<58:40> el<58:41>
n<> u<467> t<Constant_expression> p<469> c<466> l<58:40> el<58:41>
n<> u<468> t<BinOp_Mult> p<469> s<467> l<58:39> el<58:40>
n<> u<469> t<Constant_expression> p<475> c<463> s<470> l<58:38> el<58:41>
n<> u<470> t<IncPartSelectOp> p<475> s<474> l<58:41> el<58:43>
n<4> u<471> t<IntConst> p<472> l<58:43> el<58:44>
n<> u<472> t<Primary_literal> p<473> c<471> l<58:43> el<58:44>
n<> u<473> t<Constant_primary> p<474> c<472> l<58:43> el<58:44>
n<> u<474> t<Constant_expression> p<475> c<473> l<58:43> el<58:44>
n<> u<475> t<Constant_indexed_range> p<476> c<469> l<58:38> el<58:44>
n<> u<476> t<Constant_part_select_range> p<477> c<475> l<58:38> el<58:44>
n<> u<477> t<Constant_select> p<478> c<459> l<58:37> el<58:45>
n<> u<478> t<Constant_primary> p<479> c<458> l<58:28> el<58:45>
n<> u<479> t<Constant_expression> p<480> c<478> l<58:28> el<58:45>
n<> u<480> t<Constant_mintypmax_expression> p<481> c<479> l<58:28> el<58:45>
n<> u<481> t<Constant_param_expression> p<482> c<480> l<58:28> el<58:45>
n<> u<482> t<Param_assignment> p<483> c<457> l<58:23> el<58:45>
n<> u<483> t<List_of_param_assignments> p<484> c<482> l<58:23> el<58:45>
n<> u<484> t<Parameter_declaration> p<485> c<456> l<58:3> el<58:45>
n<> u<485> t<Package_or_generate_item_declaration> p<486> c<484> l<58:3> el<58:46>
n<> u<486> t<Module_or_generate_item_declaration> p<487> c<485> l<58:3> el<58:46>
n<> u<487> t<Module_common_item> p<488> c<486> l<58:3> el<58:46>
n<> u<488> t<Module_or_generate_item> p<489> c<487> l<58:3> el<58:46>
n<> u<489> t<Non_port_module_item> p<490> c<488> l<58:3> el<58:46>
n<> u<490> t<Module_item> p<558> c<489> s<556> l<58:3> el<58:46>
n<i> u<491> t<StringConst> p<496> s<495> l<60:15> el<60:16>
n<0> u<492> t<IntConst> p<493> l<60:19> el<60:20>
n<> u<493> t<Primary_literal> p<494> c<492> l<60:19> el<60:20>
n<> u<494> t<Constant_primary> p<495> c<493> l<60:19> el<60:20>
n<> u<495> t<Constant_expression> p<496> c<494> l<60:19> el<60:20>
n<> u<496> t<Genvar_initialization> p<552> c<491> s<506> l<60:8> el<60:20>
n<i> u<497> t<StringConst> p<498> l<60:23> el<60:24>
n<> u<498> t<Primary_literal> p<499> c<497> l<60:23> el<60:24>
n<> u<499> t<Constant_primary> p<500> c<498> l<60:23> el<60:24>
n<> u<500> t<Constant_expression> p<506> c<499> s<505> l<60:23> el<60:24>
n<N> u<501> t<StringConst> p<502> l<60:27> el<60:28>
n<> u<502> t<Primary_literal> p<503> c<501> l<60:27> el<60:28>
n<> u<503> t<Constant_primary> p<504> c<502> l<60:27> el<60:28>
n<> u<504> t<Constant_expression> p<506> c<503> l<60:27> el<60:28>
n<> u<505> t<BinOp_Less> p<506> s<504> l<60:25> el<60:26>
n<> u<506> t<Constant_expression> p<552> c<500> s<509> l<60:23> el<60:28>
n<i> u<507> t<StringConst> p<509> s<508> l<60:31> el<60:32>
n<> u<508> t<IncDec_PlusPlus> p<509> l<60:32> el<60:34>
n<> u<509> t<Genvar_iteration> p<552> c<507> s<551> l<60:31> el<60:34>
n<gen_dfifo> u<510> t<StringConst> p<550> s<548> l<60:44> el<60:53>
n<fifo_sync> u<511> t<StringConst> p<546> s<540> l<61:5> el<61:14>
n<ReqDepth> u<512> t<StringConst> p<538> s<537> l<62:8> el<62:16>
n<DReqDepth> u<513> t<StringConst> p<533> s<532> l<62:17> el<62:26>
n<> u<514> t<Bit_select> p<532> s<531> l<62:26> el<62:26>
n<i> u<515> t<StringConst> p<516> l<62:27> el<62:28>
n<> u<516> t<Primary_literal> p<517> c<515> l<62:27> el<62:28>
n<> u<517> t<Primary> p<518> c<516> l<62:27> el<62:28>
n<> u<518> t<Expression> p<524> c<517> s<523> l<62:27> el<62:28>
n<4> u<519> t<IntConst> p<520> l<62:29> el<62:30>
n<> u<520> t<Primary_literal> p<521> c<519> l<62:29> el<62:30>
n<> u<521> t<Primary> p<522> c<520> l<62:29> el<62:30>
n<> u<522> t<Expression> p<524> c<521> l<62:29> el<62:30>
n<> u<523> t<BinOp_Mult> p<524> s<522> l<62:28> el<62:29>
n<> u<524> t<Expression> p<530> c<518> s<525> l<62:27> el<62:30>
n<> u<525> t<IncPartSelectOp> p<530> s<529> l<62:30> el<62:32>
n<4> u<526> t<IntConst> p<527> l<62:32> el<62:33>
n<> u<527> t<Primary_literal> p<528> c<526> l<62:32> el<62:33>
n<> u<528> t<Constant_primary> p<529> c<527> l<62:32> el<62:33>
n<> u<529> t<Constant_expression> p<530> c<528> l<62:32> el<62:33>
n<> u<530> t<Indexed_range> p<531> c<524> l<62:27> el<62:33>
n<> u<531> t<Part_select_range> p<532> c<530> l<62:27> el<62:33>
n<> u<532> t<Select> p<533> c<514> l<62:26> el<62:34>
n<> u<533> t<Complex_func_call> p<534> c<513> l<62:17> el<62:34>
n<> u<534> t<Primary> p<535> c<533> l<62:17> el<62:34>
n<> u<535> t<Expression> p<536> c<534> l<62:17> el<62:34>
n<> u<536> t<Mintypmax_expression> p<537> c<535> l<62:17> el<62:34>
n<> u<537> t<Param_expression> p<538> c<536> l<62:17> el<62:34>
n<> u<538> t<Named_parameter_assignment> p<539> c<512> l<62:7> el<62:35>
n<> u<539> t<List_of_parameter_assignments> p<540> c<538> l<62:7> el<62:35>
n<> u<540> t<Parameter_value_assignment> p<546> c<539> s<545> l<61:15> el<63:6>
n<fifo_d> u<541> t<StringConst> p<542> l<63:7> el<63:13>
n<> u<542> t<Name_of_instance> p<545> c<541> s<544> l<63:7> el<63:13>
n<> u<543> t<Ordered_port_connection> p<544> l<63:15> el<63:15>
n<> u<544> t<List_of_port_connections> p<545> c<543> l<63:15> el<63:15>
n<> u<545> t<Hierarchical_instance> p<546> c<542> l<63:7> el<63:16>
n<> u<546> t<Module_instantiation> p<547> c<511> l<61:5> el<63:17>
n<> u<547> t<Module_or_generate_item> p<548> c<546> l<61:5> el<63:17>
n<> u<548> t<Generate_item> p<550> c<547> s<549> l<61:5> el<63:17>
n<> u<549> t<END> p<550> l<64:3> el<64:6>
n<> u<550> t<Generate_begin_end_block> p<551> c<510> l<60:36> el<64:6>
n<> u<551> t<Generate_item> p<552> c<550> l<60:36> el<64:6>
n<> u<552> t<Loop_generate_construct> p<553> c<496> l<60:3> el<64:6>
n<> u<553> t<Module_common_item> p<554> c<552> l<60:3> el<64:6>
n<> u<554> t<Module_or_generate_item> p<555> c<553> l<60:3> el<64:6>
n<> u<555> t<Non_port_module_item> p<556> c<554> l<60:3> el<64:6>
n<> u<556> t<Module_item> p<558> c<555> s<557> l<60:3> el<64:6>
n<> u<557> t<ENDMODULE> p<558> l<67:1> el<67:10>
n<> u<558> t<Module_declaration> p<559> c<408> l<54:1> el<67:10>
n<> u<559> t<Description> p<563> c<558> s<562> l<54:1> el<67:10>
n<> u<560> t<Package_or_generate_item_declaration> p<561> l<67:10> el<67:11>
n<> u<561> t<Package_item> p<562> c<560> l<67:10> el<67:11>
n<> u<562> t<Description> p<563> c<561> l<67:10> el<67:11>
n<> u<563> t<Source_text> p<564> c<104> l<2:1> el<67:11>
n<> u<564> t<Top_level_rule> c<1> l<2:1> el<68:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:2:1: No timescale set for "prim_fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:24:1: No timescale set for "fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:38:1: No timescale set for "socket_1n".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:54:1: No timescale set for "all_zero".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:54:1: Compile module "work@all_zero".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:24:1: Compile module "work@fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:2:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:38:1: Compile module "work@socket_1n".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ElabCParam/builtin.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<249> s<248> f<0> l<1:3> el<1:3>
n<mailbox> u<2> t<StringConst> p<102> s<16> f<0> l<1:9> el<1:16>
n<> u<3> t<IntegerAtomType_Int> p<4> f<0> l<3:19> el<3:22>
n<> u<4> t<Data_type> p<5> c<3> f<0> l<3:19> el<3:22>
n<> u<5> t<Data_type_or_implicit> p<11> c<4> s<6> f<0> l<3:19> el<3:22>
n<bound> u<6> t<StringConst> p<11> s<10> f<0> l<3:23> el<3:28>
n<0> u<7> t<IntConst> p<8> f<0> l<3:31> el<3:32>
n<> u<8> t<Primary_literal> p<9> c<7> f<0> l<3:31> el<3:32>
n<> u<9> t<Primary> p<10> c<8> f<0> l<3:31> el<3:32>
n<> u<10> t<Expression> p<11> c<9> f<0> l<3:31> el<3:32>
n<> u<11> t<Tf_port_item> p<12> c<5> f<0> l<3:19> el<3:32>
n<> u<12> t<Tf_port_list> p<14> c<11> s<13> f<0> l<3:19> el<3:32>
n<> u<13> t<ENDFUNCTION> p<14> f<0> l<4:5> el<4:16>
n<> u<14> t<Class_constructor_declaration> p<15> c<12> f<0> l<3:5> el<4:16>
n<> u<15> t<Class_method> p<16> c<14> f<0> l<3:5> el<4:16>
n<> u<16> t<Class_item> p<102> c<15> s<26> f<0> l<3:5> el<4:16>
n<> u<17> t<IntegerAtomType_Int> p<18> f<0> l<6:14> el<6:17>
n<> u<18> t<Data_type> p<19> c<17> f<0> l<6:14> el<6:17>
n<> u<19> t<Function_data_type> p<20> c<18> f<0> l<6:14> el<6:17>
n<> u<20> t<Function_data_type_or_implicit> p<23> c<19> s<21> f<0> l<6:14> el<6:17>
n<num> u<21> t<StringConst> p<23> s<22> f<0> l<6:18> el<6:21>
n<> u<22> t<ENDFUNCTION> p<23> f<0> l<7:5> el<7:16>
n<> u<23> t<Function_body_declaration> p<24> c<20> f<0> l<6:14> el<7:16>
n<> u<24> t<Function_declaration> p<25> c<23> f<0> l<6:5> el<7:16>
n<> u<25> t<Class_method> p<26> c<24> f<0> l<6:5> el<7:16>
n<> u<26> t<Class_item> p<102> c<25> s<36> f<0> l<6:5> el<7:16>
n<put> u<27> t<StringConst> p<33> s<31> f<0> l<9:10> el<9:13>
n<> u<28> t<Data_type_or_implicit> p<30> s<29> f<0> l<9:15> el<9:15>
n<message> u<29> t<StringConst> p<30> f<0> l<9:15> el<9:22>
n<> u<30> t<Tf_port_item> p<31> c<28> f<0> l<9:15> el<9:22>
n<> u<31> t<Tf_port_list> p<33> c<30> s<32> f<0> l<9:15> el<9:22>
n<> u<32> t<ENDTASK> p<33> f<0> l<10:5> el<10:12>
n<> u<33> t<Task_body_declaration> p<34> c<27> f<0> l<9:10> el<10:12>
n<> u<34> t<Task_declaration> p<35> c<33> f<0> l<9:5> el<10:12>
n<> u<35> t<Class_method> p<36> c<34> f<0> l<9:5> el<10:12>
n<> u<36> t<Class_item> p<102> c<35> s<47> f<0> l<9:5> el<10:12>
n<> u<37> t<Function_data_type_or_implicit> p<44> s<38> f<0> l<12:14> el<12:14>
n<try_put> u<38> t<StringConst> p<44> s<42> f<0> l<12:14> el<12:21>
n<> u<39> t<Data_type_or_implicit> p<41> s<40> f<0> l<12:23> el<12:23>
n<message> u<40> t<StringConst> p<41> f<0> l<12:23> el<12:30>
n<> u<41> t<Tf_port_item> p<42> c<39> f<0> l<12:23> el<12:30>
n<> u<42> t<Tf_port_list> p<44> c<41> s<43> f<0> l<12:23> el<12:30>
n<> u<43> t<ENDFUNCTION> p<44> f<0> l<13:5> el<13:16>
n<> u<44> t<Function_body_declaration> p<45> c<37> f<0> l<12:14> el<13:16>
n<> u<45> t<Function_declaration> p<46> c<44> f<0> l<12:5> el<13:16>
n<> u<46> t<Class_method> p<47> c<45> f<0> l<12:5> el<13:16>
n<> u<47> t<Class_item> p<102> c<46> s<58> f<0> l<12:5> el<13:16>
n<get> u<48> t<StringConst> p<55> s<53> f<0> l<15:10> el<15:13>
n<> u<49> t<TfPortDir_Ref> p<52> s<50> f<0> l<15:15> el<15:18>
n<> u<50> t<Data_type_or_implicit> p<52> s<51> f<0> l<15:19> el<15:19>
n<message> u<51> t<StringConst> p<52> f<0> l<15:19> el<15:26>
n<> u<52> t<Tf_port_item> p<53> c<49> f<0> l<15:15> el<15:26>
n<> u<53> t<Tf_port_list> p<55> c<52> s<54> f<0> l<15:15> el<15:26>
n<> u<54> t<ENDTASK> p<55> f<0> l<16:5> el<16:12>
n<> u<55> t<Task_body_declaration> p<56> c<48> f<0> l<15:10> el<16:12>
n<> u<56> t<Task_declaration> p<57> c<55> f<0> l<15:5> el<16:12>
n<> u<57> t<Class_method> p<58> c<56> f<0> l<15:5> el<16:12>
n<> u<58> t<Class_item> p<102> c<57> s<73> f<0> l<15:5> el<16:12>
n<> u<59> t<IntegerAtomType_Int> p<60> f<0> l<18:14> el<18:17>
n<> u<60> t<Data_type> p<61> c<59> f<0> l<18:14> el<18:17>
n<> u<61> t<Function_data_type> p<62> c<60> f<0> l<18:14> el<18:17>
n<> u<62> t<Function_data_type_or_implicit> p<70> c<61> s<63> f<0> l<18:14> el<18:17>
n<try_get> u<63> t<StringConst> p<70> s<68> f<0> l<18:18> el<18:25>
n<> u<64> t<TfPortDir_Ref> p<67> s<65> f<0> l<18:27> el<18:30>
n<> u<65> t<Data_type_or_implicit> p<67> s<66> f<0> l<18:31> el<18:31>
n<message> u<66> t<StringConst> p<67> f<0> l<18:31> el<18:38>
n<> u<67> t<Tf_port_item> p<68> c<64> f<0> l<18:27> el<18:38>
n<> u<68> t<Tf_port_list> p<70> c<67> s<69> f<0> l<18:27> el<18:38>
n<> u<69> t<ENDFUNCTION> p<70> f<0> l<19:5> el<19:16>
n<> u<70> t<Function_body_declaration> p<71> c<62> f<0> l<18:14> el<19:16>
n<> u<71> t<Function_declaration> p<72> c<70> f<0> l<18:5> el<19:16>
n<> u<72> t<Class_method> p<73> c<71> f<0> l<18:5> el<19:16>
n<> u<73> t<Class_item> p<102> c<72> s<84> f<0> l<18:5> el<19:16>
n<peek> u<74> t<StringConst> p<81> s<79> f<0> l<21:10> el<21:14>
n<> u<75> t<TfPortDir_Ref> p<78> s<76> f<0> l<21:16> el<21:19>
n<> u<76> t<Data_type_or_implicit> p<78> s<77> f<0> l<21:20> el<21:20>
n<message> u<77> t<StringConst> p<78> f<0> l<21:20> el<21:27>
n<> u<78> t<Tf_port_item> p<79> c<75> f<0> l<21:16> el<21:27>
n<> u<79> t<Tf_port_list> p<81> c<78> s<80> f<0> l<21:16> el<21:27>
n<> u<80> t<ENDTASK> p<81> f<0> l<22:5> el<22:12>
n<> u<81> t<Task_body_declaration> p<82> c<74> f<0> l<21:10> el<22:12>
n<> u<82> t<Task_declaration> p<83> c<81> f<0> l<21:5> el<22:12>
n<> u<83> t<Class_method> p<84> c<82> f<0> l<21:5> el<22:12>
n<> u<84> t<Class_item> p<102> c<83> s<99> f<0> l<21:5> el<22:12>
n<> u<85> t<IntegerAtomType_Int> p<86> f<0> l<24:14> el<24:17>
n<> u<86> t<Data_type> p<87> c<85> f<0> l<24:14> el<24:17>
n<> u<87> t<Function_data_type> p<88> c<86> f<0> l<24:14> el<24:17>
n<> u<88> t<Function_data_type_or_implicit> p<96> c<87> s<89> f<0> l<24:14> el<24:17>
n<try_peek> u<89> t<StringConst> p<96> s<94> f<0> l<24:18> el<24:26>
n<> u<90> t<TfPortDir_Ref> p<93> s<91> f<0> l<24:27> el<24:30>
n<> u<91> t<Data_type_or_implicit> p<93> s<92> f<0> l<24:31> el<24:31>
n<message> u<92> t<StringConst> p<93> f<0> l<24:31> el<24:38>
n<> u<93> t<Tf_port_item> p<94> c<90> f<0> l<24:27> el<24:38>
n<> u<94> t<Tf_port_list> p<96> c<93> s<95> f<0> l<24:27> el<24:38>
n<> u<95> t<ENDFUNCTION> p<96> f<0> l<25:5> el<25:16>
n<> u<96> t<Function_body_declaration> p<97> c<88> f<0> l<24:14> el<25:16>
n<> u<97> t<Function_declaration> p<98> c<96> f<0> l<24:5> el<25:16>
n<> u<98> t<Class_method> p<99> c<97> f<0> l<24:5> el<25:16>
n<> u<99> t<Class_item> p<102> c<98> s<101> f<0> l<24:5> el<25:16>
n<> u<100> t<CLASS> p<102> s<2> f<0> l<1:3> el<1:8>
n<> u<101> t<ENDCLASS> p<102> f<0> l<27:3> el<27:11>
n<> u<102> t<Class_declaration> p<103> c<100> f<0> l<1:3> el<27:11>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> f<0> l<1:3> el<27:11>
n<> u<104> t<Package_item> p<105> c<103> f<0> l<1:3> el<27:11>
n<> u<105> t<Description> p<248> c<104> s<174> f<0> l<1:3> el<27:11>
n<process> u<106> t<StringConst> p<171> s<122> f<0> l<30:9> el<30:16>
n<FINISHED> u<107> t<StringConst> p<108> f<0> l<32:20> el<32:28>
n<> u<108> t<Enum_name_declaration> p<117> c<107> s<110> f<0> l<32:20> el<32:28>
n<RUNNING> u<109> t<StringConst> p<110> f<0> l<32:30> el<32:37>
n<> u<110> t<Enum_name_declaration> p<117> c<109> s<112> f<0> l<32:30> el<32:37>
n<WAITING> u<111> t<StringConst> p<112> f<0> l<32:39> el<32:46>
n<> u<112> t<Enum_name_declaration> p<117> c<111> s<114> f<0> l<32:39> el<32:46>
n<SUSPENDED> u<113> t<StringConst> p<114> f<0> l<32:48> el<32:57>
n<> u<114> t<Enum_name_declaration> p<117> c<113> s<116> f<0> l<32:48> el<32:57>
n<KILLED> u<115> t<StringConst> p<116> f<0> l<32:59> el<32:65>
n<> u<116> t<Enum_name_declaration> p<117> c<115> f<0> l<32:59> el<32:65>
n<> u<117> t<Data_type> p<119> c<108> s<118> f<0> l<32:13> el<32:67>
n<state> u<118> t<StringConst> p<119> f<0> l<32:68> el<32:73>
n<> u<119> t<Type_declaration> p<120> c<117> f<0> l<32:5> el<32:74>
n<> u<120> t<Data_declaration> p<121> c<119> f<0> l<32:5> el<32:74>
n<> u<121> t<Class_property> p<122> c<120> f<0> l<32:5> el<32:74>
n<> u<122> t<Class_item> p<171> c<121> s<134> f<0> l<32:5> el<32:74>
n<> u<123> t<ClassItemQualifier_Static> p<124> f<0> l<34:5> el<34:11>
n<> u<124> t<MethodQualifier_ClassItem> p<133> c<123> s<132> f<0> l<34:5> el<34:11>
n<process> u<125> t<StringConst> p<126> f<0> l<34:21> el<34:28>
n<> u<126> t<Data_type> p<127> c<125> f<0> l<34:21> el<34:28>
n<> u<127> t<Function_data_type> p<128> c<126> f<0> l<34:21> el<34:28>
n<> u<128> t<Function_data_type_or_implicit> p<131> c<127> s<129> f<0> l<34:21> el<34:28>
n<self> u<129> t<StringConst> p<131> s<130> f<0> l<34:29> el<34:33>
n<> u<130> t<ENDFUNCTION> p<131> f<0> l<35:5> el<35:16>
n<> u<131> t<Function_body_declaration> p<132> c<128> f<0> l<34:21> el<35:16>
n<> u<132> t<Function_declaration> p<133> c<131> f<0> l<34:12> el<35:16>
n<> u<133> t<Class_method> p<134> c<124> f<0> l<34:5> el<35:16>
n<> u<134> t<Class_item> p<171> c<133> s<144> f<0> l<34:5> el<35:16>
n<state> u<135> t<StringConst> p<136> f<0> l<37:14> el<37:19>
n<> u<136> t<Data_type> p<137> c<135> f<0> l<37:14> el<37:19>
n<> u<137> t<Function_data_type> p<138> c<136> f<0> l<37:14> el<37:19>
n<> u<138> t<Function_data_type_or_implicit> p<141> c<137> s<139> f<0> l<37:14> el<37:19>
n<status> u<139> t<StringConst> p<141> s<140> f<0> l<37:20> el<37:26>
n<> u<140> t<ENDFUNCTION> p<141> f<0> l<38:5> el<38:16>
n<> u<141> t<Function_body_declaration> p<142> c<138> f<0> l<37:14> el<38:16>
n<> u<142> t<Function_declaration> p<143> c<141> f<0> l<37:5> el<38:16>
n<> u<143> t<Class_method> p<144> c<142> f<0> l<37:5> el<38:16>
n<> u<144> t<Class_item> p<171> c<143> s<150> f<0> l<37:5> el<38:16>
n<kill> u<145> t<StringConst> p<147> s<146> f<0> l<40:10> el<40:14>
n<> u<146> t<ENDTASK> p<147> f<0> l<41:5> el<41:12>
n<> u<147> t<Task_body_declaration> p<148> c<145> f<0> l<40:10> el<41:12>
n<> u<148> t<Task_declaration> p<149> c<147> f<0> l<40:5> el<41:12>
n<> u<149> t<Class_method> p<150> c<148> f<0> l<40:5> el<41:12>
n<> u<150> t<Class_item> p<171> c<149> s<156> f<0> l<40:5> el<41:12>
n<await> u<151> t<StringConst> p<153> s<152> f<0> l<43:10> el<43:15>
n<> u<152> t<ENDTASK> p<153> f<0> l<44:5> el<44:12>
n<> u<153> t<Task_body_declaration> p<154> c<151> f<0> l<43:10> el<44:12>
n<> u<154> t<Task_declaration> p<155> c<153> f<0> l<43:5> el<44:12>
n<> u<155> t<Class_method> p<156> c<154> f<0> l<43:5> el<44:12>
n<> u<156> t<Class_item> p<171> c<155> s<162> f<0> l<43:5> el<44:12>
n<suspend> u<157> t<StringConst> p<159> s<158> f<0> l<46:10> el<46:17>
n<> u<158> t<ENDTASK> p<159> f<0> l<47:5> el<47:12>
n<> u<159> t<Task_body_declaration> p<160> c<157> f<0> l<46:10> el<47:12>
n<> u<160> t<Task_declaration> p<161> c<159> f<0> l<46:5> el<47:12>
n<> u<161> t<Class_method> p<162> c<160> f<0> l<46:5> el<47:12>
n<> u<162> t<Class_item> p<171> c<161> s<168> f<0> l<46:5> el<47:12>
n<resume> u<163> t<StringConst> p<165> s<164> f<0> l<49:10> el<49:16>
n<> u<164> t<ENDTASK> p<165> f<0> l<50:5> el<50:12>
n<> u<165> t<Task_body_declaration> p<166> c<163> f<0> l<49:10> el<50:12>
n<> u<166> t<Task_declaration> p<167> c<165> f<0> l<49:5> el<50:12>
n<> u<167> t<Class_method> p<168> c<166> f<0> l<49:5> el<50:12>
n<> u<168> t<Class_item> p<171> c<167> s<170> f<0> l<49:5> el<50:12>
n<> u<169> t<CLASS> p<171> s<106> f<0> l<30:3> el<30:8>
n<> u<170> t<ENDCLASS> p<171> f<0> l<52:3> el<52:11>
n<> u<171> t<Class_declaration> p<172> c<169> f<0> l<30:3> el<52:11>
n<> u<172> t<Package_or_generate_item_declaration> p<173> c<171> f<0> l<30:3> el<52:11>
n<> u<173> t<Package_item> p<174> c<172> f<0> l<30:3> el<52:11>
n<> u<174> t<Description> p<248> c<173> s<247> f<0> l<30:3> el<52:11>
n<semaphore> u<175> t<StringConst> p<244> s<189> f<0> l<55:9> el<55:18>
n<> u<176> t<IntegerAtomType_Int> p<177> f<0> l<57:18> el<57:21>
n<> u<177> t<Data_type> p<178> c<176> f<0> l<57:18> el<57:21>
n<> u<178> t<Data_type_or_implicit> p<184> c<177> s<179> f<0> l<57:18> el<57:21>
n<keyCount> u<179> t<StringConst> p<184> s<183> f<0> l<57:22> el<57:30>
n<0> u<180> t<IntConst> p<181> f<0> l<57:33> el<57:34>
n<> u<181> t<Primary_literal> p<182> c<180> f<0> l<57:33> el<57:34>
n<> u<182> t<Primary> p<183> c<181> f<0> l<57:33> el<57:34>
n<> u<183> t<Expression> p<184> c<182> f<0> l<57:33> el<57:34>
n<> u<184> t<Tf_port_item> p<185> c<178> f<0> l<57:18> el<57:34>
n<> u<185> t<Tf_port_list> p<187> c<184> s<186> f<0> l<57:18> el<57:34>
n<> u<186> t<ENDFUNCTION> p<187> f<0> l<58:5> el<58:16>
n<> u<187> t<Class_constructor_declaration> p<188> c<185> f<0> l<57:5> el<58:16>
n<> u<188> t<Class_method> p<189> c<187> f<0> l<57:5> el<58:16>
n<> u<189> t<Class_item> p<244> c<188> s<205> f<0> l<57:5> el<58:16>
n<put> u<190> t<StringConst> p<202> s<200> f<0> l<60:10> el<60:13>
n<> u<191> t<IntegerAtomType_Int> p<192> f<0> l<60:14> el<60:17>
n<> u<192> t<Data_type> p<193> c<191> f<0> l<60:14> el<60:17>
n<> u<193> t<Data_type_or_implicit> p<199> c<192> s<194> f<0> l<60:14> el<60:17>
n<keyCount> u<194> t<StringConst> p<199> s<198> f<0> l<60:18> el<60:26>
n<1> u<195> t<IntConst> p<196> f<0> l<60:29> el<60:30>
n<> u<196> t<Primary_literal> p<197> c<195> f<0> l<60:29> el<60:30>
n<> u<197> t<Primary> p<198> c<196> f<0> l<60:29> el<60:30>
n<> u<198> t<Expression> p<199> c<197> f<0> l<60:29> el<60:30>
n<> u<199> t<Tf_port_item> p<200> c<193> f<0> l<60:14> el<60:30>
n<> u<200> t<Tf_port_list> p<202> c<199> s<201> f<0> l<60:14> el<60:30>
n<> u<201> t<ENDTASK> p<202> f<0> l<61:5> el<61:12>
n<> u<202> t<Task_body_declaration> p<203> c<190> f<0> l<60:10> el<61:12>
n<> u<203> t<Task_declaration> p<204> c<202> f<0> l<60:5> el<61:12>
n<> u<204> t<Class_method> p<205> c<203> f<0> l<60:5> el<61:12>
n<> u<205> t<Class_item> p<244> c<204> s<221> f<0> l<60:5> el<61:12>
n<get> u<206> t<StringConst> p<218> s<216> f<0> l<63:10> el<63:13>
n<> u<207> t<IntegerAtomType_Int> p<208> f<0> l<63:14> el<63:17>
n<> u<208> t<Data_type> p<209> c<207> f<0> l<63:14> el<63:17>
n<> u<209> t<Data_type_or_implicit> p<215> c<208> s<210> f<0> l<63:14> el<63:17>
n<keyCount> u<210> t<StringConst> p<215> s<214> f<0> l<63:18> el<63:26>
n<1> u<211> t<IntConst> p<212> f<0> l<63:29> el<63:30>
n<> u<212> t<Primary_literal> p<213> c<211> f<0> l<63:29> el<63:30>
n<> u<213> t<Primary> p<214> c<212> f<0> l<63:29> el<63:30>
n<> u<214> t<Expression> p<215> c<213> f<0> l<63:29> el<63:30>
n<> u<215> t<Tf_port_item> p<216> c<209> f<0> l<63:14> el<63:30>
n<> u<216> t<Tf_port_list> p<218> c<215> s<217> f<0> l<63:14> el<63:30>
n<> u<217> t<ENDTASK> p<218> f<0> l<64:5> el<64:12>
n<> u<218> t<Task_body_declaration> p<219> c<206> f<0> l<63:10> el<64:12>
n<> u<219> t<Task_declaration> p<220> c<218> f<0> l<63:5> el<64:12>
n<> u<220> t<Class_method> p<221> c<219> f<0> l<63:5> el<64:12>
n<> u<221> t<Class_item> p<244> c<220> s<241> f<0> l<63:5> el<64:12>
n<> u<222> t<IntegerAtomType_Int> p<223> f<0> l<66:14> el<66:17>
n<> u<223> t<Data_type> p<224> c<222> f<0> l<66:14> el<66:17>
n<> u<224> t<Function_data_type> p<225> c<223> f<0> l<66:14> el<66:17>
n<> u<225> t<Function_data_type_or_implicit> p<238> c<224> s<226> f<0> l<66:14> el<66:17>
n<try_get> u<226> t<StringConst> p<238> s<236> f<0> l<66:18> el<66:25>
n<> u<227> t<IntegerAtomType_Int> p<228> f<0> l<66:26> el<66:29>
n<> u<228> t<Data_type> p<229> c<227> f<0> l<66:26> el<66:29>
n<> u<229> t<Data_type_or_implicit> p<235> c<228> s<230> f<0> l<66:26> el<66:29>
n<keyCount> u<230> t<StringConst> p<235> s<234> f<0> l<66:30> el<66:38>
n<1> u<231> t<IntConst> p<232> f<0> l<66:41> el<66:42>
n<> u<232> t<Primary_literal> p<233> c<231> f<0> l<66:41> el<66:42>
n<> u<233> t<Primary> p<234> c<232> f<0> l<66:41> el<66:42>
n<> u<234> t<Expression> p<235> c<233> f<0> l<66:41> el<66:42>
n<> u<235> t<Tf_port_item> p<236> c<229> f<0> l<66:26> el<66:42>
n<> u<236> t<Tf_port_list> p<238> c<235> s<237> f<0> l<66:26> el<66:42>
n<> u<237> t<ENDFUNCTION> p<238> f<0> l<67:5> el<67:16>
n<> u<238> t<Function_body_declaration> p<239> c<225> f<0> l<66:14> el<67:16>
n<> u<239> t<Function_declaration> p<240> c<238> f<0> l<66:5> el<67:16>
n<> u<240> t<Class_method> p<241> c<239> f<0> l<66:5> el<67:16>
n<> u<241> t<Class_item> p<244> c<240> s<243> f<0> l<66:5> el<67:16>
n<> u<242> t<CLASS> p<244> s<175> f<0> l<55:3> el<55:8>
n<> u<243> t<ENDCLASS> p<244> f<0> l<69:3> el<69:11>
n<> u<244> t<Class_declaration> p<245> c<242> f<0> l<55:3> el<69:11>
n<> u<245> t<Package_or_generate_item_declaration> p<246> c<244> f<0> l<55:3> el<69:11>
n<> u<246> t<Package_item> p<247> c<245> f<0> l<55:3> el<69:11>
n<> u<247> t<Description> p<248> c<246> f<0> l<55:3> el<69:11>
n<> u<248> t<Source_text> p<249> c<105> f<0> l<1:3> el<69:11>
n<> u<249> t<Top_level_rule> c<1> f<0> l<1:3> el<71:9>
AST_DEBUG_END
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:44:36: Compile generate block "work@socket_1n.gen_dfifo[0]".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:15:12: Compile generate block "work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:44:36: Compile generate block "work@socket_1n.gen_dfifo[1]".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:15:12: Compile generate block "work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:60:36: Compile generate block "work@all_zero.gen_dfifo[0]".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:8:19: Compile generate block "work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:60:36: Compile generate block "work@all_zero.gen_dfifo[1]".
[INF:CP0335] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:8:19: Compile generate block "work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru".
[NTE:EL0503] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:38:1: Top level module "work@socket_1n".
[NTE:EL0503] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:54:1: Top level module "work@all_zero".
[NTE:EL0504] Multiple top level modules in design.
[NTE:EL0508] Nb Top level modules: 2.
[NTE:EL0509] Max instance depth: 4.
[NTE:EL0510] Nb instances: 10.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            2
bit_typespec                                          12
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             190
cont_assign                                            5
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
gen_for                                                2
gen_if_else                                            1
gen_scope                                             16
gen_scope_array                                       16
indexed_part_select                                    8
int_typespec                                          38
int_var                                                8
io_decl                                               11
logic_net                                              2
logic_typespec                                         6
logic_var                                              1
module_inst                                           30
named_begin                                            4
operation                                             45
package                                                2
param_assign                                          31
parameter                                             35
range                                                 18
ref_module                                             7
ref_obj                                               17
ref_typespec                                          94
ref_var                                                2
sys_func_call                                          2
task                                                   9
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            2
bit_typespec                                          12
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             190
cont_assign                                           11
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
function                                              18
gen_for                                                2
gen_if_else                                            1
gen_scope                                             32
gen_scope_array                                       32
indexed_part_select                                    8
int_typespec                                          38
int_var                                                8
io_decl                                               22
logic_net                                              2
logic_typespec                                         6
logic_var                                              1
module_inst                                           38
named_begin                                            4
operation                                             45
package                                                2
param_assign                                          45
parameter                                             35
range                                                 18
ref_module                                             7
ref_obj                                               23
ref_typespec                                         131
ref_var                                                2
sys_func_call                                          2
task                                                  18
unsupported_typespec                                   2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@socket_1n)
|vpiElaborated:1
|vpiName:work@socket_1n
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiFullName:work@all_zero
  |vpiParameter:
  \_parameter: (work@all_zero.N), line:55:27, endln:55:28
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.N)
      |vpiParent:
      \_parameter: (work@all_zero.N), line:55:27, endln:55:28
      |vpiFullName:work@all_zero.N
      |vpiActual:
      \_int_typespec: , line:55:13, endln:55:25
    |vpiName:N
    |vpiFullName:work@all_zero.N
  |vpiParameter:
  \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.DReqDepth)
      |vpiParent:
      \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
      |vpiFullName:work@all_zero.DReqDepth
      |vpiActual:
      \_bit_typespec: , line:56:13, endln:56:22
    |vpiName:DReqDepth
    |vpiFullName:work@all_zero.DReqDepth
  |vpiParameter:
  \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.AA)
      |vpiParent:
      \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
      |vpiFullName:work@all_zero.AA
      |vpiActual:
      \_bit_typespec: , line:57:13, endln:57:22
    |vpiName:AA
    |vpiFullName:work@all_zero.AA
  |vpiParameter:
  \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.BB)
      |vpiParent:
      \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
      |vpiFullName:work@all_zero.BB
      |vpiActual:
      \_bit_typespec: , line:58:13, endln:58:22
    |vpiName:BB
    |vpiFullName:work@all_zero.BB
  |vpiParamAssign:
  \_param_assign: , line:55:27, endln:55:40
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_constant: , line:55:39, endln:55:40
      |vpiParent:
      \_param_assign: , line:55:27, endln:55:40
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@all_zero)
        |vpiParent:
        \_constant: , line:55:39, endln:55:40
        |vpiFullName:work@all_zero
        |vpiActual:
        \_int_typespec: , line:55:13, endln:55:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@all_zero.N), line:55:27, endln:55:28
  |vpiParamAssign:
  \_param_assign: , line:56:23, endln:56:44
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_operation: , line:56:35, endln:56:44
      |vpiParent:
      \_param_assign: , line:56:23, endln:56:44
      |vpiOpType:34
      |vpiOperand:
      \_constant: , line:56:36, endln:56:37
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_operation: , line:56:37, endln:56:43
        |vpiParent:
        \_operation: , line:56:35, endln:56:44
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:56:38, endln:56:42
          |vpiDecompile:4'h0
          |vpiSize:4
          |HEX:0
          |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
  |vpiParamAssign:
  \_param_assign: , line:57:23, endln:57:41
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_operation: , line:57:28, endln:57:41
      |vpiParent:
      \_param_assign: , line:57:23, endln:57:41
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (work@all_zero.DReqDepth), line:57:28, endln:57:37
        |vpiParent:
        \_operation: , line:57:28, endln:57:41
        |vpiName:DReqDepth
        |vpiFullName:work@all_zero.DReqDepth
      |vpiOperand:
      \_constant: , line:57:40, endln:57:41
        |vpiParent:
        \_operation: , line:57:28, endln:57:41
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
  |vpiParamAssign:
  \_param_assign: , line:58:23, endln:58:45
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_indexed_part_select: DReqDepth (work@all_zero.DReqDepth), line:58:28, endln:58:45
      |vpiParent:
      \_param_assign: , line:58:23, endln:58:45
      |vpiName:DReqDepth
      |vpiFullName:work@all_zero.DReqDepth
      |vpiDefName:DReqDepth
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:58:38, endln:58:41
        |vpiParent:
        \_indexed_part_select: DReqDepth (work@all_zero.DReqDepth), line:58:28, endln:58:45
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:58:38, endln:58:39
          |vpiParent:
          \_operation: , line:58:38, endln:58:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:58:40, endln:58:41
          |vpiParent:
          \_operation: , line:58:38, endln:58:41
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_constant: , line:58:43, endln:58:44
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
  |vpiDefName:work@all_zero
  |vpiNet:
  \_logic_net: (work@all_zero.i), line:60:23, endln:60:24
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiName:i
    |vpiFullName:work@all_zero.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiForInitStmt:
    \_assign_stmt: , line:60:8, endln:60:20
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:60:19, endln:60:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@all_zero.i), line:60:15, endln:60:16
        |vpiParent:
        \_assign_stmt: , line:60:8, endln:60:20
        |vpiTypespec:
        \_ref_typespec: (work@all_zero.i)
          |vpiParent:
          \_int_var: (work@all_zero.i), line:60:15, endln:60:16
          |vpiFullName:work@all_zero.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@all_zero.i
    |vpiCondition:
    \_operation: , line:60:23, endln:60:28
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@all_zero.i), line:60:23, endln:60:24
        |vpiParent:
        \_operation: , line:60:23, endln:60:28
        |vpiName:i
        |vpiFullName:work@all_zero.i
        |vpiActual:
        \_logic_net: (work@all_zero.i), line:60:23, endln:60:24
      |vpiOperand:
      \_ref_obj: (work@all_zero.N), line:60:27, endln:60:28
        |vpiParent:
        \_operation: , line:60:23, endln:60:28
        |vpiName:N
        |vpiFullName:work@all_zero.N
    |vpiForIncStmt:
    \_operation: , line:60:31, endln:60:32
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@all_zero.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@all_zero.i
        |vpiActual:
        \_logic_net: (work@all_zero.i), line:60:23, endln:60:24
    |vpiStmt:
    \_named_begin: (work@all_zero.gen_dfifo)
      |vpiParent:
      \_gen_for: 
      |vpiName:gen_dfifo
      |vpiFullName:work@all_zero.gen_dfifo
      |vpiStmt:
      \_ref_module: work@fifo_sync (fifo_d), line:63:7, endln:63:13
        |vpiParent:
        \_named_begin: (work@all_zero.gen_dfifo)
        |vpiName:fifo_d
        |vpiDefName:work@fifo_sync
|uhdmallModules:
\_module_inst: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiFullName:work@fifo_sync
  |vpiParameter:
  \_parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:34
    |vpiParent:
    \_module_inst: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |UINT:6
    |vpiTypespec:
    \_ref_typespec: (work@fifo_sync.ReqDepth)
      |vpiParent:
      \_parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:34
      |vpiFullName:work@fifo_sync.ReqDepth
      |vpiActual:
      \_int_typespec: , line:25:13, endln:25:25
    |vpiName:ReqDepth
    |vpiFullName:work@fifo_sync.ReqDepth
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:38
    |vpiParent:
    \_module_inst: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiRhs:
    \_constant: , line:25:37, endln:25:38
      |vpiParent:
      \_param_assign: , line:25:26, endln:25:38
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiTypespec:
      \_ref_typespec: (work@fifo_sync)
        |vpiParent:
        \_constant: , line:25:37, endln:25:38
        |vpiFullName:work@fifo_sync
        |vpiActual:
        \_int_typespec: , line:25:13, endln:25:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:34
  |vpiDefName:work@fifo_sync
  |vpiRefModule:
  \_ref_module: work@prim_fifo_sync (reqfifo), line:30:38, endln:30:45
    |vpiParent:
    \_module_inst: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiName:reqfifo
    |vpiDefName:work@prim_fifo_sync
    |vpiActual:
    \_module_inst: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
|uhdmallModules:
\_module_inst: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiFullName:work@prim_fifo_sync
  |vpiParameter:
  \_parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:31
    |vpiParent:
    \_module_inst: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@prim_fifo_sync.Depth)
      |vpiParent:
      \_parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:31
      |vpiFullName:work@prim_fifo_sync.Depth
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:25
    |vpiName:Depth
    |vpiFullName:work@prim_fifo_sync.Depth
  |vpiParamAssign:
  \_param_assign: , line:3:26, endln:3:41
    |vpiParent:
    \_module_inst: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |vpiRhs:
    \_constant: , line:3:40, endln:3:41
      |vpiParent:
      \_param_assign: , line:3:26, endln:3:41
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@prim_fifo_sync)
        |vpiParent:
        \_constant: , line:3:40, endln:3:41
        |vpiFullName:work@prim_fifo_sync
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:31
  |vpiDefName:work@prim_fifo_sync
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |vpiCondition:
    \_operation: , line:8:7, endln:8:17
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@prim_fifo_sync.Depth), line:8:7, endln:8:12
        |vpiParent:
        \_operation: , line:8:7, endln:8:17
        |vpiName:Depth
        |vpiFullName:work@prim_fifo_sync.Depth
      |vpiOperand:
      \_constant: , line:8:16, endln:8:17
        |vpiParent:
        \_operation: , line:8:7, endln:8:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_named_begin: (work@prim_fifo_sync.gen_passthru)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_passthru
      |vpiFullName:work@prim_fifo_sync.gen_passthru
      |vpiStmt:
      \_cont_assign: , line:11:12, endln:11:24
        |vpiParent:
        \_named_begin: (work@prim_fifo_sync.gen_passthru)
        |vpiRhs:
        \_constant: , line:11:20, endln:11:24
          |vpiParent:
          \_cont_assign: , line:11:12, endln:11:24
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@prim_fifo_sync.gen_passthru.depth), line:11:12, endln:11:17
          |vpiParent:
          \_cont_assign: , line:11:12, endln:11:24
          |vpiName:depth
          |vpiFullName:work@prim_fifo_sync.gen_passthru.depth
    |vpiElseStmt:
    \_named_begin: (work@prim_fifo_sync.gen_normal)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:gen_normal
      |vpiFullName:work@prim_fifo_sync.gen_normal
      |vpiStmt:
      \_param_assign: , line:18:29, endln:18:72
        |vpiParent:
        \_named_begin: (work@prim_fifo_sync.gen_normal)
        |vpiRhs:
        \_operation: , line:18:41, endln:18:72
          |vpiParent:
          \_param_assign: , line:18:29, endln:18:72
          |vpiOpType:24
          |vpiOperand:
          \_sys_func_call: ($clog2), line:18:41, endln:18:54
            |vpiParent:
            \_operation: , line:18:41, endln:18:72
            |vpiArgument:
            \_ref_obj: (work@prim_fifo_sync.gen_normal.Depth), line:18:48, endln:18:53
              |vpiParent:
              \_sys_func_call: ($clog2), line:18:41, endln:18:54
              |vpiName:Depth
              |vpiFullName:work@prim_fifo_sync.gen_normal.Depth
            |vpiName:$clog2
          |vpiOperand:
          \_operation: , line:18:57, endln:18:72
            |vpiParent:
            \_operation: , line:18:41, endln:18:72
            |vpiOpType:8
            |vpiOperand:
            \_sys_func_call: ($clog2), line:18:59, endln:18:72
              |vpiParent:
              \_operation: , line:18:57, endln:18:72
              |vpiArgument:
              \_ref_obj: (work@prim_fifo_sync.gen_normal.Depth), line:18:66, endln:18:71
                |vpiParent:
                \_sys_func_call: ($clog2), line:18:59, endln:18:72
                |vpiName:Depth
                |vpiFullName:work@prim_fifo_sync.gen_normal.Depth
              |vpiName:$clog2
        |vpiLhs:
        \_parameter: (work@prim_fifo_sync.gen_normal.PTRV_W), line:18:29, endln:18:72
          |vpiParent:
          \_param_assign: , line:18:29, endln:18:72
          |vpiTypespec:
          \_ref_typespec: (work@prim_fifo_sync.gen_normal.PTRV_W)
            |vpiParent:
            \_parameter: (work@prim_fifo_sync.gen_normal.PTRV_W), line:18:29, endln:18:72
            |vpiFullName:work@prim_fifo_sync.gen_normal.PTRV_W
            |vpiActual:
            \_int_typespec: , line:18:16, endln:18:28
          |vpiLocalParam:1
          |vpiName:PTRV_W
          |vpiFullName:work@prim_fifo_sync.gen_normal.PTRV_W
|uhdmallModules:
\_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiParent:
  \_design: (work@socket_1n)
  |vpiFullName:work@socket_1n
  |vpiParameter:
  \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.N)
      |vpiParent:
      \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
      |vpiFullName:work@socket_1n.N
      |vpiActual:
      \_int_typespec: , line:39:13, endln:39:25
    |vpiName:N
    |vpiFullName:work@socket_1n.N
  |vpiParameter:
  \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.DReqDepth)
      |vpiParent:
      \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
      |vpiFullName:work@socket_1n.DReqDepth
      |vpiActual:
      \_bit_typespec: , line:40:13, endln:40:22
    |vpiName:DReqDepth
    |vpiFullName:work@socket_1n.DReqDepth
  |vpiParameter:
  \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.AA)
      |vpiParent:
      \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
      |vpiFullName:work@socket_1n.AA
      |vpiActual:
      \_bit_typespec: , line:41:13, endln:41:22
    |vpiName:AA
    |vpiFullName:work@socket_1n.AA
  |vpiParameter:
  \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.BB)
      |vpiParent:
      \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
      |vpiFullName:work@socket_1n.BB
      |vpiActual:
      \_bit_typespec: , line:42:13, endln:42:22
    |vpiName:BB
    |vpiFullName:work@socket_1n.BB
  |vpiParamAssign:
  \_param_assign: , line:39:27, endln:39:40
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_constant: , line:39:39, endln:39:40
      |vpiParent:
      \_param_assign: , line:39:27, endln:39:40
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@socket_1n)
        |vpiParent:
        \_constant: , line:39:39, endln:39:40
        |vpiFullName:work@socket_1n
        |vpiActual:
        \_int_typespec: , line:39:13, endln:39:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
  |vpiParamAssign:
  \_param_assign: , line:40:23, endln:40:44
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_operation: , line:40:35, endln:40:44
      |vpiParent:
      \_param_assign: , line:40:23, endln:40:44
      |vpiOpType:34
      |vpiOperand:
      \_ref_obj: (work@socket_1n.N), line:40:36, endln:40:37
        |vpiParent:
        \_operation: , line:40:35, endln:40:44
        |vpiName:N
        |vpiFullName:work@socket_1n.N
      |vpiOperand:
      \_operation: , line:40:37, endln:40:43
        |vpiParent:
        \_operation: , line:40:35, endln:40:44
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:40:38, endln:40:42
          |vpiDecompile:4'h2
          |vpiSize:4
          |HEX:2
          |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
  |vpiParamAssign:
  \_param_assign: , line:41:23, endln:41:41
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_operation: , line:41:28, endln:41:41
      |vpiParent:
      \_param_assign: , line:41:23, endln:41:41
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (work@socket_1n.DReqDepth), line:41:28, endln:41:37
        |vpiParent:
        \_operation: , line:41:28, endln:41:41
        |vpiName:DReqDepth
        |vpiFullName:work@socket_1n.DReqDepth
      |vpiOperand:
      \_constant: , line:41:40, endln:41:41
        |vpiParent:
        \_operation: , line:41:28, endln:41:41
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
  |vpiParamAssign:
  \_param_assign: , line:42:23, endln:42:45
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_indexed_part_select: DReqDepth (work@socket_1n.DReqDepth), line:42:28, endln:42:45
      |vpiParent:
      \_param_assign: , line:42:23, endln:42:45
      |vpiName:DReqDepth
      |vpiFullName:work@socket_1n.DReqDepth
      |vpiDefName:DReqDepth
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_operation: , line:42:38, endln:42:41
        |vpiParent:
        \_indexed_part_select: DReqDepth (work@socket_1n.DReqDepth), line:42:28, endln:42:45
        |vpiOpType:25
        |vpiOperand:
        \_constant: , line:42:38, endln:42:39
          |vpiParent:
          \_operation: , line:42:38, endln:42:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:42:40, endln:42:41
          |vpiParent:
          \_operation: , line:42:38, endln:42:41
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_constant: , line:42:43, endln:42:44
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
  |vpiDefName:work@socket_1n
  |vpiNet:
  \_logic_net: (work@socket_1n.i), line:44:23, endln:44:24
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiName:i
    |vpiFullName:work@socket_1n.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiForInitStmt:
    \_assign_stmt: , line:44:8, endln:44:20
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:44:19, endln:44:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@socket_1n.i), line:44:15, endln:44:16
        |vpiParent:
        \_assign_stmt: , line:44:8, endln:44:20
        |vpiTypespec:
        \_ref_typespec: (work@socket_1n.i)
          |vpiParent:
          \_int_var: (work@socket_1n.i), line:44:15, endln:44:16
          |vpiFullName:work@socket_1n.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@socket_1n.i
    |vpiCondition:
    \_operation: , line:44:23, endln:44:28
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@socket_1n.i), line:44:23, endln:44:24
        |vpiParent:
        \_operation: , line:44:23, endln:44:28
        |vpiName:i
        |vpiFullName:work@socket_1n.i
        |vpiActual:
        \_logic_net: (work@socket_1n.i), line:44:23, endln:44:24
      |vpiOperand:
      \_ref_obj: (work@socket_1n.N), line:44:27, endln:44:28
        |vpiParent:
        \_operation: , line:44:23, endln:44:28
        |vpiName:N
        |vpiFullName:work@socket_1n.N
    |vpiForIncStmt:
    \_operation: , line:44:31, endln:44:32
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@socket_1n.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@socket_1n.i
        |vpiActual:
        \_logic_net: (work@socket_1n.i), line:44:23, endln:44:24
    |vpiStmt:
    \_named_begin: (work@socket_1n.gen_dfifo)
      |vpiParent:
      \_gen_for: 
      |vpiName:gen_dfifo
      |vpiFullName:work@socket_1n.gen_dfifo
      |vpiStmt:
      \_ref_module: work@fifo_sync (fifo_d), line:47:7, endln:47:13
        |vpiParent:
        \_named_begin: (work@socket_1n.gen_dfifo)
        |vpiName:fifo_d
        |vpiDefName:work@fifo_sync
|uhdmtopModules:
\_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiName:work@socket_1n
  |vpiParameter:
  \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.N)
      |vpiParent:
      \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
      |vpiFullName:work@socket_1n.N
      |vpiActual:
      \_int_typespec: , line:39:13, endln:39:25
    |vpiName:N
    |vpiFullName:work@socket_1n.N
  |vpiParameter:
  \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.DReqDepth)
      |vpiParent:
      \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
      |vpiFullName:work@socket_1n.DReqDepth
      |vpiActual:
      \_bit_typespec: , line:40:13, endln:40:22
    |vpiName:DReqDepth
    |vpiFullName:work@socket_1n.DReqDepth
  |vpiParameter:
  \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.AA)
      |vpiParent:
      \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
      |vpiFullName:work@socket_1n.AA
      |vpiActual:
      \_bit_typespec: , line:41:13, endln:41:22
    |vpiName:AA
    |vpiFullName:work@socket_1n.AA
  |vpiParameter:
  \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_ref_typespec: (work@socket_1n.BB)
      |vpiParent:
      \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
      |vpiFullName:work@socket_1n.BB
      |vpiActual:
      \_bit_typespec: , line:42:13, endln:42:22
    |vpiName:BB
    |vpiFullName:work@socket_1n.BB
  |vpiParamAssign:
  \_param_assign: , line:39:27, endln:39:40
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_constant: , line:39:39, endln:39:40
      |vpiParent:
      \_param_assign: , line:39:27, endln:39:40
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@socket_1n)
        |vpiParent:
        \_constant: , line:39:39, endln:39:40
        |vpiFullName:work@socket_1n
        |vpiActual:
        \_int_typespec: , line:39:13, endln:39:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
  |vpiParamAssign:
  \_param_assign: , line:40:23, endln:40:44
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_constant: , line:40:35, endln:40:44
      |vpiParent:
      \_param_assign: , line:40:23, endln:40:44
      |vpiDecompile:8'b00100010
      |vpiSize:8
      |BIN:00100010
      |vpiTypespec:
      \_ref_typespec: (work@socket_1n)
        |vpiParent:
        \_constant: , line:40:35, endln:40:44
        |vpiFullName:work@socket_1n
        |vpiActual:
        \_logic_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
  |vpiParamAssign:
  \_param_assign: , line:41:23, endln:41:41
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_constant: , line:41:28, endln:41:41
      |vpiParent:
      \_param_assign: , line:41:23, endln:41:41
      |vpiDecompile:68
      |vpiSize:8
      |INT:68
      |vpiTypespec:
      \_ref_typespec: (work@socket_1n)
        |vpiParent:
        \_constant: , line:41:28, endln:41:41
        |vpiFullName:work@socket_1n
        |vpiActual:
        \_bit_typespec: , line:41:13, endln:41:22
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
  |vpiParamAssign:
  \_param_assign: , line:42:23, endln:42:45
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_constant: , line:42:28, endln:42:45
      |vpiParent:
      \_param_assign: , line:42:23, endln:42:45
      |vpiDecompile:4'b0010
      |vpiSize:4
      |BIN:0010
      |vpiTypespec:
      \_ref_typespec: (work@socket_1n)
        |vpiParent:
        \_constant: , line:42:28, endln:42:45
        |vpiFullName:work@socket_1n
        |vpiActual:
        \_bit_typespec: , line:42:13, endln:42:22
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
  |vpiDefName:work@socket_1n
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiName:gen_dfifo[0]
    |vpiFullName:work@socket_1n.gen_dfifo[0]
    |vpiGenScope:
    \_gen_scope: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
      |vpiParent:
      \_gen_scope_array: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
      |vpiFullName:work@socket_1n.gen_dfifo[0]
      |vpiParameter:
      \_parameter: (work@socket_1n.gen_dfifo[0].i), line:44:0
        |vpiParent:
        \_gen_scope: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@socket_1n.gen_dfifo[0].i)
          |vpiParent:
          \_parameter: (work@socket_1n.gen_dfifo[0].i), line:44:0
          |vpiFullName:work@socket_1n.gen_dfifo[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@socket_1n.gen_dfifo[0].i
      |vpiModule:
      \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
        |vpiParent:
        \_gen_scope: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
        |vpiName:fifo_d
        |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d
        |vpiParameter:
        \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
          |vpiParent:
          \_param_assign: , line:25:26, endln:25:38
          |UINT:6
          |vpiTypespec:
          \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth)
            |vpiParent:
            \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
            |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth
            |vpiActual:
            \_int_typespec: , line:25:13, endln:25:25
          |vpiName:ReqDepth
          |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth
        |vpiParamAssign:
        \_param_assign: , line:25:26, endln:25:38
          |vpiParent:
          \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:25:37, endln:25:38
            |vpiParent:
            \_param_assign: , line:25:26, endln:25:38
            |vpiDecompile:4'b0010
            |vpiSize:4
            |BIN:0010
            |vpiTypespec:
            \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d)
              |vpiParent:
              \_constant: , line:25:37, endln:25:38
              |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d
              |vpiActual:
              \_int_typespec: , line:25:13, endln:25:25
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
        |vpiDefName:work@fifo_sync
        |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
        |vpiDefLineNo:24
        |vpiModule:
        \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
          |vpiParent:
          \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
          |vpiName:reqfifo
          |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo
          |vpiParameter:
          \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:26, endln:3:41
            |UINT:4
            |vpiTypespec:
            \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth)
              |vpiParent:
              \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
              |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth
              |vpiActual:
              \_int_typespec: , line:3:13, endln:3:25
            |vpiName:Depth
            |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth
          |vpiParamAssign:
          \_param_assign: , line:3:26, endln:3:41
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiOverriden:1
            |vpiRhs:
            \_constant: , line:3:40, endln:3:41
              |vpiParent:
              \_param_assign: , line:3:26, endln:3:41
              |vpiDecompile:4'b0010
              |vpiSize:4
              |BIN:0010
              |vpiTypespec:
              \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo)
                |vpiParent:
                \_constant: , line:3:40, endln:3:41
                |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo
                |vpiActual:
                \_int_typespec: , line:3:13, endln:3:25
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
          |vpiDefName:work@prim_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
          |vpiDefLineNo:2
          |vpiInstance:
          \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
          |vpiGenScopeArray:
          \_gen_scope_array: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiName:gen_normal
            |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal
            |vpiGenScope:
            \_gen_scope: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
              |vpiParent:
              \_gen_scope_array: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
              |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal
              |vpiParameter:
              \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
                |vpiParent:
                \_param_assign: , line:18:29, endln:18:72
                |UINT:1
                |vpiTypespec:
                \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W)
                  |vpiParent:
                  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
                  |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W
                  |vpiActual:
                  \_int_typespec: , line:18:16, endln:18:28
                |vpiLocalParam:1
                |vpiName:PTRV_W
                |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W
              |vpiParamAssign:
              \_param_assign: , line:18:29, endln:18:72
                |vpiParent:
                \_gen_scope: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
                |vpiRhs:
                \_constant: , line:18:41, endln:18:72
                  |vpiParent:
                  \_param_assign: , line:18:29, endln:18:72
                  |vpiDecompile:1
                  |vpiSize:32
                  |UINT:1
                  |vpiTypespec:
                  \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal)
                    |vpiParent:
                    \_constant: , line:18:41, endln:18:72
                    |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal
                    |vpiActual:
                    \_int_typespec: , line:18:16, endln:18:28
                  |vpiConstType:9
                |vpiLhs:
                \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
  |vpiGenScopeArray:
  \_gen_scope_array: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
    |vpiParent:
    \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiName:gen_dfifo[1]
    |vpiFullName:work@socket_1n.gen_dfifo[1]
    |vpiGenScope:
    \_gen_scope: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
      |vpiParent:
      \_gen_scope_array: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
      |vpiFullName:work@socket_1n.gen_dfifo[1]
      |vpiParameter:
      \_parameter: (work@socket_1n.gen_dfifo[1].i), line:44:0
        |vpiParent:
        \_gen_scope: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@socket_1n.gen_dfifo[1].i)
          |vpiParent:
          \_parameter: (work@socket_1n.gen_dfifo[1].i), line:44:0
          |vpiFullName:work@socket_1n.gen_dfifo[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@socket_1n.gen_dfifo[1].i
      |vpiModule:
      \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
        |vpiParent:
        \_gen_scope: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
        |vpiName:fifo_d
        |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d
        |vpiParameter:
        \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
          |vpiParent:
          \_param_assign: , line:25:26, endln:25:38
          |UINT:6
          |vpiTypespec:
          \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth)
            |vpiParent:
            \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
            |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth
            |vpiActual:
            \_int_typespec: , line:25:13, endln:25:25
          |vpiName:ReqDepth
          |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth
        |vpiParamAssign:
        \_param_assign: , line:25:26, endln:25:38
          |vpiParent:
          \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:25:37, endln:25:38
            |vpiParent:
            \_param_assign: , line:25:26, endln:25:38
            |vpiDecompile:4'b0010
            |vpiSize:4
            |BIN:0010
            |vpiTypespec:
            \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d)
              |vpiParent:
              \_constant: , line:25:37, endln:25:38
              |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d
              |vpiActual:
              \_int_typespec: , line:25:13, endln:25:25
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
        |vpiDefName:work@fifo_sync
        |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
        |vpiDefLineNo:24
        |vpiModule:
        \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
          |vpiParent:
          \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
          |vpiName:reqfifo
          |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo
          |vpiParameter:
          \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:26, endln:3:41
            |UINT:4
            |vpiTypespec:
            \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth)
              |vpiParent:
              \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
              |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth
              |vpiActual:
              \_int_typespec: , line:3:13, endln:3:25
            |vpiName:Depth
            |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth
          |vpiParamAssign:
          \_param_assign: , line:3:26, endln:3:41
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiOverriden:1
            |vpiRhs:
            \_constant: , line:3:40, endln:3:41
              |vpiParent:
              \_param_assign: , line:3:26, endln:3:41
              |vpiDecompile:4'b0010
              |vpiSize:4
              |BIN:0010
              |vpiTypespec:
              \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo)
                |vpiParent:
                \_constant: , line:3:40, endln:3:41
                |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo
                |vpiActual:
                \_int_typespec: , line:3:13, endln:3:25
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
          |vpiDefName:work@prim_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
          |vpiDefLineNo:2
          |vpiInstance:
          \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
          |vpiGenScopeArray:
          \_gen_scope_array: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiName:gen_normal
            |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal
            |vpiGenScope:
            \_gen_scope: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
              |vpiParent:
              \_gen_scope_array: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
              |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal
              |vpiParameter:
              \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
                |vpiParent:
                \_param_assign: , line:18:29, endln:18:72
                |UINT:1
                |vpiTypespec:
                \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W)
                  |vpiParent:
                  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
                  |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W
                  |vpiActual:
                  \_int_typespec: , line:18:16, endln:18:28
                |vpiLocalParam:1
                |vpiName:PTRV_W
                |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W
              |vpiParamAssign:
              \_param_assign: , line:18:29, endln:18:72
                |vpiParent:
                \_gen_scope: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
                |vpiRhs:
                \_constant: , line:18:41, endln:18:72
                  |vpiParent:
                  \_param_assign: , line:18:29, endln:18:72
                  |vpiDecompile:1
                  |vpiSize:32
                  |UINT:1
                  |vpiTypespec:
                  \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal)
                    |vpiParent:
                    \_constant: , line:18:41, endln:18:72
                    |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal
                    |vpiActual:
                    \_int_typespec: , line:18:16, endln:18:28
                  |vpiConstType:9
                |vpiLhs:
                \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
|uhdmtopModules:
\_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiName:work@all_zero
  |vpiParameter:
  \_parameter: (work@all_zero.N), line:55:27, endln:55:28
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.N)
      |vpiParent:
      \_parameter: (work@all_zero.N), line:55:27, endln:55:28
      |vpiFullName:work@all_zero.N
      |vpiActual:
      \_int_typespec: , line:55:13, endln:55:25
    |vpiName:N
    |vpiFullName:work@all_zero.N
  |vpiParameter:
  \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.DReqDepth)
      |vpiParent:
      \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
      |vpiFullName:work@all_zero.DReqDepth
      |vpiActual:
      \_bit_typespec: , line:56:13, endln:56:22
    |vpiName:DReqDepth
    |vpiFullName:work@all_zero.DReqDepth
  |vpiParameter:
  \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.AA)
      |vpiParent:
      \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
      |vpiFullName:work@all_zero.AA
      |vpiActual:
      \_bit_typespec: , line:57:13, endln:57:22
    |vpiName:AA
    |vpiFullName:work@all_zero.AA
  |vpiParameter:
  \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_ref_typespec: (work@all_zero.BB)
      |vpiParent:
      \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
      |vpiFullName:work@all_zero.BB
      |vpiActual:
      \_bit_typespec: , line:58:13, endln:58:22
    |vpiName:BB
    |vpiFullName:work@all_zero.BB
  |vpiParamAssign:
  \_param_assign: , line:55:27, endln:55:40
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_constant: , line:55:39, endln:55:40
      |vpiParent:
      \_param_assign: , line:55:27, endln:55:40
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@all_zero)
        |vpiParent:
        \_constant: , line:55:39, endln:55:40
        |vpiFullName:work@all_zero
        |vpiActual:
        \_int_typespec: , line:55:13, endln:55:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@all_zero.N), line:55:27, endln:55:28
  |vpiParamAssign:
  \_param_assign: , line:56:23, endln:56:44
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_constant: , line:56:35, endln:56:44
      |vpiParent:
      \_param_assign: , line:56:23, endln:56:44
      |vpiDecompile:8'b00000000
      |vpiSize:8
      |BIN:00000000
      |vpiTypespec:
      \_ref_typespec: (work@all_zero)
        |vpiParent:
        \_constant: , line:56:35, endln:56:44
        |vpiFullName:work@all_zero
        |vpiActual:
        \_logic_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
  |vpiParamAssign:
  \_param_assign: , line:57:23, endln:57:41
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_constant: , line:57:28, endln:57:41
      |vpiParent:
      \_param_assign: , line:57:23, endln:57:41
      |vpiDecompile:0
      |vpiSize:8
      |INT:0
      |vpiTypespec:
      \_ref_typespec: (work@all_zero)
        |vpiParent:
        \_constant: , line:57:28, endln:57:41
        |vpiFullName:work@all_zero
        |vpiActual:
        \_bit_typespec: , line:57:13, endln:57:22
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
  |vpiParamAssign:
  \_param_assign: , line:58:23, endln:58:45
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_constant: , line:58:28, endln:58:45
      |vpiParent:
      \_param_assign: , line:58:23, endln:58:45
      |vpiDecompile:4'b0000
      |vpiSize:4
      |BIN:0000
      |vpiTypespec:
      \_ref_typespec: (work@all_zero)
        |vpiParent:
        \_constant: , line:58:28, endln:58:45
        |vpiFullName:work@all_zero
        |vpiActual:
        \_bit_typespec: , line:58:13, endln:58:22
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
  |vpiDefName:work@all_zero
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiName:gen_dfifo[0]
    |vpiFullName:work@all_zero.gen_dfifo[0]
    |vpiGenScope:
    \_gen_scope: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
      |vpiParent:
      \_gen_scope_array: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
      |vpiFullName:work@all_zero.gen_dfifo[0]
      |vpiParameter:
      \_parameter: (work@all_zero.gen_dfifo[0].i), line:60:0
        |vpiParent:
        \_gen_scope: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@all_zero.gen_dfifo[0].i)
          |vpiParent:
          \_parameter: (work@all_zero.gen_dfifo[0].i), line:60:0
          |vpiFullName:work@all_zero.gen_dfifo[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@all_zero.gen_dfifo[0].i
      |vpiModule:
      \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
        |vpiParent:
        \_gen_scope: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
        |vpiName:fifo_d
        |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d
        |vpiParameter:
        \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
          |vpiParent:
          \_param_assign: , line:25:26, endln:25:38
          |UINT:6
          |vpiTypespec:
          \_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth)
            |vpiParent:
            \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
            |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.ReqDepth
            |vpiActual:
            \_int_typespec: , line:25:13, endln:25:25
          |vpiName:ReqDepth
          |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.ReqDepth
        |vpiParamAssign:
        \_param_assign: , line:25:26, endln:25:38
          |vpiParent:
          \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:25:37, endln:25:38
            |vpiParent:
            \_param_assign: , line:25:26, endln:25:38
            |vpiDecompile:4'b0000
            |vpiSize:4
            |BIN:0000
            |vpiTypespec:
            \_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d)
              |vpiParent:
              \_constant: , line:25:37, endln:25:38
              |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d
              |vpiActual:
              \_int_typespec: , line:25:13, endln:25:25
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
        |vpiDefName:work@fifo_sync
        |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
        |vpiDefLineNo:24
        |vpiModule:
        \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
          |vpiParent:
          \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
          |vpiName:reqfifo
          |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo
          |vpiParameter:
          \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:26, endln:3:41
            |UINT:4
            |vpiTypespec:
            \_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth)
              |vpiParent:
              \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
              |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth
              |vpiActual:
              \_int_typespec: , line:3:13, endln:3:25
            |vpiName:Depth
            |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth
          |vpiParamAssign:
          \_param_assign: , line:3:26, endln:3:41
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiOverriden:1
            |vpiRhs:
            \_constant: , line:3:40, endln:3:41
              |vpiParent:
              \_param_assign: , line:3:26, endln:3:41
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo)
                |vpiParent:
                \_constant: , line:3:40, endln:3:41
                |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo
                |vpiActual:
                \_int_typespec: , line:3:13, endln:3:25
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
          |vpiDefName:work@prim_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
          |vpiDefLineNo:2
          |vpiInstance:
          \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
          |vpiGenScopeArray:
          \_gen_scope_array: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiName:gen_passthru
            |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru
            |vpiGenScope:
            \_gen_scope: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
              |vpiParent:
              \_gen_scope_array: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
              |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru
              |vpiContAssign:
              \_cont_assign: , line:11:12, endln:11:24
                |vpiParent:
                \_gen_scope: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
                |vpiRhs:
                \_constant: , line:11:20, endln:11:24
                  |vpiParent:
                  \_cont_assign: , line:11:12, endln:11:24
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru.depth), line:11:12, endln:11:17
                  |vpiParent:
                  \_cont_assign: , line:11:12, endln:11:24
                  |vpiName:depth
                  |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru.depth
  |vpiGenScopeArray:
  \_gen_scope_array: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
    |vpiParent:
    \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiName:gen_dfifo[1]
    |vpiFullName:work@all_zero.gen_dfifo[1]
    |vpiGenScope:
    \_gen_scope: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
      |vpiParent:
      \_gen_scope_array: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
      |vpiFullName:work@all_zero.gen_dfifo[1]
      |vpiParameter:
      \_parameter: (work@all_zero.gen_dfifo[1].i), line:60:0
        |vpiParent:
        \_gen_scope: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@all_zero.gen_dfifo[1].i)
          |vpiParent:
          \_parameter: (work@all_zero.gen_dfifo[1].i), line:60:0
          |vpiFullName:work@all_zero.gen_dfifo[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@all_zero.gen_dfifo[1].i
      |vpiModule:
      \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
        |vpiParent:
        \_gen_scope: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
        |vpiName:fifo_d
        |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d
        |vpiParameter:
        \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
          |vpiParent:
          \_param_assign: , line:25:26, endln:25:38
          |UINT:6
          |vpiTypespec:
          \_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth)
            |vpiParent:
            \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
            |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.ReqDepth
            |vpiActual:
            \_int_typespec: , line:25:13, endln:25:25
          |vpiName:ReqDepth
          |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.ReqDepth
        |vpiParamAssign:
        \_param_assign: , line:25:26, endln:25:38
          |vpiParent:
          \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:25:37, endln:25:38
            |vpiParent:
            \_param_assign: , line:25:26, endln:25:38
            |vpiDecompile:4'b0000
            |vpiSize:4
            |BIN:0000
            |vpiTypespec:
            \_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d)
              |vpiParent:
              \_constant: , line:25:37, endln:25:38
              |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d
              |vpiActual:
              \_int_typespec: , line:25:13, endln:25:25
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
        |vpiDefName:work@fifo_sync
        |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
        |vpiDefLineNo:24
        |vpiModule:
        \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
          |vpiParent:
          \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
          |vpiName:reqfifo
          |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo
          |vpiParameter:
          \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:26, endln:3:41
            |UINT:4
            |vpiTypespec:
            \_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth)
              |vpiParent:
              \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
              |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth
              |vpiActual:
              \_int_typespec: , line:3:13, endln:3:25
            |vpiName:Depth
            |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth
          |vpiParamAssign:
          \_param_assign: , line:3:26, endln:3:41
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiOverriden:1
            |vpiRhs:
            \_constant: , line:3:40, endln:3:41
              |vpiParent:
              \_param_assign: , line:3:26, endln:3:41
              |vpiDecompile:4'b0000
              |vpiSize:4
              |BIN:0000
              |vpiTypespec:
              \_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo)
                |vpiParent:
                \_constant: , line:3:40, endln:3:41
                |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo
                |vpiActual:
                \_int_typespec: , line:3:13, endln:3:25
              |vpiConstType:3
            |vpiLhs:
            \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
          |vpiDefName:work@prim_fifo_sync
          |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
          |vpiDefLineNo:2
          |vpiInstance:
          \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
          |vpiGenScopeArray:
          \_gen_scope_array: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
            |vpiParent:
            \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
            |vpiName:gen_passthru
            |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru
            |vpiGenScope:
            \_gen_scope: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
              |vpiParent:
              \_gen_scope_array: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
              |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru
              |vpiContAssign:
              \_cont_assign: , line:11:12, endln:11:24
                |vpiParent:
                \_gen_scope: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
                |vpiRhs:
                \_constant: , line:11:20, endln:11:24
                  |vpiParent:
                  \_cont_assign: , line:11:12, endln:11:24
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru.depth), line:11:12, endln:11:17
                  |vpiParent:
                  \_cont_assign: , line:11:12, endln:11:24
                  |vpiName:depth
                  |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru.depth
\_weaklyReferenced:
\_int_typespec: , line:55:13, endln:55:25
  |vpiParent:
  \_parameter: (work@all_zero.N), line:55:27, endln:55:28
\_bit_typespec: , line:56:13, endln:56:22
  |vpiParent:
  \_parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:32
  |vpiRange:
  \_range: , line:56:17, endln:56:22
    |vpiParent:
    \_bit_typespec: , line:56:13, endln:56:22
    |vpiLeftRange:
    \_constant: , line:56:18, endln:56:19
      |vpiParent:
      \_range: , line:56:17, endln:56:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:20, endln:56:21
      |vpiParent:
      \_range: , line:56:17, endln:56:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:57:13, endln:57:22
  |vpiParent:
  \_parameter: (work@all_zero.AA), line:57:23, endln:57:25
  |vpiRange:
  \_range: , line:57:17, endln:57:22
    |vpiParent:
    \_bit_typespec: , line:57:13, endln:57:22
    |vpiLeftRange:
    \_constant: , line:57:18, endln:57:19
      |vpiParent:
      \_range: , line:57:17, endln:57:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:20, endln:57:21
      |vpiParent:
      \_range: , line:57:17, endln:57:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:58:13, endln:58:22
  |vpiParent:
  \_parameter: (work@all_zero.BB), line:58:23, endln:58:25
  |vpiRange:
  \_range: , line:58:17, endln:58:22
    |vpiParent:
    \_bit_typespec: , line:58:13, endln:58:22
    |vpiLeftRange:
    \_constant: , line:58:18, endln:58:19
      |vpiParent:
      \_range: , line:58:17, endln:58:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:20, endln:58:21
      |vpiParent:
      \_range: , line:58:17, endln:58:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:25:13, endln:25:25
  |vpiParent:
  \_parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:34
\_int_typespec: , line:3:13, endln:3:25
  |vpiParent:
  \_parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:31
\_int_typespec: , line:18:16, endln:18:28
\_int_typespec: , line:39:13, endln:39:25
  |vpiParent:
  \_parameter: (work@socket_1n.N), line:39:27, endln:39:28
\_bit_typespec: , line:40:13, endln:40:22
  |vpiParent:
  \_parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:32
  |vpiRange:
  \_range: , line:40:17, endln:40:22
    |vpiParent:
    \_bit_typespec: , line:40:13, endln:40:22
    |vpiLeftRange:
    \_constant: , line:40:18, endln:40:19
      |vpiParent:
      \_range: , line:40:17, endln:40:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:20, endln:40:21
      |vpiParent:
      \_range: , line:40:17, endln:40:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:41:13, endln:41:22
  |vpiParent:
  \_parameter: (work@socket_1n.AA), line:41:23, endln:41:25
  |vpiRange:
  \_range: , line:41:17, endln:41:22
    |vpiParent:
    \_bit_typespec: , line:41:13, endln:41:22
    |vpiLeftRange:
    \_constant: , line:41:18, endln:41:19
      |vpiParent:
      \_range: , line:41:17, endln:41:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:20, endln:41:21
      |vpiParent:
      \_range: , line:41:17, endln:41:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:42:13, endln:42:22
  |vpiParent:
  \_parameter: (work@socket_1n.BB), line:42:23, endln:42:25
  |vpiRange:
  \_range: , line:42:17, endln:42:22
    |vpiParent:
    \_bit_typespec: , line:42:13, endln:42:22
    |vpiLeftRange:
    \_constant: , line:42:18, endln:42:19
      |vpiParent:
      \_range: , line:42:17, endln:42:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:20, endln:42:21
      |vpiParent:
      \_range: , line:42:17, endln:42:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_function: (work@mailbox::new), line:3:5, endln:4:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiName:new
  |vpiFullName:work@mailbox::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@mailbox::new), line:3:23, endln:3:28
  |vpiIODecl:
  \_io_decl: (bound), line:3:23, endln:3:28
    |vpiParent:
    \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiDirection:1
    |vpiName:bound
    |vpiExpr:
    \_constant: , line:3:31, endln:3:32
    |vpiTypedef:
    \_ref_typespec: (work@mailbox::new::bound)
      |vpiParent:
      \_io_decl: (bound), line:3:23, endln:3:28
      |vpiFullName:work@mailbox::new::bound
      |vpiActual:
      \_int_typespec: , line:3:19, endln:3:22
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_function: (work@mailbox::num), line:6:5, endln:7:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiName:num
  |vpiFullName:work@mailbox::num
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::num), line:6:14, endln:6:17
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_function: (work@mailbox::try_put), line:12:5, endln:13:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_put
  |vpiFullName:work@mailbox::try_put
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_logic_var: (work@mailbox::try_put)
  |vpiIODecl:
  \_io_decl: (message), line:12:23, endln:12:30
    |vpiParent:
    \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiDirection:1
    |vpiName:message
\_function: (work@mailbox::try_get), line:18:5, endln:19:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_get
  |vpiFullName:work@mailbox::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
  |vpiIODecl:
  \_io_decl: (message), line:18:31, endln:18:38
    |vpiParent:
    \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_function: (work@mailbox::try_peek), line:24:5, endln:25:16
  |vpiParent:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiName:try_peek
  |vpiFullName:work@mailbox::try_peek
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
  |vpiIODecl:
  \_io_decl: (message), line:24:31, endln:24:38
    |vpiParent:
    \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiDirection:6
    |vpiName:message
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_enum_typespec: (state), line:32:5, endln:32:74
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
  |vpiName:state
  |vpiEnumConst:
  \_enum_const: (FINISHED), line:32:20, endln:32:28
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:FINISHED
    |INT:0
    |vpiDecompile:0
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (RUNNING), line:32:30, endln:32:37
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:RUNNING
    |INT:1
    |vpiDecompile:1
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (WAITING), line:32:39, endln:32:46
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:WAITING
    |INT:2
    |vpiDecompile:2
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (SUSPENDED), line:32:48, endln:32:57
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:SUSPENDED
    |INT:3
    |vpiDecompile:3
    |vpiSize:64
  |vpiEnumConst:
  \_enum_const: (KILLED), line:32:59, endln:32:65
    |vpiParent:
    \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiName:KILLED
    |INT:4
    |vpiDecompile:4
    |vpiSize:64
\_function: (work@process::self), line:34:5, endln:34:11
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
  |vpiName:self
  |vpiFullName:work@process::self
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_class_var: (work@process::self), line:34:21, endln:34:28
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
\_function: (work@process::status), line:37:5, endln:38:16
  |vpiParent:
  \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
  |vpiName:status
  |vpiFullName:work@process::status
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_enum_var: (work@process::status), line:37:14, endln:37:19
\_function: (work@semaphore::new), line:57:5, endln:58:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
  |vpiName:new
  |vpiFullName:work@semaphore::new
  |vpiMethod:1
  |vpiReturn:
  \_class_var: (work@semaphore::new), line:57:22, endln:57:30
  |vpiIODecl:
  \_io_decl: (keyCount), line:57:22, endln:57:30
    |vpiParent:
    \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:57:33, endln:57:34
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::new::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiFullName:work@semaphore::new::keyCount
      |vpiActual:
      \_int_typespec: , line:57:18, endln:57:21
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_function: (work@semaphore::try_get), line:66:5, endln:67:16
  |vpiParent:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
  |vpiName:try_get
  |vpiFullName:work@semaphore::try_get
  |vpiMethod:1
  |vpiVisibility:1
  |vpiReturn:
  \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
  |vpiIODecl:
  \_io_decl: (keyCount), line:66:30, endln:66:38
    |vpiParent:
    \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiDirection:1
    |vpiName:keyCount
    |vpiExpr:
    \_constant: , line:66:41, endln:66:42
    |vpiTypedef:
    \_ref_typespec: (work@semaphore::try_get::keyCount)
      |vpiParent:
      \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiFullName:work@semaphore::try_get::keyCount
      |vpiActual:
      \_int_typespec: , line:66:26, endln:66:29
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_param_assign: , line:25:26, endln:25:38
  |vpiParent:
  \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:25:37, endln:25:38
  |vpiLhs:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
\_param_assign: , line:3:26, endln:3:41
  |vpiParent:
  \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:40, endln:3:41
  |vpiLhs:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
\_int_typespec: , line:18:16, endln:18:28
  |vpiParent:
  \_parameter: (PTRV_W), line:18:29, endln:18:35
\_parameter: (PTRV_W), line:18:29, endln:18:35
  |vpiParent:
  \_param_assign: , line:18:29, endln:18:72
  |UINT:1
  |vpiTypespec:
  \_ref_typespec: (PTRV_W)
    |vpiParent:
    \_parameter: (PTRV_W), line:18:29, endln:18:35
    |vpiFullName:PTRV_W
    |vpiActual:
    \_int_typespec: , line:18:16, endln:18:28
  |vpiLocalParam:1
  |vpiName:PTRV_W
\_param_assign: , line:18:29, endln:18:72
  |vpiRhs:
  \_constant: , line:18:41, endln:18:54
    |vpiParent:
    \_param_assign: , line:18:29, endln:18:72
    |vpiDecompile:1
    |vpiSize:32
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: 
      |vpiParent:
      \_constant: , line:18:41, endln:18:54
      |vpiActual:
      \_int_typespec: , line:18:16, endln:18:28
    |vpiConstType:9
  |vpiLhs:
  \_parameter: (PTRV_W), line:18:29, endln:18:35
\_param_assign: , line:18:29, endln:18:72
  |vpiParent:
  \_gen_scope: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
  |vpiRhs:
  \_constant: , line:18:41, endln:18:72
  |vpiLhs:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
\_logic_typespec: 
  |vpiRange:
  \_range: 
    |vpiParent:
    \_logic_typespec: 
    |vpiLeftRange:
    \_constant: 
      |UINT:7
    |vpiRightRange:
    \_constant: 
      |UINT:0
\_param_assign: , line:25:26, endln:25:38
  |vpiParent:
  \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:25:37, endln:25:38
  |vpiLhs:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
\_param_assign: , line:3:26, endln:3:41
  |vpiParent:
  \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:40, endln:3:41
  |vpiLhs:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
\_int_typespec: , line:18:16, endln:18:28
  |vpiParent:
  \_parameter: (PTRV_W), line:18:29, endln:18:35
\_parameter: (PTRV_W), line:18:29, endln:18:35
  |vpiParent:
  \_param_assign: , line:18:29, endln:18:72
  |UINT:1
  |vpiTypespec:
  \_ref_typespec: (PTRV_W)
    |vpiParent:
    \_parameter: (PTRV_W), line:18:29, endln:18:35
    |vpiFullName:PTRV_W
    |vpiActual:
    \_int_typespec: , line:18:16, endln:18:28
  |vpiLocalParam:1
  |vpiName:PTRV_W
\_param_assign: , line:18:29, endln:18:72
  |vpiRhs:
  \_constant: , line:18:41, endln:18:54
    |vpiParent:
    \_param_assign: , line:18:29, endln:18:72
    |vpiDecompile:1
    |vpiSize:32
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: 
      |vpiParent:
      \_constant: , line:18:41, endln:18:54
      |vpiActual:
      \_int_typespec: , line:18:16, endln:18:28
    |vpiConstType:9
  |vpiLhs:
  \_parameter: (PTRV_W), line:18:29, endln:18:35
\_param_assign: , line:18:29, endln:18:72
  |vpiParent:
  \_gen_scope: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
  |vpiRhs:
  \_constant: , line:18:41, endln:18:72
  |vpiLhs:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
\_param_assign: , line:25:26, endln:25:38
  |vpiParent:
  \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:25:37, endln:25:38
  |vpiLhs:
  \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
\_param_assign: , line:3:26, endln:3:41
  |vpiParent:
  \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:40, endln:3:41
  |vpiLhs:
  \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
\_logic_typespec: 
  |vpiRange:
  \_range: 
    |vpiParent:
    \_logic_typespec: 
    |vpiLeftRange:
    \_constant: 
      |UINT:7
    |vpiRightRange:
    \_constant: 
      |UINT:0
\_param_assign: , line:25:26, endln:25:38
  |vpiParent:
  \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:25:37, endln:25:38
  |vpiLhs:
  \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
\_param_assign: , line:3:26, endln:3:41
  |vpiParent:
  \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:40, endln:3:41
  |vpiLhs:
  \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
\_int_typespec: , line:39:13, endln:39:25
  |vpiParent:
  \_ref_typespec: (work@socket_1n.N)
\_bit_typespec: , line:40:13, endln:40:22
  |vpiParent:
  \_ref_typespec: (work@socket_1n.DReqDepth)
  |vpiRange:
  \_range: , line:40:17, endln:40:22
    |vpiParent:
    \_bit_typespec: , line:40:13, endln:40:22
    |vpiLeftRange:
    \_constant: , line:40:18, endln:40:19
      |vpiParent:
      \_range: , line:40:17, endln:40:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:20, endln:40:21
      |vpiParent:
      \_range: , line:40:17, endln:40:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:41:13, endln:41:22
  |vpiParent:
  \_ref_typespec: (work@socket_1n.AA)
  |vpiRange:
  \_range: , line:41:17, endln:41:22
    |vpiParent:
    \_bit_typespec: , line:41:13, endln:41:22
    |vpiLeftRange:
    \_constant: , line:41:18, endln:41:19
      |vpiParent:
      \_range: , line:41:17, endln:41:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:20, endln:41:21
      |vpiParent:
      \_range: , line:41:17, endln:41:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:42:13, endln:42:22
  |vpiParent:
  \_ref_typespec: (work@socket_1n.BB)
  |vpiRange:
  \_range: , line:42:17, endln:42:22
    |vpiParent:
    \_bit_typespec: , line:42:13, endln:42:22
    |vpiLeftRange:
    \_constant: , line:42:18, endln:42:19
      |vpiParent:
      \_range: , line:42:17, endln:42:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:20, endln:42:21
      |vpiParent:
      \_range: , line:42:17, endln:42:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
\_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
  |vpiParent:
  \_gen_scope: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
  |vpiName:fifo_d
  |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d
  |vpiParameter:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:38
  |vpiDefName:work@fifo_sync
  |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
  |vpiDefLineNo:24
  |vpiModule:
  \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
    |vpiParent:
    \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
    |vpiName:reqfifo
    |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo
    |vpiParameter:
    \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
    |vpiParamAssign:
    \_param_assign: , line:3:26, endln:3:41
    |vpiDefName:work@prim_fifo_sync
    |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
    |vpiGenScopeArray:
    \_gen_scope_array: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
      |vpiParent:
      \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
      |vpiName:gen_normal
      |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal
      |vpiGenScope:
      \_gen_scope: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
        |vpiParent:
        \_gen_scope_array: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
        |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal
        |vpiParameter:
        \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
        |vpiParamAssign:
        \_param_assign: , line:18:29, endln:18:72
\_gen_scope: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
  |vpiParent:
  \_gen_scope_array: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
  |vpiFullName:work@socket_1n.gen_dfifo[0]
  |vpiParameter:
  \_parameter: (work@socket_1n.gen_dfifo[0].i), line:44:0
  |vpiModule:
  \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
\_gen_scope_array: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
  |vpiParent:
  \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiName:gen_dfifo[0]
  |vpiFullName:work@socket_1n.gen_dfifo[0]
  |vpiGenScope:
  \_gen_scope: (work@socket_1n.gen_dfifo[0]), line:44:36, endln:48:6
\_int_typespec: , line:25:13, endln:25:25
  |vpiParent:
  \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth)
\_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth)
  |vpiParent:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.ReqDepth
  |vpiActual:
  \_int_typespec: , line:25:13, endln:25:25
\_int_typespec: , line:3:13, endln:3:25
  |vpiParent:
  \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth)
\_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth)
  |vpiParent:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
  |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.Depth
  |vpiActual:
  \_int_typespec: , line:3:13, endln:3:25
\_int_typespec: , line:18:16, endln:18:28
  |vpiParent:
  \_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W)
\_ref_typespec: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W)
  |vpiParent:
  \_parameter: (work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
  |vpiFullName:work@socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal.PTRV_W
  |vpiActual:
  \_int_typespec: , line:18:16, endln:18:28
\_int_typespec: 
\_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
  |vpiParent:
  \_gen_scope: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
  |vpiName:fifo_d
  |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d
  |vpiParameter:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:38
  |vpiDefName:work@fifo_sync
  |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
  |vpiDefLineNo:24
  |vpiModule:
  \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
    |vpiParent:
    \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
    |vpiName:reqfifo
    |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo
    |vpiParameter:
    \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
    |vpiParamAssign:
    \_param_assign: , line:3:26, endln:3:41
    |vpiDefName:work@prim_fifo_sync
    |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
    |vpiGenScopeArray:
    \_gen_scope_array: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
      |vpiParent:
      \_module_inst: work@prim_fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
      |vpiName:gen_normal
      |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal
      |vpiGenScope:
      \_gen_scope: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
        |vpiParent:
        \_gen_scope_array: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal), line:15:12, endln:20:6
        |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal
        |vpiParameter:
        \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
        |vpiParamAssign:
        \_param_assign: , line:18:29, endln:18:72
\_gen_scope: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
  |vpiParent:
  \_gen_scope_array: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
  |vpiFullName:work@socket_1n.gen_dfifo[1]
  |vpiParameter:
  \_parameter: (work@socket_1n.gen_dfifo[1].i), line:44:0
  |vpiModule:
  \_module_inst: work@fifo_sync (work@socket_1n.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:45:5, endln:47:17
\_gen_scope_array: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
  |vpiParent:
  \_module_inst: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiName:gen_dfifo[1]
  |vpiFullName:work@socket_1n.gen_dfifo[1]
  |vpiGenScope:
  \_gen_scope: (work@socket_1n.gen_dfifo[1]), line:44:36, endln:48:6
\_int_typespec: , line:25:13, endln:25:25
  |vpiParent:
  \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth)
\_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth)
  |vpiParent:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.ReqDepth
  |vpiActual:
  \_int_typespec: , line:25:13, endln:25:25
\_int_typespec: , line:3:13, endln:3:25
  |vpiParent:
  \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth)
\_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth)
  |vpiParent:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
  |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.Depth
  |vpiActual:
  \_int_typespec: , line:3:13, endln:3:25
\_int_typespec: , line:18:16, endln:18:28
  |vpiParent:
  \_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W)
\_ref_typespec: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W)
  |vpiParent:
  \_parameter: (work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W), line:18:29, endln:18:35
  |vpiFullName:work@socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal.PTRV_W
  |vpiActual:
  \_int_typespec: , line:18:16, endln:18:28
\_int_typespec: 
\_int_typespec: , line:55:13, endln:55:25
  |vpiParent:
  \_ref_typespec: (work@all_zero.N)
\_bit_typespec: , line:56:13, endln:56:22
  |vpiParent:
  \_ref_typespec: (work@all_zero.DReqDepth)
  |vpiRange:
  \_range: , line:56:17, endln:56:22
    |vpiParent:
    \_bit_typespec: , line:56:13, endln:56:22
    |vpiLeftRange:
    \_constant: , line:56:18, endln:56:19
      |vpiParent:
      \_range: , line:56:17, endln:56:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:20, endln:56:21
      |vpiParent:
      \_range: , line:56:17, endln:56:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:57:13, endln:57:22
  |vpiParent:
  \_ref_typespec: (work@all_zero.AA)
  |vpiRange:
  \_range: , line:57:17, endln:57:22
    |vpiParent:
    \_bit_typespec: , line:57:13, endln:57:22
    |vpiLeftRange:
    \_constant: , line:57:18, endln:57:19
      |vpiParent:
      \_range: , line:57:17, endln:57:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:20, endln:57:21
      |vpiParent:
      \_range: , line:57:17, endln:57:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:58:13, endln:58:22
  |vpiParent:
  \_ref_typespec: (work@all_zero.BB)
  |vpiRange:
  \_range: , line:58:17, endln:58:22
    |vpiParent:
    \_bit_typespec: , line:58:13, endln:58:22
    |vpiLeftRange:
    \_constant: , line:58:18, endln:58:19
      |vpiParent:
      \_range: , line:58:17, endln:58:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:20, endln:58:21
      |vpiParent:
      \_range: , line:58:17, endln:58:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
\_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
  |vpiParent:
  \_gen_scope: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
  |vpiName:fifo_d
  |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d
  |vpiParameter:
  \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:38
  |vpiDefName:work@fifo_sync
  |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
  |vpiDefLineNo:24
  |vpiModule:
  \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
    |vpiParent:
    \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
    |vpiName:reqfifo
    |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo
    |vpiParameter:
    \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
    |vpiParamAssign:
    \_param_assign: , line:3:26, endln:3:41
    |vpiDefName:work@prim_fifo_sync
    |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
    |vpiGenScopeArray:
    \_gen_scope_array: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
      |vpiParent:
      \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[0].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
      |vpiName:gen_passthru
      |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru
      |vpiGenScope:
      \_gen_scope: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
        |vpiParent:
        \_gen_scope_array: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
        |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru
        |vpiContAssign:
        \_cont_assign: , line:11:12, endln:11:24
          |vpiParent:
          \_gen_scope: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
          |vpiRhs:
          \_constant: , line:11:20, endln:11:24
          |vpiLhs:
          \_ref_obj: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru.depth), line:11:12, endln:11:17
            |vpiParent:
            \_cont_assign: , line:11:12, endln:11:24
            |vpiName:depth
            |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.gen_passthru.depth
\_gen_scope: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
  |vpiParent:
  \_gen_scope_array: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
  |vpiFullName:work@all_zero.gen_dfifo[0]
  |vpiParameter:
  \_parameter: (work@all_zero.gen_dfifo[0].i), line:60:0
  |vpiModule:
  \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[0].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
\_gen_scope_array: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
  |vpiParent:
  \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiName:gen_dfifo[0]
  |vpiFullName:work@all_zero.gen_dfifo[0]
  |vpiGenScope:
  \_gen_scope: (work@all_zero.gen_dfifo[0]), line:60:36, endln:64:6
\_int_typespec: , line:25:13, endln:25:25
  |vpiParent:
  \_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth)
\_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth)
  |vpiParent:
  \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.ReqDepth
  |vpiActual:
  \_int_typespec: , line:25:13, endln:25:25
\_int_typespec: , line:3:13, endln:3:25
  |vpiParent:
  \_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth)
\_ref_typespec: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth)
  |vpiParent:
  \_parameter: (work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
  |vpiFullName:work@all_zero.gen_dfifo[0].fifo_d.reqfifo.Depth
  |vpiActual:
  \_int_typespec: , line:3:13, endln:3:25
\_int_typespec: 
\_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
  |vpiParent:
  \_gen_scope: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
  |vpiName:fifo_d
  |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d
  |vpiParameter:
  \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:38
  |vpiDefName:work@fifo_sync
  |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
  |vpiDefLineNo:24
  |vpiModule:
  \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
    |vpiParent:
    \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
    |vpiName:reqfifo
    |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo
    |vpiParameter:
    \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
    |vpiParamAssign:
    \_param_assign: , line:3:26, endln:3:41
    |vpiDefName:work@prim_fifo_sync
    |vpiDefFile:${SURELOG_DIR}/tests/ElabCParam/dut.sv
    |vpiDefLineNo:2
    |vpiInstance:
    \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
    |vpiGenScopeArray:
    \_gen_scope_array: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
      |vpiParent:
      \_module_inst: work@prim_fifo_sync (work@all_zero.gen_dfifo[1].fifo_d.reqfifo), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:30:3, endln:30:49
      |vpiName:gen_passthru
      |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru
      |vpiGenScope:
      \_gen_scope: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
        |vpiParent:
        \_gen_scope_array: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
        |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru
        |vpiContAssign:
        \_cont_assign: , line:11:12, endln:11:24
          |vpiParent:
          \_gen_scope: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru), line:8:19, endln:15:6
          |vpiRhs:
          \_constant: , line:11:20, endln:11:24
          |vpiLhs:
          \_ref_obj: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru.depth), line:11:12, endln:11:17
            |vpiParent:
            \_cont_assign: , line:11:12, endln:11:24
            |vpiName:depth
            |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.gen_passthru.depth
\_gen_scope: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
  |vpiParent:
  \_gen_scope_array: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
  |vpiFullName:work@all_zero.gen_dfifo[1]
  |vpiParameter:
  \_parameter: (work@all_zero.gen_dfifo[1].i), line:60:0
  |vpiModule:
  \_module_inst: work@fifo_sync (work@all_zero.gen_dfifo[1].fifo_d), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:61:5, endln:63:17
\_gen_scope_array: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
  |vpiParent:
  \_module_inst: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiName:gen_dfifo[1]
  |vpiFullName:work@all_zero.gen_dfifo[1]
  |vpiGenScope:
  \_gen_scope: (work@all_zero.gen_dfifo[1]), line:60:36, endln:64:6
\_int_typespec: , line:25:13, endln:25:25
  |vpiParent:
  \_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth)
\_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth)
  |vpiParent:
  \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.ReqDepth), line:25:26, endln:25:34
  |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.ReqDepth
  |vpiActual:
  \_int_typespec: , line:25:13, endln:25:25
\_int_typespec: , line:3:13, endln:3:25
  |vpiParent:
  \_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth)
\_ref_typespec: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth)
  |vpiParent:
  \_parameter: (work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth), line:3:26, endln:3:31
  |vpiFullName:work@all_zero.gen_dfifo[1].fifo_d.reqfifo.Depth
  |vpiActual:
  \_int_typespec: , line:3:13, endln:3:25
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/ElabCParam/builtin.sv | ${SURELOG_DIR}/build/regression/ElabCParam/roundtrip/builtin_000.sv | 0 | 0 |
[roundtrip]: ${SURELOG_DIR}/tests/ElabCParam/dut.sv     | ${SURELOG_DIR}/build/regression/ElabCParam/roundtrip/dut_000.sv     | 28 | 67 |
============================== End RoundTrip Results ==============================
