m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Work/Codes/FPGALearning/flip_flop/quartus_prj/simulation/modelsim
T_opt
!s110 1719473177
V1NV_B;dFlKSQTZ^IDW:6h2
04 12 4 work tb_flip_flop fast 0
=1-08bfb8749d21-667d1419-e-46b8
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vflip_flop
Z1 !s110 1719473176
!i10b 1
!s100 V`N=:bLAID1K;SjK8;MMk3
I91aoETI[YBLfUEc`Ied_:0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1719472774
8C:/Work/Codes/FPGALearning/flip_flop/rtl/flip_flop.v
FC:/Work/Codes/FPGALearning/flip_flop/rtl/flip_flop.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1719473176.707000
!s107 C:/Work/Codes/FPGALearning/flip_flop/rtl/flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Work/Codes/FPGALearning/flip_flop/rtl|C:/Work/Codes/FPGALearning/flip_flop/rtl/flip_flop.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Work/Codes/FPGALearning/flip_flop/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_flip_flop
R1
!i10b 1
!s100 JS77MUdmVbnM@mn66?Q;l3
I[O=E[De;h108RiK`a^lKB0
R2
R0
w1719473130
8C:/Work/Codes/FPGALearning/flip_flop/quartus_prj/../sim/tb_flip_flop.v
FC:/Work/Codes/FPGALearning/flip_flop/quartus_prj/../sim/tb_flip_flop.v
L0 3
R3
r1
!s85 0
31
!s108 1719473176.748000
!s107 C:/Work/Codes/FPGALearning/flip_flop/quartus_prj/../sim/tb_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Work/Codes/FPGALearning/flip_flop/quartus_prj/../sim|C:/Work/Codes/FPGALearning/flip_flop/quartus_prj/../sim/tb_flip_flop.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Work/Codes/FPGALearning/flip_flop/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
