// Seed: 1569872276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3,
    output tri1 id_4
);
  always @((id_3) == id_2 or posedge id_1) id_4 = 1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wor id_7;
  wire id_8, id_9;
  assign id_7 = id_3;
endmodule
