// Seed: 1550753841
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input  wire  _id_0,
    output logic id_1
);
  always @(posedge id_0 == id_0 or posedge id_0) id_1 = id_0;
  module_0 modCall_1 ();
  logic [-1 'b0 : id_0] id_3;
endmodule
module module_2 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  output wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  assign id_3 = id_2[id_4];
  assign id_5 = id_5;
  genvar id_6;
  logic id_7;
  module_0 modCall_1 ();
endmodule
