<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#message" style=" font-size: 16px;">Message</a></li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 01 22:06:17 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>wts_for_cartridge</td>
</tr>
<tr>
<td class="label">Design Language:</td>
<td>verilog</td>
</tr>
<tr>
<td class="label">Series:</td>
<td>GW1N</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW1N-4</td>
</tr>
<tr>
<td class="label">Package:</td>
<td>LQFP100</td>
</tr>
<tr>
<td class="label">Speed Grade:</td>
<td>6</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>IOPORT Usage:</b></td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>IOBUF Usage:</b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>1456</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>106</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1300</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>1799</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>121</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>929</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>749</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>68</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP Usage:</b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>2</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW1N-4-LQFP100
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>1871(1803 LUTs, 68 ALUs) / 4608</td>
<td>41%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>1456 / 3642</td>
<td>40%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>2 / 10</td>
<td>20%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>1 / (4*2)</td>
<td>13%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>wts_for_cartridge</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp-18.259<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>-18.259</td>
<td>100.0 MHz</td>
<td>35.4 MHz</td>
<td>10.000</td>
<td>28.259</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>-18.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>29.004</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_register/reg_noise_sel_a0[0]_ins12214</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[6]_ins12104</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1462</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0]_ins12214 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0]_ins12214 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0]_ins16663 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0]_ins16663 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins15937</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins15937</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_785</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins15994</td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins15994</td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.163</td>
<td>4.654</td>
<td>-</td>
</tr>
<tr>
<td>n3_11_781</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins17119</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.134</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins17119</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.956</td>
<td>-</td>
</tr>
<tr>
<td>n1_13_794</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16315</td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.436</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16315</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>7.258</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_791</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins15620</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.738</td>
<td>-</td>
</tr>
<tr>
<td>o_ins15620</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>7.887</td>
<td>-</td>
</tr>
<tr>
<td>o_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n79_ins17345</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>8.367</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins17345</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>9.189</td>
<td>-</td>
</tr>
<tr>
<td>n79_7_679</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>n79_ins16917</td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.669</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins16917</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>10.701</td>
<td>-</td>
</tr>
<tr>
<td>n79_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14038 </td>
<td>MULT9X9</td>
<td>A</td>
<td>In</td>
<td>-</td>
<td>11.181</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14038 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.555</td>
<td>11.736</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT3_0 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17538</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.216</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17538</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.315</td>
<td>-</td>
</tr>
<tr>
<td>n87_7_680</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17227</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>13.795</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17227</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>14.617</td>
<td>-</td>
</tr>
<tr>
<td>n87_5_678</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n84_ins18149</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>15.097</td>
<td>-</td>
</tr>
<tr>
<td>n84_ins18149</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>15.723</td>
<td>-</td>
</tr>
<tr>
<td>n84_7_675</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n83_ins17223</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.203</td>
<td>-</td>
</tr>
<tr>
<td>n83_ins17223</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.302</td>
<td>-</td>
</tr>
<tr>
<td>n83_5_674</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n82_ins17222</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>17.782</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins17222</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>18.881</td>
<td>-</td>
</tr>
<tr>
<td>n82_5_673</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n82_ins16479</td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>19.361</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins16479</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>20.393</td>
<td>-</td>
</tr>
<tr>
<td>n82_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14039 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>20.873</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14039 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>21.379</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1_0 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17537 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>21.859</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17537 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>22.958</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7_681 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18148 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>23.438</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18148 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>24.260</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7_670 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17216 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>24.740</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17216 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>25.839</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_5_669 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17215 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>26.319</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17215 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>26.945</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5_668 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[6]_ins16470 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>27.425</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[6]_ins16470 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>28.524</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[6]_3 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[6]_ins12104 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>29.004</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>29.004<br/>
<b>Logic Delay: </b>18.081(62.3%)<br/>
<b>Route Delay: </b>10.923(37.7%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-18.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>28.937</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_register/reg_noise_sel_a0[0]_ins12214</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[7]_ins12103</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1462</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0]_ins12214 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0]_ins12214 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0]_ins16663 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0]_ins16663 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins15937</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins15937</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_785</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins15994</td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins15994</td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.163</td>
<td>4.654</td>
<td>-</td>
</tr>
<tr>
<td>n3_11_781</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins17119</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.134</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins17119</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.956</td>
<td>-</td>
</tr>
<tr>
<td>n1_13_794</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16315</td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.436</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16315</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>7.258</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_791</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins15620</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.738</td>
<td>-</td>
</tr>
<tr>
<td>o_ins15620</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>7.887</td>
<td>-</td>
</tr>
<tr>
<td>o_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n79_ins17345</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>8.367</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins17345</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>9.189</td>
<td>-</td>
</tr>
<tr>
<td>n79_7_679</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>n79_ins16917</td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.669</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins16917</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>10.701</td>
<td>-</td>
</tr>
<tr>
<td>n79_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14038 </td>
<td>MULT9X9</td>
<td>A</td>
<td>In</td>
<td>-</td>
<td>11.181</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14038 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.555</td>
<td>11.736</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT3_0 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17538</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.216</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17538</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.315</td>
<td>-</td>
</tr>
<tr>
<td>n87_7_680</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17227</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>13.795</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17227</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>14.617</td>
<td>-</td>
</tr>
<tr>
<td>n87_5_678</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n84_ins18149</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>15.097</td>
<td>-</td>
</tr>
<tr>
<td>n84_ins18149</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>15.723</td>
<td>-</td>
</tr>
<tr>
<td>n84_7_675</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n83_ins17223</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.203</td>
<td>-</td>
</tr>
<tr>
<td>n83_ins17223</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.302</td>
<td>-</td>
</tr>
<tr>
<td>n83_5_674</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n82_ins17222</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>17.782</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins17222</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>18.881</td>
<td>-</td>
</tr>
<tr>
<td>n82_5_673</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n82_ins16479</td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>19.361</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins16479</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>20.393</td>
<td>-</td>
</tr>
<tr>
<td>n82_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14039 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>20.873</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14039 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>21.379</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1_0 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17537 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>21.859</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17537 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>22.958</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7_681 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18148 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>23.438</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18148 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>24.260</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7_670 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17216 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>24.740</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17216 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>25.839</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_5_669 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17215 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>26.319</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17215 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>26.945</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5_668 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins16469 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>27.425</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins16469 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>28.457</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_3 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[7]_ins12103 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>28.937</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>28.937<br/>
<b>Logic Delay: </b>18.014(62.3%)<br/>
<b>Route Delay: </b>10.923(37.7%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-17.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>28.361</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_register/reg_noise_sel_b0[0]_ins12275</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins12073</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1462</td>
</tr>
<tr>
<td>\reg_noise_sel_b0[0]_ins12275 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_b0[0]_ins12275 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_b0[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16306</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16306</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_779</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins15935</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins15935</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_7_774</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins17118</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins17118</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>n1_11_793</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16313</td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16313</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>6.615</td>
<td>-</td>
</tr>
<tr>
<td>n1_7_789</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins15619</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.095</td>
<td>-</td>
</tr>
<tr>
<td>o_ins15619</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>7.244</td>
<td>-</td>
</tr>
<tr>
<td>o_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n79_ins17346</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.724</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins17346</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>8.546</td>
<td>-</td>
</tr>
<tr>
<td>n79_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>n79_ins16924</td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.026</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins16924</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>10.058</td>
<td>-</td>
</tr>
<tr>
<td>n79</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14036 </td>
<td>MULT9X9</td>
<td>A</td>
<td>In</td>
<td>-</td>
<td>10.538</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14036 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.555</td>
<td>11.093</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT3 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17536</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.573</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17536</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>12.672</td>
<td>-</td>
</tr>
<tr>
<td>n87_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17214</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>13.152</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17214</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>13.974</td>
<td>-</td>
</tr>
<tr>
<td>n87_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n84_ins18146</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>14.454</td>
<td>-</td>
</tr>
<tr>
<td>n84_ins18146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>15.080</td>
<td>-</td>
</tr>
<tr>
<td>n84_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n83_ins17210</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>15.560</td>
<td>-</td>
</tr>
<tr>
<td>n83_ins17210</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>16.659</td>
<td>-</td>
</tr>
<tr>
<td>n83_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n82_ins17209</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>17.139</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins17209</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>18.238</td>
<td>-</td>
</tr>
<tr>
<td>n82_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n82_ins16463</td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>18.718</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins16463</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>19.750</td>
<td>-</td>
</tr>
<tr>
<td>n82</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14037 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>20.230</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14037 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>20.736</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17535 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>21.216</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17535 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>22.315</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18145 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>22.795</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18145 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>23.617</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17203 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>24.097</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17203 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>25.196</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17202 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>25.676</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17202 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>26.302</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[6]_ins16454 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>26.782</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[6]_ins16454 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>27.881</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[6] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[6]_ins12073 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>28.361</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>28.361<br/>
<b>Logic Delay: </b>17.918(63.2%)<br/>
<b>Route Delay: </b>10.443(36.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-17.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>28.294</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_register/reg_noise_sel_b0[0]_ins12275</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins12072</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1462</td>
</tr>
<tr>
<td>\reg_noise_sel_b0[0]_ins12275 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_b0[0]_ins12275 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_b0[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16306</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16306</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_779</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins15935</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins15935</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_7_774</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins17118</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins17118</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>n1_11_793</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16313</td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16313</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>6.615</td>
<td>-</td>
</tr>
<tr>
<td>n1_7_789</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins15619</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.095</td>
<td>-</td>
</tr>
<tr>
<td>o_ins15619</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>7.244</td>
<td>-</td>
</tr>
<tr>
<td>o_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n79_ins17346</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>7.724</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins17346</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>8.546</td>
<td>-</td>
</tr>
<tr>
<td>n79_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>n79_ins16924</td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.026</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins16924</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>10.058</td>
<td>-</td>
</tr>
<tr>
<td>n79</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14036 </td>
<td>MULT9X9</td>
<td>A</td>
<td>In</td>
<td>-</td>
<td>10.538</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14036 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.555</td>
<td>11.093</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT3 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17536</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>11.573</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17536</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>12.672</td>
<td>-</td>
</tr>
<tr>
<td>n87_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17214</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>13.152</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17214</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>13.974</td>
<td>-</td>
</tr>
<tr>
<td>n87_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n84_ins18146</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>14.454</td>
<td>-</td>
</tr>
<tr>
<td>n84_ins18146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>15.080</td>
<td>-</td>
</tr>
<tr>
<td>n84_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n83_ins17210</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>15.560</td>
<td>-</td>
</tr>
<tr>
<td>n83_ins17210</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>16.659</td>
<td>-</td>
</tr>
<tr>
<td>n83_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n82_ins17209</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>17.139</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins17209</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>18.238</td>
<td>-</td>
</tr>
<tr>
<td>n82_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n82_ins16463</td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>18.718</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins16463</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>19.750</td>
<td>-</td>
</tr>
<tr>
<td>n82</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14037 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>20.230</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14037 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>20.736</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17535 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>21.216</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17535 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>22.315</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18145 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>22.795</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18145 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>23.617</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17203 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>24.097</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17203 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>25.196</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17202 </td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>25.676</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins17202 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>26.302</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins16453 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>26.782</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins16453 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>27.814</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[7]_ins12072 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>28.294</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>28.294<br/>
<b>Logic Delay: </b>17.851(63.1%)<br/>
<b>Route Delay: </b>10.443(36.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-17.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>27.898</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_register/reg_noise_sel_a0[0]_ins12214</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume1/ff_channel[3]_ins12107</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins10090</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1462</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0]_ins12214 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0]_ins12214 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a0[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0]_ins16663 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0]_ins16663 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>\reg_noise_sel_a1[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins15937</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins15937</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_785</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins15994</td>
<td>MUX2_LUT6</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins15994</td>
<td>MUX2_LUT6</td>
<td>O</td>
<td>Out</td>
<td>0.163</td>
<td>4.654</td>
<td>-</td>
</tr>
<tr>
<td>n3_11_781</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins17119</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>5.134</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins17119</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.956</td>
<td>-</td>
</tr>
<tr>
<td>n1_13_794</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n1_ins16315</td>
<td>LUT3</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.436</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins16315</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>7.258</td>
<td>-</td>
</tr>
<tr>
<td>n1_9_791</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins15620</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>7.738</td>
<td>-</td>
</tr>
<tr>
<td>o_ins15620</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>7.887</td>
<td>-</td>
</tr>
<tr>
<td>o_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n79_ins17345</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>8.367</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins17345</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>9.189</td>
<td>-</td>
</tr>
<tr>
<td>n79_7_679</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>7</td>
</tr>
<tr>
<td>n79_ins16917</td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>9.669</td>
<td>-</td>
</tr>
<tr>
<td>n79_ins16917</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>10.701</td>
<td>-</td>
</tr>
<tr>
<td>n79_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14038 </td>
<td>MULT9X9</td>
<td>A</td>
<td>In</td>
<td>-</td>
<td>11.181</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins14038 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.555</td>
<td>11.736</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT3_0 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17538</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.216</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17538</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.315</td>
<td>-</td>
</tr>
<tr>
<td>n87_7_680</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n87_ins17227</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>13.795</td>
<td>-</td>
</tr>
<tr>
<td>n87_ins17227</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>14.617</td>
<td>-</td>
</tr>
<tr>
<td>n87_5_678</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n84_ins18149</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>15.097</td>
<td>-</td>
</tr>
<tr>
<td>n84_ins18149</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>15.723</td>
<td>-</td>
</tr>
<tr>
<td>n84_7_675</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n83_ins17223</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.203</td>
<td>-</td>
</tr>
<tr>
<td>n83_ins17223</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.302</td>
<td>-</td>
</tr>
<tr>
<td>n83_5_674</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>n82_ins17222</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>17.782</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins17222</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>18.881</td>
<td>-</td>
</tr>
<tr>
<td>n82_5_673</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n82_ins16479</td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>19.361</td>
<td>-</td>
</tr>
<tr>
<td>n82_ins16479</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>20.393</td>
<td>-</td>
</tr>
<tr>
<td>n82_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14039 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>20.873</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins14039 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>21.379</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1_0 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17537 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>21.859</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins17537 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>22.958</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7_681 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18148 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>23.438</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins18148 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>24.260</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7_670 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17216 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>24.740</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins17216 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>25.839</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_5_669 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>4</td>
</tr>
<tr>
<td>\w_channel_round[3]_ins16473 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>26.319</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[3]_ins16473 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>27.418</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[3]_3 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[3]_ins12107 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>27.898</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>27.898<br/>
<b>Logic Delay: </b>17.455(62.6%)<br/>
<b>Route Delay: </b>10.443(37.4%)<br/>
<br/><br/>
<h1><a name="message">Message</a></h1>
<big>Info    (EXT0100) : Run analyzation & elaboration</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_part.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_volume.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_core.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_ram.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_register.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_timer.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_virtual_rom_controller.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_for_cartridge.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator_4ch.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v'</big><br/>
<big>Warning (EXT1818) : Initial value of parameter 'bits' is omitted(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:24)</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator_5ch.v'</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_for_cartridge'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_for_cartridge.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_core'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_core.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_channel_mixer'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_adsr_envelope_generator_5ch'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=8)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=6)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=1)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=3)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=20)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=7)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_adsr_envelope_generator'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_noise_generator_4ch'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator_4ch.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=2)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_noise_generator'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_tone_generator_5ch'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator_5ch.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=12)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_tone_generator'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=4)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_ram'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_ram.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_channel_volume'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_volume.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_timer'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_timer.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_register'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_register.v:23)</big><br/>
<big>Info    (EXT0101) : Current top module is "wts_for_cartridge"</big><br/>
<big>Info    (CVT0001) : Run conversion</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0006) : Register and gate optimizing before inferencing</big><br/>
<big>Info    (DSP0001) : DSP inferencing</big><br/>
<big>Info    (RAM0001) : RAM inferencing</big><br/>
<big>Info    (ATO0001) : Adder tree reduction</big><br/>
<big>Info    (ATO0002) : Rebuild ALU instances from adder tree nodes</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0007) : Register and gate optimizing before mapping</big><br/>
<big>Info    (MAP0001) : Run tech-mapping</big><br/>
<big>Info    (MAP0003) : Run logic optimization</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (SYN0009) : Write post-map netlist to file: C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</big><br/>
<br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Errors:</b></td> 
<td>0</td>
</tr>
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>1</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>53</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:13s realtime, 0h:0m:12s cputime
<br/>
Memory peak: 98.2MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
