# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "D:/xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axis_subset_converter_0_0/sim/system_axis_subset_converter_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/sim/bd_44e3.v" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_0/sim/bd_44e3_one_0.v" \

sv xil_defaultlib  --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "D:/xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_2/sim/bd_44e3_s00mmu_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_3/sim/bd_44e3_s00tr_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_4/sim/bd_44e3_s00sic_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_5/sim/bd_44e3_s00a2s_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_6/sim/bd_44e3_sarn_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_7/sim/bd_44e3_srn_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_8/sim/bd_44e3_m00s2a_0.sv" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_9/sim/bd_44e3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/8713/hdl" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../pong_hdmi.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" --include "D:/xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../pong_hdmi.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
