;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-22
	ADD #270, <1
	SPL 0, <102
	JMN <127, 106
	ADD #270, <1
	MOV @121, 166
	MOV @121, 166
	SLT -1, <-21
	SUB @127, 106
	SUB @127, 106
	JMP @-403
	JMP @-403
	MOV @-1, <-20
	DAT #20, <12
	SLT 20, @12
	SLT 20, @12
	MOV @-1, <-20
	SUB 0, 0
	SUB 130, 9
	SUB 0, 0
	ADD -630, 99
	SLT 20, @12
	DJN <-30, 9
	SUB @127, 106
	MOV -1, <-21
	SPL 0, <102
	SUB #270, <1
	SPL 0, <-2
	SPL 0, 200
	SUB -630, 99
	ADD -630, 99
	SUB 0, 200
	SPL 0, <102
	SLT 20, @312
	SLT 20, @312
	ADD 210, 660
	ADD #270, <81
	ADD #270, <81
	ADD #-270, <601
	SPL 0, <-5
	MOV -7, <-20
	MOV -7, <-20
	JMP -1, @-20
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	DJN -1, @-20
