// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 55'd1;
parameter    ap_ST_fsm_state2 = 55'd2;
parameter    ap_ST_fsm_state3 = 55'd4;
parameter    ap_ST_fsm_state4 = 55'd8;
parameter    ap_ST_fsm_state5 = 55'd16;
parameter    ap_ST_fsm_state6 = 55'd32;
parameter    ap_ST_fsm_state7 = 55'd64;
parameter    ap_ST_fsm_state8 = 55'd128;
parameter    ap_ST_fsm_state9 = 55'd256;
parameter    ap_ST_fsm_state10 = 55'd512;
parameter    ap_ST_fsm_state11 = 55'd1024;
parameter    ap_ST_fsm_state12 = 55'd2048;
parameter    ap_ST_fsm_state13 = 55'd4096;
parameter    ap_ST_fsm_state14 = 55'd8192;
parameter    ap_ST_fsm_state15 = 55'd16384;
parameter    ap_ST_fsm_state16 = 55'd32768;
parameter    ap_ST_fsm_state17 = 55'd65536;
parameter    ap_ST_fsm_state18 = 55'd131072;
parameter    ap_ST_fsm_state19 = 55'd262144;
parameter    ap_ST_fsm_state20 = 55'd524288;
parameter    ap_ST_fsm_state21 = 55'd1048576;
parameter    ap_ST_fsm_state22 = 55'd2097152;
parameter    ap_ST_fsm_state23 = 55'd4194304;
parameter    ap_ST_fsm_state24 = 55'd8388608;
parameter    ap_ST_fsm_state25 = 55'd16777216;
parameter    ap_ST_fsm_state26 = 55'd33554432;
parameter    ap_ST_fsm_state27 = 55'd67108864;
parameter    ap_ST_fsm_state28 = 55'd134217728;
parameter    ap_ST_fsm_state29 = 55'd268435456;
parameter    ap_ST_fsm_state30 = 55'd536870912;
parameter    ap_ST_fsm_state31 = 55'd1073741824;
parameter    ap_ST_fsm_state32 = 55'd2147483648;
parameter    ap_ST_fsm_state33 = 55'd4294967296;
parameter    ap_ST_fsm_state34 = 55'd8589934592;
parameter    ap_ST_fsm_state35 = 55'd17179869184;
parameter    ap_ST_fsm_state36 = 55'd34359738368;
parameter    ap_ST_fsm_state37 = 55'd68719476736;
parameter    ap_ST_fsm_state38 = 55'd137438953472;
parameter    ap_ST_fsm_state39 = 55'd274877906944;
parameter    ap_ST_fsm_state40 = 55'd549755813888;
parameter    ap_ST_fsm_state41 = 55'd1099511627776;
parameter    ap_ST_fsm_state42 = 55'd2199023255552;
parameter    ap_ST_fsm_state43 = 55'd4398046511104;
parameter    ap_ST_fsm_state44 = 55'd8796093022208;
parameter    ap_ST_fsm_state45 = 55'd17592186044416;
parameter    ap_ST_fsm_state46 = 55'd35184372088832;
parameter    ap_ST_fsm_state47 = 55'd70368744177664;
parameter    ap_ST_fsm_state48 = 55'd140737488355328;
parameter    ap_ST_fsm_state49 = 55'd281474976710656;
parameter    ap_ST_fsm_state50 = 55'd562949953421312;
parameter    ap_ST_fsm_state51 = 55'd1125899906842624;
parameter    ap_ST_fsm_state52 = 55'd2251799813685248;
parameter    ap_ST_fsm_state53 = 55'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage0 = 55'd9007199254740992;
parameter    ap_ST_fsm_state94 = 55'd18014398509481984;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_read;
input  [31:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [5:0] p_dst_rows_V_read;
input  [5:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [54:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter36;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_29_reg_1953;
reg   [0:0] tmp_29_reg_1953_pp0_iter35_reg;
reg   [0:0] col_rd_2_reg_2033;
reg   [0:0] row_rd_5_reg_2029;
reg   [0:0] tmp_51_reg_2058;
reg   [0:0] tmp_52_reg_2062;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter39;
reg   [0:0] brmerge_demorgan_reg_2070;
reg   [0:0] brmerge_demorgan_reg_2070_pp0_iter38_reg;
reg   [14:0] p_Val2_16_reg_298;
wire  signed [15:0] srows_fu_352_p1;
reg  signed [15:0] srows_reg_1813;
wire  signed [15:0] scols_fu_356_p1;
reg  signed [15:0] scols_reg_1821;
wire  signed [31:0] row_rate_V_fu_452_p1;
reg  signed [31:0] row_rate_V_reg_1849;
wire    ap_CS_fsm_state52;
wire  signed [31:0] col_rate_V_fu_459_p1;
reg  signed [31:0] col_rate_V_reg_1855;
wire   [15:0] rows_fu_666_p3;
reg   [15:0] rows_reg_1861;
wire   [15:0] cols_fu_688_p3;
reg   [15:0] cols_reg_1866;
wire   [16:0] tmp_19_fu_695_p2;
reg   [16:0] tmp_19_reg_1871;
wire   [15:0] sx_fu_701_p2;
reg   [15:0] sx_reg_1878;
wire   [16:0] tmp_20_fu_706_p2;
reg   [16:0] tmp_20_reg_1883;
wire   [15:0] sy_fu_712_p2;
reg   [15:0] sy_reg_1889;
wire   [0:0] tmp_21_fu_717_p2;
reg   [0:0] tmp_21_reg_1894;
wire   [0:0] tmp_22_fu_723_p2;
reg   [0:0] tmp_22_reg_1899;
wire  signed [31:0] tmp_57_cast_fu_737_p1;
reg  signed [31:0] tmp_57_cast_reg_1906;
wire  signed [31:0] tmp_59_cast_fu_749_p1;
reg  signed [31:0] tmp_59_cast_reg_1911;
wire   [0:0] tmp_25_fu_757_p2;
wire    ap_CS_fsm_state53;
wire   [14:0] i_fu_762_p2;
reg   [14:0] i_reg_1920;
wire   [15:0] tmp_26_fu_768_p2;
reg   [15:0] tmp_26_reg_1925;
wire   [0:0] tmp_27_fu_774_p2;
reg   [0:0] tmp_27_reg_1931;
wire   [0:0] row_wr_2_fu_780_p2;
reg   [0:0] row_wr_2_reg_1937;
wire   [31:0] tmp_47_cast_fu_794_p1;
reg   [31:0] tmp_47_cast_reg_1942;
wire   [15:0] i_op_assign_cast_fu_798_p1;
reg   [15:0] i_op_assign_cast_reg_1947;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state54_pp0_stage0_iter0;
wire    ap_block_state55_pp0_stage0_iter1;
wire    ap_block_state56_pp0_stage0_iter2;
wire    ap_block_state57_pp0_stage0_iter3;
wire    ap_block_state58_pp0_stage0_iter4;
wire    ap_block_state59_pp0_stage0_iter5;
wire    ap_block_state60_pp0_stage0_iter6;
wire    ap_block_state61_pp0_stage0_iter7;
wire    ap_block_state62_pp0_stage0_iter8;
wire    ap_block_state63_pp0_stage0_iter9;
wire    ap_block_state64_pp0_stage0_iter10;
wire    ap_block_state65_pp0_stage0_iter11;
wire    ap_block_state66_pp0_stage0_iter12;
wire    ap_block_state67_pp0_stage0_iter13;
wire    ap_block_state68_pp0_stage0_iter14;
wire    ap_block_state69_pp0_stage0_iter15;
wire    ap_block_state70_pp0_stage0_iter16;
wire    ap_block_state71_pp0_stage0_iter17;
wire    ap_block_state72_pp0_stage0_iter18;
wire    ap_block_state73_pp0_stage0_iter19;
wire    ap_block_state74_pp0_stage0_iter20;
wire    ap_block_state75_pp0_stage0_iter21;
wire    ap_block_state76_pp0_stage0_iter22;
wire    ap_block_state77_pp0_stage0_iter23;
wire    ap_block_state78_pp0_stage0_iter24;
wire    ap_block_state79_pp0_stage0_iter25;
wire    ap_block_state80_pp0_stage0_iter26;
wire    ap_block_state81_pp0_stage0_iter27;
wire    ap_block_state82_pp0_stage0_iter28;
wire    ap_block_state83_pp0_stage0_iter29;
wire    ap_block_state84_pp0_stage0_iter30;
wire    ap_block_state85_pp0_stage0_iter31;
wire    ap_block_state86_pp0_stage0_iter32;
wire    ap_block_state87_pp0_stage0_iter33;
wire    ap_block_state88_pp0_stage0_iter34;
wire    ap_block_state89_pp0_stage0_iter35;
reg    ap_predicate_op503_read_state90;
reg    ap_block_state90_pp0_stage0_iter36;
wire    ap_block_state91_pp0_stage0_iter37;
wire    ap_block_state92_pp0_stage0_iter38;
reg    ap_block_state93_pp0_stage0_iter39;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter1_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter2_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter3_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter4_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter5_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter6_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter7_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter8_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter9_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter10_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter11_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter12_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter13_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter14_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter15_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter16_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter17_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter18_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter19_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter20_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter21_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter22_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter23_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter24_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter25_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter26_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter27_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter28_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter29_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter30_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter31_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter32_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter33_reg;
reg   [15:0] i_op_assign_cast_reg_1947_pp0_iter34_reg;
wire   [0:0] tmp_29_fu_802_p2;
reg   [0:0] tmp_29_reg_1953_pp0_iter1_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter2_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter3_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter4_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter5_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter6_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter7_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter8_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter9_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter10_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter11_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter12_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter13_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter14_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter15_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter16_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter17_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter18_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter19_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter20_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter21_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter22_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter23_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter24_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter25_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter26_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter27_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter28_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter29_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter30_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter31_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter32_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter33_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter34_reg;
reg   [0:0] tmp_29_reg_1953_pp0_iter36_reg;
wire   [14:0] j_fu_807_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_48_fu_834_p2;
reg   [0:0] tmp_48_reg_1967;
reg   [0:0] tmp_48_reg_1967_pp0_iter1_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter2_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter3_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter4_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter5_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter6_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter7_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter8_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter9_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter10_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter11_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter12_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter13_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter14_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter15_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter16_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter17_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter18_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter19_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter20_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter21_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter22_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter23_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter24_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter25_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter26_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter27_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter28_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter29_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter30_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter31_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter32_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter33_reg;
reg   [0:0] tmp_48_reg_1967_pp0_iter34_reg;
wire   [0:0] col_wr_1_fu_840_p2;
reg   [0:0] col_wr_1_reg_1979;
reg   [0:0] col_wr_1_reg_1979_pp0_iter1_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter2_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter3_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter4_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter5_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter6_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter7_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter8_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter9_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter10_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter11_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter12_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter13_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter14_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter15_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter16_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter17_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter18_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter19_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter20_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter21_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter22_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter23_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter24_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter25_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter26_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter27_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter28_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter29_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter30_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter31_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter32_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter33_reg;
reg   [0:0] col_wr_1_reg_1979_pp0_iter34_reg;
wire   [15:0] tmp_35_fu_846_p2;
wire   [31:0] p_Val2_s_fu_865_p2;
reg   [31:0] p_Val2_s_reg_1989;
wire   [31:0] p_Val2_1_fu_874_p2;
reg   [31:0] p_Val2_1_reg_1994;
wire   [0:0] tmp_40_fu_1024_p2;
reg   [0:0] tmp_40_reg_1999;
reg   [0:0] tmp_40_reg_1999_pp0_iter36_reg;
wire   [17:0] tmp_70_fu_1030_p1;
reg   [17:0] tmp_70_reg_2004;
reg   [17:0] tmp_70_reg_2004_pp0_iter36_reg;
wire   [0:0] tmp_44_fu_1056_p2;
reg   [0:0] tmp_44_reg_2009;
reg   [0:0] tmp_44_reg_2009_pp0_iter36_reg;
wire   [17:0] tmp_71_fu_1062_p1;
reg   [17:0] tmp_71_reg_2014;
reg   [17:0] tmp_71_reg_2014_pp0_iter36_reg;
wire   [0:0] tmp_46_fu_1070_p2;
reg   [0:0] tmp_46_reg_2019;
reg   [0:0] tmp_46_reg_2019_pp0_iter36_reg;
wire   [0:0] tmp_47_fu_1086_p2;
reg   [0:0] tmp_47_reg_2024;
reg   [0:0] tmp_47_reg_2024_pp0_iter36_reg;
wire   [0:0] row_rd_5_fu_1160_p3;
wire   [0:0] col_rd_2_fu_1217_p2;
wire  signed [63:0] tmp_50_fu_1233_p1;
reg  signed [63:0] tmp_50_reg_2037;
wire   [6:0] k_buf_val_val_0_0_ad_gep_fu_263_p3;
reg   [6:0] k_buf_val_val_0_0_ad_reg_2052;
wire   [0:0] tmp_51_fu_1244_p2;
wire   [0:0] tmp_52_fu_1253_p2;
wire   [0:0] tmp_53_fu_1262_p2;
reg   [0:0] tmp_53_reg_2066;
wire   [0:0] brmerge_demorgan_fu_1278_p2;
reg   [0:0] brmerge_demorgan_reg_2070_pp0_iter36_reg;
reg   [0:0] brmerge_demorgan_reg_2070_pp0_iter37_reg;
wire  signed [19:0] v1_V_fu_1373_p2;
reg  signed [19:0] v1_V_reg_2074;
wire  signed [19:0] p_u_V_fu_1379_p3;
reg  signed [19:0] p_u_V_reg_2079;
wire   [19:0] v_V_fu_1386_p3;
reg   [19:0] v_V_reg_2084;
wire  signed [27:0] r_V_fu_1708_p2;
reg  signed [27:0] r_V_reg_2089;
wire  signed [27:0] r_V_1_fu_1714_p2;
reg  signed [27:0] r_V_1_reg_2094;
wire  signed [27:0] r_V_2_fu_1720_p2;
reg  signed [27:0] r_V_2_reg_2099;
wire  signed [27:0] r_V_3_fu_1726_p2;
reg  signed [27:0] r_V_3_reg_2105;
wire   [47:0] p_Val2_27_fu_1457_p2;
reg   [47:0] p_Val2_27_reg_2111;
wire   [47:0] p_Val2_28_fu_1472_p2;
reg   [47:0] p_Val2_28_reg_2117;
wire   [47:0] p_Val2_29_fu_1484_p2;
reg   [47:0] p_Val2_29_reg_2122;
wire   [47:0] tmp20_fu_1500_p2;
reg   [47:0] tmp20_reg_2127;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter37;
reg    ap_condition_pp0_exit_iter36_state90;
reg    ap_enable_reg_pp0_iter38;
reg   [6:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
wire   [7:0] k_buf_val_val_0_0_q0;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
wire   [6:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [6:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
reg   [14:0] p_Val2_15_reg_287;
wire    ap_CS_fsm_state94;
reg   [15:0] ap_phi_mux_dy_phi_fu_312_p4;
wire   [15:0] tmp_64_fu_851_p1;
reg   [15:0] ap_phi_reg_pp0_iter34_dy_reg_309;
wire   [15:0] ap_phi_reg_pp0_iter0_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter1_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter2_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter3_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter4_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter5_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter6_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter7_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter8_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter9_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter10_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter11_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter12_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter13_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter14_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter15_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter16_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter17_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter18_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter19_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter20_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter21_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter22_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter23_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter24_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter25_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter26_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter27_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter28_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter29_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter30_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter31_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter32_dy_reg_309;
reg   [15:0] ap_phi_reg_pp0_iter33_dy_reg_309;
reg   [15:0] ap_phi_mux_dx_phi_fu_321_p4;
wire   [15:0] tmp_65_fu_856_p1;
reg   [15:0] ap_phi_reg_pp0_iter34_dx_reg_318;
wire   [15:0] ap_phi_reg_pp0_iter0_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter1_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter2_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter3_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter4_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter5_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter6_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter7_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter8_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter9_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter10_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter11_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter12_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter13_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter14_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter15_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter16_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter17_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter18_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter19_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter20_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter21_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter22_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter23_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter24_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter25_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter26_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter27_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter28_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter29_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter30_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter31_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter32_dx_reg_318;
reg   [15:0] ap_phi_reg_pp0_iter33_dx_reg_318;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_330_p10;
wire   [7:0] ap_phi_reg_pp0_iter36_win_val_val_1_0_0_2_reg_327;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] row_wr_fu_154;
wire   [0:0] row_wr_3_fu_1174_p3;
reg   [0:0] row_rd_fu_158;
reg   [15:0] pre_fx_fu_162;
wire   [15:0] pre_fx_5_fu_1205_p3;
reg   [15:0] pre_fy_fu_166;
wire   [15:0] pre_fy_5_fu_1135_p3;
reg   [15:0] x_fu_170;
wire  signed [15:0] x_2_fu_1116_p3;
wire   [15:0] x_1_fu_1267_p2;
reg   [7:0] win_val_0_val_1_0_fu_174;
reg   [7:0] win_val_0_val_1_0_1_fu_178;
reg   [7:0] win_val_1_val_1_0_fu_182;
reg   [7:0] win_val_1_val_1_0_1_fu_186;
reg   [7:0] tmp_fu_190;
wire  signed [5:0] tmp_2_fu_360_p1;
wire  signed [21:0] tmp_2_fu_360_p3;
wire   [47:0] grp_fu_380_p0;
wire  signed [5:0] tmp_9_fu_386_p1;
wire  signed [21:0] tmp_9_fu_386_p3;
wire   [47:0] grp_fu_406_p0;
wire  signed [5:0] dcols_fu_437_p0;
wire  signed [5:0] dcols_cast_fu_440_p0;
wire  signed [5:0] drows_fu_443_p0;
wire  signed [5:0] drows_cast_fu_446_p0;
wire   [47:0] grp_fu_380_p2;
wire   [47:0] grp_fu_406_p2;
wire   [31:0] p_neg_fu_471_p2;
wire   [30:0] p_lshr_fu_477_p4;
wire   [31:0] tmp_7_fu_487_p1;
wire   [30:0] p_lshr_f_fu_497_p4;
wire   [0:0] tmp_60_fu_463_p3;
wire   [31:0] p_neg_t_fu_491_p2;
wire   [31:0] tmp_13_fu_507_p1;
wire   [31:0] tmp_3_fu_511_p3;
wire  signed [32:0] tmp_26_cast_fu_519_p1;
wire   [32:0] p_Val2_8_fu_523_p2;
wire   [0:0] tmp_61_fu_539_p3;
wire   [19:0] p_Val2_9_fu_529_p4;
wire   [19:0] tmp_10_fu_547_p1;
wire   [31:0] p_neg1_fu_565_p2;
wire   [30:0] p_lshr1_fu_571_p4;
wire   [31:0] tmp_16_fu_581_p1;
wire   [30:0] p_lshr_f1_fu_591_p4;
wire   [0:0] tmp_62_fu_557_p3;
wire   [31:0] p_neg_t1_fu_585_p2;
wire   [31:0] tmp_32_fu_601_p1;
wire   [31:0] tmp_11_fu_605_p3;
wire  signed [32:0] tmp_30_cast_fu_613_p1;
wire   [32:0] p_Val2_12_fu_617_p2;
wire   [0:0] tmp_63_fu_633_p3;
wire   [19:0] p_Val2_13_fu_623_p4;
wire   [19:0] tmp_12_fu_641_p1;
wire  signed [15:0] drows_fu_443_p1;
wire  signed [6:0] drows_cast_fu_446_p1;
wire   [6:0] tmp_15_fu_656_p2;
wire   [0:0] tmp_14_fu_651_p2;
wire  signed [15:0] tmp_21_cast_fu_662_p1;
wire  signed [15:0] dcols_fu_437_p1;
wire  signed [6:0] dcols_cast_fu_440_p1;
wire   [6:0] tmp_18_fu_678_p2;
wire   [0:0] tmp_17_fu_673_p2;
wire  signed [15:0] tmp_23_cast_fu_684_p1;
wire  signed [16:0] tmp_18_cast_fu_456_p1;
wire  signed [16:0] tmp_11_cast_fu_449_p1;
wire   [19:0] p_Val2_17_fu_551_p2;
wire   [25:0] tmp_23_fu_729_p3;
wire   [19:0] p_Val2_18_fu_645_p2;
wire   [25:0] tmp_24_fu_741_p3;
wire   [15:0] i_op_assign_15_cast_fu_753_p1;
wire   [30:0] tmp_28_fu_786_p3;
wire   [30:0] grp_fu_813_p0;
wire   [30:0] tmp_33_fu_817_p3;
wire   [30:0] grp_fu_829_p0;
wire   [15:0] grp_fu_813_p2;
wire   [15:0] grp_fu_829_p2;
wire  signed [15:0] p_Val2_s_fu_865_p1;
wire  signed [15:0] p_Val2_1_fu_874_p1;
wire  signed [31:0] p_Val2_2_fu_898_p2;
wire   [15:0] tmp_67_fu_920_p1;
wire   [15:0] ret_V_fu_902_p4;
wire   [0:0] tmp_36_fu_924_p2;
wire   [15:0] ret_V_1_fu_930_p2;
wire   [0:0] tmp_66_fu_912_p3;
wire   [15:0] p_6_fu_936_p3;
wire  signed [31:0] p_Val2_3_fu_894_p2;
wire   [15:0] tmp_69_fu_970_p1;
wire   [15:0] ret_V_2_fu_952_p4;
wire   [0:0] tmp_37_fu_974_p2;
wire   [15:0] ret_V_3_fu_980_p2;
wire   [0:0] tmp_68_fu_962_p3;
wire   [15:0] p_7_fu_986_p3;
wire  signed [15:0] sx_2_fu_944_p3;
wire   [31:0] tmp_39_fu_1006_p3;
wire  signed [32:0] tmp_38_fu_1002_p1;
wire  signed [32:0] tmp_64_cast_fu_1014_p1;
wire   [32:0] r_V_6_fu_1018_p2;
wire  signed [15:0] sy_3_fu_994_p3;
wire   [31:0] tmp_43_fu_1038_p3;
wire  signed [32:0] tmp_42_fu_1034_p1;
wire  signed [32:0] tmp_70_cast_fu_1046_p1;
wire   [32:0] r_V_7_fu_1050_p2;
wire  signed [16:0] tmp_74_cast_fu_1066_p1;
wire  signed [16:0] tmp_76_cast_fu_1082_p1;
wire  signed [15:0] sy_4_fu_1091_p3;
wire   [0:0] sel_tmp5_fu_1123_p2;
wire   [15:0] pre_fy_1_sy_fu_1109_p3;
wire   [15:0] sel_tmp6_fu_1127_p3;
wire   [0:0] not_1_fu_1103_p2;
wire   [0:0] tmp17_fu_1149_p2;
wire   [0:0] sel_tmp_fu_1155_p2;
wire   [0:0] row_wr_1_fu_1098_p2;
wire   [0:0] row_wr_4_fu_1167_p3;
wire  signed [15:0] pre_fx_1_fu_1075_p3;
wire   [15:0] tmp_49_fu_1181_p2;
wire   [15:0] pre_fx_2_fu_1142_p3;
wire   [15:0] pre_fx_2_sx_fu_1198_p3;
wire   [0:0] not_s_fu_1192_p2;
wire   [0:0] tmp18_fu_1212_p2;
wire   [0:0] col_wr_fu_1186_p2;
wire  signed [16:0] tmp_84_cast_fu_1240_p1;
wire  signed [16:0] tmp_86_cast_fu_1249_p1;
wire  signed [16:0] tmp_88_cast_fu_1258_p1;
wire   [0:0] col_wr_2_fu_1222_p3;
wire   [19:0] tmp_41_fu_1339_p3;
wire   [19:0] tmp_45_fu_1353_p3;
wire   [19:0] u_V_fu_1346_p3;
wire   [19:0] v_V_2_fu_1360_p3;
wire   [19:0] u1_V_fu_1367_p2;
wire  signed [27:0] p_Val2_21_fu_1439_p0;
wire  signed [19:0] p_Val2_21_fu_1439_p1;
wire  signed [27:0] p_Val2_24_fu_1451_p0;
wire  signed [19:0] p_Val2_24_fu_1451_p1;
wire   [47:0] p_Val2_24_fu_1451_p2;
wire   [47:0] p_Val2_21_fu_1439_p2;
wire  signed [27:0] p_Val2_28_fu_1472_p0;
wire  signed [19:0] p_Val2_28_fu_1472_p1;
wire  signed [47:0] OP2_V_6_fu_1469_p1;
wire  signed [27:0] p_Val2_29_fu_1484_p0;
wire  signed [19:0] p_Val2_29_fu_1484_p1;
wire  signed [28:0] OP1_V_7_cast_fu_1466_p1;
wire  signed [28:0] OP1_V_9_cast_fu_1481_p1;
wire   [28:0] p_Val2_31_fu_1490_p2;
wire  signed [19:0] tmp20_fu_1500_p0;
wire  signed [28:0] tmp20_fu_1500_p1;
wire   [48:0] tmp_63_cast_fu_1506_p1;
wire   [48:0] tmp_1268_cast_cast_fu_1512_p1;
wire   [48:0] tmp19_fu_1515_p2;
wire   [49:0] tmp29_cast_fu_1521_p1;
wire   [49:0] tmp_55_fu_1509_p1;
wire   [47:0] p_Val2_44_cast_fu_1531_p2;
wire   [49:0] p_Val2_30_fu_1525_p2;
wire   [0:0] tmp_74_fu_1553_p3;
wire   [7:0] p_Val2_32_fu_1543_p4;
wire   [7:0] tmp_3_i_i_fu_1561_p1;
wire   [7:0] p_Val2_33_fu_1573_p2;
wire   [0:0] tmp_76_fu_1579_p3;
wire   [0:0] tmp_75_fu_1565_p3;
wire   [0:0] tmp_8_i_i_fu_1587_p2;
wire   [3:0] p_Result_6_i_i_fu_1599_p4;
wire   [0:0] carry_fu_1593_p2;
wire   [0:0] Range1_all_ones_fu_1609_p2;
wire   [0:0] Range1_all_zeros_fu_1615_p2;
wire   [0:0] p_38_i_i_i_fu_1629_p2;
wire   [0:0] signbit_fu_1535_p3;
wire   [0:0] tmp_i_i_fu_1635_p2;
wire   [0:0] deleted_zeros_fu_1621_p3;
wire   [0:0] signbit_not_fu_1653_p2;
wire   [0:0] p_39_demorgan_i_i_i_fu_1647_p2;
wire   [0:0] neg_src_not_i_i_fu_1659_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_1671_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_1665_p2;
wire   [0:0] neg_src_fu_1641_p2;
wire   [0:0] brmerge_i_i_fu_1677_p2;
wire   [7:0] p_mux_i_i_fu_1683_p3;
wire   [7:0] p_i_i_fu_1691_p3;
wire  signed [19:0] r_V_fu_1708_p0;
wire  signed [27:0] OP2_V_fu_1405_p1;
wire   [7:0] r_V_fu_1708_p1;
wire   [7:0] r_V_1_fu_1714_p1;
wire  signed [19:0] r_V_2_fu_1720_p0;
wire   [7:0] r_V_2_fu_1720_p1;
wire   [7:0] r_V_3_fu_1726_p1;
reg    grp_fu_380_ap_start;
wire    grp_fu_380_ap_done;
reg    grp_fu_406_ap_start;
wire    grp_fu_406_ap_done;
reg    grp_fu_813_ce;
reg    grp_fu_829_ce;
reg   [54:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_829_p00;
wire   [27:0] r_V_1_fu_1714_p10;
wire   [27:0] r_V_2_fu_1720_p10;
wire   [27:0] r_V_3_fu_1726_p10;
wire   [27:0] r_V_fu_1708_p10;
reg    ap_condition_333;
reg    ap_condition_2488;
reg    ap_condition_836;

// power-on initialization
initial begin
#0 ap_CS_fsm = 55'd1;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
end

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 101 ),
    .AddressWidth( 7 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_ad_reg_2052),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(k_buf_val_val_0_0_d1)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 101 ),
    .AddressWidth( 7 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

CNN_Core_sdiv_48ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 48 ))
CNN_Core_sdiv_48ndEe_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_380_ap_start),
    .done(grp_fu_380_ap_done),
    .din0(grp_fu_380_p0),
    .din1(tmp_2_fu_360_p3),
    .ce(1'b1),
    .dout(grp_fu_380_p2)
);

CNN_Core_sdiv_48ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 48 ))
CNN_Core_sdiv_48ndEe_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_406_ap_start),
    .done(grp_fu_406_ap_done),
    .din0(grp_fu_406_p0),
    .din1(tmp_9_fu_386_p3),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

CNN_Core_udiv_31neOg #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
CNN_Core_udiv_31neOg_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_813_p0),
    .din1(row_rate_V_reg_1849),
    .ce(grp_fu_813_ce),
    .dout(grp_fu_813_p2)
);

CNN_Core_udiv_31neOg #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
CNN_Core_udiv_31neOg_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_829_p0),
    .din1(col_rate_V_reg_1855),
    .ce(grp_fu_829_ce),
    .dout(grp_fu_829_p2)
);

CNN_Core_mul_mul_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
CNN_Core_mul_mul_fYi_U23(
    .din0(r_V_fu_1708_p0),
    .din1(r_V_fu_1708_p1),
    .dout(r_V_fu_1708_p2)
);

CNN_Core_mul_mul_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
CNN_Core_mul_mul_fYi_U24(
    .din0(v1_V_fu_1373_p2),
    .din1(r_V_1_fu_1714_p1),
    .dout(r_V_1_fu_1714_p2)
);

CNN_Core_mul_mul_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
CNN_Core_mul_mul_fYi_U25(
    .din0(r_V_2_fu_1720_p0),
    .din1(r_V_2_fu_1720_p1),
    .dout(r_V_2_fu_1720_p2)
);

CNN_Core_mul_mul_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
CNN_Core_mul_mul_fYi_U26(
    .din0(p_u_V_fu_1379_p3),
    .din1(r_V_3_fu_1726_p1),
    .dout(r_V_3_fu_1726_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_29_fu_802_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_25_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter36_state90)) begin
                ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter35;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end else if (((tmp_25_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
            ap_enable_reg_pp0_iter39 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_333)) begin
        if (((tmp_29_fu_802_p2 == 1'd1) & (tmp_21_reg_1894 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_dy_reg_309 <= tmp_26_reg_1925;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_309 <= ap_phi_reg_pp0_iter0_dy_reg_309;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        if (((tmp_29_reg_1953_pp0_iter32_reg == 1'd1) & (tmp_22_reg_1899 == 1'd0))) begin
            ap_phi_reg_pp0_iter34_dx_reg_318 <= tmp_35_fu_846_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter34_dx_reg_318 <= ap_phi_reg_pp0_iter33_dx_reg_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state94)) begin
        p_Val2_15_reg_287 <= i_reg_1920;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        p_Val2_15_reg_287 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_802_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_16_reg_298 <= j_fu_807_p2;
    end else if (((tmp_25_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        p_Val2_16_reg_298 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        pre_fx_fu_162 <= pre_fx_5_fu_1205_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_fu_162 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        pre_fy_fu_166 <= pre_fy_5_fu_1135_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_fu_166 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        row_rd_fu_158 <= row_rd_5_fu_1160_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_fu_158 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        row_wr_fu_154 <= row_wr_3_fu_1174_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_fu_154 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op503_read_state90 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        win_val_0_val_1_0_fu_174 <= p_src_data_stream_V_dout;
    end else if ((((col_rd_2_reg_2033 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1) & (row_rd_5_reg_2029 == 1'd0)) | ((col_rd_2_reg_2033 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1) & (tmp_51_reg_2058 == 1'd0)))) begin
        win_val_0_val_1_0_fu_174 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_fu_1217_p2 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        x_fu_170 <= x_1_fu_1267_p2;
    end else if (((tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (col_rd_2_fu_1217_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        x_fu_170 <= x_2_fu_1116_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_170 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_dx_reg_318 <= ap_phi_reg_pp0_iter9_dx_reg_318;
        ap_phi_reg_pp0_iter10_dy_reg_309 <= ap_phi_reg_pp0_iter9_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_dx_reg_318 <= ap_phi_reg_pp0_iter10_dx_reg_318;
        ap_phi_reg_pp0_iter11_dy_reg_309 <= ap_phi_reg_pp0_iter10_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_dx_reg_318 <= ap_phi_reg_pp0_iter11_dx_reg_318;
        ap_phi_reg_pp0_iter12_dy_reg_309 <= ap_phi_reg_pp0_iter11_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_dx_reg_318 <= ap_phi_reg_pp0_iter12_dx_reg_318;
        ap_phi_reg_pp0_iter13_dy_reg_309 <= ap_phi_reg_pp0_iter12_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_dx_reg_318 <= ap_phi_reg_pp0_iter13_dx_reg_318;
        ap_phi_reg_pp0_iter14_dy_reg_309 <= ap_phi_reg_pp0_iter13_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_dx_reg_318 <= ap_phi_reg_pp0_iter14_dx_reg_318;
        ap_phi_reg_pp0_iter15_dy_reg_309 <= ap_phi_reg_pp0_iter14_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_dx_reg_318 <= ap_phi_reg_pp0_iter15_dx_reg_318;
        ap_phi_reg_pp0_iter16_dy_reg_309 <= ap_phi_reg_pp0_iter15_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_dx_reg_318 <= ap_phi_reg_pp0_iter16_dx_reg_318;
        ap_phi_reg_pp0_iter17_dy_reg_309 <= ap_phi_reg_pp0_iter16_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_dx_reg_318 <= ap_phi_reg_pp0_iter17_dx_reg_318;
        ap_phi_reg_pp0_iter18_dy_reg_309 <= ap_phi_reg_pp0_iter17_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_dx_reg_318 <= ap_phi_reg_pp0_iter18_dx_reg_318;
        ap_phi_reg_pp0_iter19_dy_reg_309 <= ap_phi_reg_pp0_iter18_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_dx_reg_318 <= ap_phi_reg_pp0_iter0_dx_reg_318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_dx_reg_318 <= ap_phi_reg_pp0_iter19_dx_reg_318;
        ap_phi_reg_pp0_iter20_dy_reg_309 <= ap_phi_reg_pp0_iter19_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_dx_reg_318 <= ap_phi_reg_pp0_iter20_dx_reg_318;
        ap_phi_reg_pp0_iter21_dy_reg_309 <= ap_phi_reg_pp0_iter20_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_dx_reg_318 <= ap_phi_reg_pp0_iter21_dx_reg_318;
        ap_phi_reg_pp0_iter22_dy_reg_309 <= ap_phi_reg_pp0_iter21_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_dx_reg_318 <= ap_phi_reg_pp0_iter22_dx_reg_318;
        ap_phi_reg_pp0_iter23_dy_reg_309 <= ap_phi_reg_pp0_iter22_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_dx_reg_318 <= ap_phi_reg_pp0_iter23_dx_reg_318;
        ap_phi_reg_pp0_iter24_dy_reg_309 <= ap_phi_reg_pp0_iter23_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_dx_reg_318 <= ap_phi_reg_pp0_iter24_dx_reg_318;
        ap_phi_reg_pp0_iter25_dy_reg_309 <= ap_phi_reg_pp0_iter24_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_dx_reg_318 <= ap_phi_reg_pp0_iter25_dx_reg_318;
        ap_phi_reg_pp0_iter26_dy_reg_309 <= ap_phi_reg_pp0_iter25_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_dx_reg_318 <= ap_phi_reg_pp0_iter26_dx_reg_318;
        ap_phi_reg_pp0_iter27_dy_reg_309 <= ap_phi_reg_pp0_iter26_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_dx_reg_318 <= ap_phi_reg_pp0_iter27_dx_reg_318;
        ap_phi_reg_pp0_iter28_dy_reg_309 <= ap_phi_reg_pp0_iter27_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_dx_reg_318 <= ap_phi_reg_pp0_iter28_dx_reg_318;
        ap_phi_reg_pp0_iter29_dy_reg_309 <= ap_phi_reg_pp0_iter28_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_dx_reg_318 <= ap_phi_reg_pp0_iter1_dx_reg_318;
        ap_phi_reg_pp0_iter2_dy_reg_309 <= ap_phi_reg_pp0_iter1_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_dx_reg_318 <= ap_phi_reg_pp0_iter29_dx_reg_318;
        ap_phi_reg_pp0_iter30_dy_reg_309 <= ap_phi_reg_pp0_iter29_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_dx_reg_318 <= ap_phi_reg_pp0_iter30_dx_reg_318;
        ap_phi_reg_pp0_iter31_dy_reg_309 <= ap_phi_reg_pp0_iter30_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_dx_reg_318 <= ap_phi_reg_pp0_iter31_dx_reg_318;
        ap_phi_reg_pp0_iter32_dy_reg_309 <= ap_phi_reg_pp0_iter31_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_dx_reg_318 <= ap_phi_reg_pp0_iter32_dx_reg_318;
        ap_phi_reg_pp0_iter33_dy_reg_309 <= ap_phi_reg_pp0_iter32_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_dy_reg_309 <= ap_phi_reg_pp0_iter33_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_dx_reg_318 <= ap_phi_reg_pp0_iter2_dx_reg_318;
        ap_phi_reg_pp0_iter3_dy_reg_309 <= ap_phi_reg_pp0_iter2_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_dx_reg_318 <= ap_phi_reg_pp0_iter3_dx_reg_318;
        ap_phi_reg_pp0_iter4_dy_reg_309 <= ap_phi_reg_pp0_iter3_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_dx_reg_318 <= ap_phi_reg_pp0_iter4_dx_reg_318;
        ap_phi_reg_pp0_iter5_dy_reg_309 <= ap_phi_reg_pp0_iter4_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_dx_reg_318 <= ap_phi_reg_pp0_iter5_dx_reg_318;
        ap_phi_reg_pp0_iter6_dy_reg_309 <= ap_phi_reg_pp0_iter5_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_dx_reg_318 <= ap_phi_reg_pp0_iter6_dx_reg_318;
        ap_phi_reg_pp0_iter7_dy_reg_309 <= ap_phi_reg_pp0_iter6_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_dx_reg_318 <= ap_phi_reg_pp0_iter7_dx_reg_318;
        ap_phi_reg_pp0_iter8_dy_reg_309 <= ap_phi_reg_pp0_iter7_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_dx_reg_318 <= ap_phi_reg_pp0_iter8_dx_reg_318;
        ap_phi_reg_pp0_iter9_dy_reg_309 <= ap_phi_reg_pp0_iter8_dy_reg_309;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_demorgan_reg_2070 <= brmerge_demorgan_fu_1278_p2;
        col_rd_2_reg_2033 <= col_rd_2_fu_1217_p2;
        row_rd_5_reg_2029 <= row_rd_5_fu_1160_p3;
        tmp_40_reg_1999 <= tmp_40_fu_1024_p2;
        tmp_44_reg_2009 <= tmp_44_fu_1056_p2;
        tmp_46_reg_2019 <= tmp_46_fu_1070_p2;
        tmp_47_reg_2024 <= tmp_47_fu_1086_p2;
        tmp_70_reg_2004 <= tmp_70_fu_1030_p1;
        tmp_71_reg_2014 <= tmp_71_fu_1062_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_demorgan_reg_2070_pp0_iter36_reg <= brmerge_demorgan_reg_2070;
        brmerge_demorgan_reg_2070_pp0_iter37_reg <= brmerge_demorgan_reg_2070_pp0_iter36_reg;
        brmerge_demorgan_reg_2070_pp0_iter38_reg <= brmerge_demorgan_reg_2070_pp0_iter37_reg;
        col_wr_1_reg_1979_pp0_iter10_reg <= col_wr_1_reg_1979_pp0_iter9_reg;
        col_wr_1_reg_1979_pp0_iter11_reg <= col_wr_1_reg_1979_pp0_iter10_reg;
        col_wr_1_reg_1979_pp0_iter12_reg <= col_wr_1_reg_1979_pp0_iter11_reg;
        col_wr_1_reg_1979_pp0_iter13_reg <= col_wr_1_reg_1979_pp0_iter12_reg;
        col_wr_1_reg_1979_pp0_iter14_reg <= col_wr_1_reg_1979_pp0_iter13_reg;
        col_wr_1_reg_1979_pp0_iter15_reg <= col_wr_1_reg_1979_pp0_iter14_reg;
        col_wr_1_reg_1979_pp0_iter16_reg <= col_wr_1_reg_1979_pp0_iter15_reg;
        col_wr_1_reg_1979_pp0_iter17_reg <= col_wr_1_reg_1979_pp0_iter16_reg;
        col_wr_1_reg_1979_pp0_iter18_reg <= col_wr_1_reg_1979_pp0_iter17_reg;
        col_wr_1_reg_1979_pp0_iter19_reg <= col_wr_1_reg_1979_pp0_iter18_reg;
        col_wr_1_reg_1979_pp0_iter20_reg <= col_wr_1_reg_1979_pp0_iter19_reg;
        col_wr_1_reg_1979_pp0_iter21_reg <= col_wr_1_reg_1979_pp0_iter20_reg;
        col_wr_1_reg_1979_pp0_iter22_reg <= col_wr_1_reg_1979_pp0_iter21_reg;
        col_wr_1_reg_1979_pp0_iter23_reg <= col_wr_1_reg_1979_pp0_iter22_reg;
        col_wr_1_reg_1979_pp0_iter24_reg <= col_wr_1_reg_1979_pp0_iter23_reg;
        col_wr_1_reg_1979_pp0_iter25_reg <= col_wr_1_reg_1979_pp0_iter24_reg;
        col_wr_1_reg_1979_pp0_iter26_reg <= col_wr_1_reg_1979_pp0_iter25_reg;
        col_wr_1_reg_1979_pp0_iter27_reg <= col_wr_1_reg_1979_pp0_iter26_reg;
        col_wr_1_reg_1979_pp0_iter28_reg <= col_wr_1_reg_1979_pp0_iter27_reg;
        col_wr_1_reg_1979_pp0_iter29_reg <= col_wr_1_reg_1979_pp0_iter28_reg;
        col_wr_1_reg_1979_pp0_iter2_reg <= col_wr_1_reg_1979_pp0_iter1_reg;
        col_wr_1_reg_1979_pp0_iter30_reg <= col_wr_1_reg_1979_pp0_iter29_reg;
        col_wr_1_reg_1979_pp0_iter31_reg <= col_wr_1_reg_1979_pp0_iter30_reg;
        col_wr_1_reg_1979_pp0_iter32_reg <= col_wr_1_reg_1979_pp0_iter31_reg;
        col_wr_1_reg_1979_pp0_iter33_reg <= col_wr_1_reg_1979_pp0_iter32_reg;
        col_wr_1_reg_1979_pp0_iter34_reg <= col_wr_1_reg_1979_pp0_iter33_reg;
        col_wr_1_reg_1979_pp0_iter3_reg <= col_wr_1_reg_1979_pp0_iter2_reg;
        col_wr_1_reg_1979_pp0_iter4_reg <= col_wr_1_reg_1979_pp0_iter3_reg;
        col_wr_1_reg_1979_pp0_iter5_reg <= col_wr_1_reg_1979_pp0_iter4_reg;
        col_wr_1_reg_1979_pp0_iter6_reg <= col_wr_1_reg_1979_pp0_iter5_reg;
        col_wr_1_reg_1979_pp0_iter7_reg <= col_wr_1_reg_1979_pp0_iter6_reg;
        col_wr_1_reg_1979_pp0_iter8_reg <= col_wr_1_reg_1979_pp0_iter7_reg;
        col_wr_1_reg_1979_pp0_iter9_reg <= col_wr_1_reg_1979_pp0_iter8_reg;
        i_op_assign_cast_reg_1947_pp0_iter10_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter9_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter11_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter10_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter12_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter11_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter13_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter12_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter14_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter13_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter15_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter14_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter16_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter15_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter17_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter16_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter18_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter17_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter19_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter18_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter20_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter19_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter21_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter20_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter22_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter21_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter23_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter22_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter24_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter23_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter25_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter24_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter26_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter25_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter27_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter26_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter28_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter27_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter29_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter28_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter2_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter1_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter30_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter29_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter31_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter30_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter32_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter31_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter33_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter32_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter34_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter33_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter3_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter2_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter4_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter3_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter5_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter4_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter6_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter5_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter7_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter6_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter8_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter7_reg[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter9_reg[14 : 0] <= i_op_assign_cast_reg_1947_pp0_iter8_reg[14 : 0];
        tmp_29_reg_1953_pp0_iter10_reg <= tmp_29_reg_1953_pp0_iter9_reg;
        tmp_29_reg_1953_pp0_iter11_reg <= tmp_29_reg_1953_pp0_iter10_reg;
        tmp_29_reg_1953_pp0_iter12_reg <= tmp_29_reg_1953_pp0_iter11_reg;
        tmp_29_reg_1953_pp0_iter13_reg <= tmp_29_reg_1953_pp0_iter12_reg;
        tmp_29_reg_1953_pp0_iter14_reg <= tmp_29_reg_1953_pp0_iter13_reg;
        tmp_29_reg_1953_pp0_iter15_reg <= tmp_29_reg_1953_pp0_iter14_reg;
        tmp_29_reg_1953_pp0_iter16_reg <= tmp_29_reg_1953_pp0_iter15_reg;
        tmp_29_reg_1953_pp0_iter17_reg <= tmp_29_reg_1953_pp0_iter16_reg;
        tmp_29_reg_1953_pp0_iter18_reg <= tmp_29_reg_1953_pp0_iter17_reg;
        tmp_29_reg_1953_pp0_iter19_reg <= tmp_29_reg_1953_pp0_iter18_reg;
        tmp_29_reg_1953_pp0_iter20_reg <= tmp_29_reg_1953_pp0_iter19_reg;
        tmp_29_reg_1953_pp0_iter21_reg <= tmp_29_reg_1953_pp0_iter20_reg;
        tmp_29_reg_1953_pp0_iter22_reg <= tmp_29_reg_1953_pp0_iter21_reg;
        tmp_29_reg_1953_pp0_iter23_reg <= tmp_29_reg_1953_pp0_iter22_reg;
        tmp_29_reg_1953_pp0_iter24_reg <= tmp_29_reg_1953_pp0_iter23_reg;
        tmp_29_reg_1953_pp0_iter25_reg <= tmp_29_reg_1953_pp0_iter24_reg;
        tmp_29_reg_1953_pp0_iter26_reg <= tmp_29_reg_1953_pp0_iter25_reg;
        tmp_29_reg_1953_pp0_iter27_reg <= tmp_29_reg_1953_pp0_iter26_reg;
        tmp_29_reg_1953_pp0_iter28_reg <= tmp_29_reg_1953_pp0_iter27_reg;
        tmp_29_reg_1953_pp0_iter29_reg <= tmp_29_reg_1953_pp0_iter28_reg;
        tmp_29_reg_1953_pp0_iter2_reg <= tmp_29_reg_1953_pp0_iter1_reg;
        tmp_29_reg_1953_pp0_iter30_reg <= tmp_29_reg_1953_pp0_iter29_reg;
        tmp_29_reg_1953_pp0_iter31_reg <= tmp_29_reg_1953_pp0_iter30_reg;
        tmp_29_reg_1953_pp0_iter32_reg <= tmp_29_reg_1953_pp0_iter31_reg;
        tmp_29_reg_1953_pp0_iter33_reg <= tmp_29_reg_1953_pp0_iter32_reg;
        tmp_29_reg_1953_pp0_iter34_reg <= tmp_29_reg_1953_pp0_iter33_reg;
        tmp_29_reg_1953_pp0_iter35_reg <= tmp_29_reg_1953_pp0_iter34_reg;
        tmp_29_reg_1953_pp0_iter36_reg <= tmp_29_reg_1953_pp0_iter35_reg;
        tmp_29_reg_1953_pp0_iter3_reg <= tmp_29_reg_1953_pp0_iter2_reg;
        tmp_29_reg_1953_pp0_iter4_reg <= tmp_29_reg_1953_pp0_iter3_reg;
        tmp_29_reg_1953_pp0_iter5_reg <= tmp_29_reg_1953_pp0_iter4_reg;
        tmp_29_reg_1953_pp0_iter6_reg <= tmp_29_reg_1953_pp0_iter5_reg;
        tmp_29_reg_1953_pp0_iter7_reg <= tmp_29_reg_1953_pp0_iter6_reg;
        tmp_29_reg_1953_pp0_iter8_reg <= tmp_29_reg_1953_pp0_iter7_reg;
        tmp_29_reg_1953_pp0_iter9_reg <= tmp_29_reg_1953_pp0_iter8_reg;
        tmp_40_reg_1999_pp0_iter36_reg <= tmp_40_reg_1999;
        tmp_44_reg_2009_pp0_iter36_reg <= tmp_44_reg_2009;
        tmp_46_reg_2019_pp0_iter36_reg <= tmp_46_reg_2019;
        tmp_47_reg_2024_pp0_iter36_reg <= tmp_47_reg_2024;
        tmp_48_reg_1967_pp0_iter10_reg <= tmp_48_reg_1967_pp0_iter9_reg;
        tmp_48_reg_1967_pp0_iter11_reg <= tmp_48_reg_1967_pp0_iter10_reg;
        tmp_48_reg_1967_pp0_iter12_reg <= tmp_48_reg_1967_pp0_iter11_reg;
        tmp_48_reg_1967_pp0_iter13_reg <= tmp_48_reg_1967_pp0_iter12_reg;
        tmp_48_reg_1967_pp0_iter14_reg <= tmp_48_reg_1967_pp0_iter13_reg;
        tmp_48_reg_1967_pp0_iter15_reg <= tmp_48_reg_1967_pp0_iter14_reg;
        tmp_48_reg_1967_pp0_iter16_reg <= tmp_48_reg_1967_pp0_iter15_reg;
        tmp_48_reg_1967_pp0_iter17_reg <= tmp_48_reg_1967_pp0_iter16_reg;
        tmp_48_reg_1967_pp0_iter18_reg <= tmp_48_reg_1967_pp0_iter17_reg;
        tmp_48_reg_1967_pp0_iter19_reg <= tmp_48_reg_1967_pp0_iter18_reg;
        tmp_48_reg_1967_pp0_iter20_reg <= tmp_48_reg_1967_pp0_iter19_reg;
        tmp_48_reg_1967_pp0_iter21_reg <= tmp_48_reg_1967_pp0_iter20_reg;
        tmp_48_reg_1967_pp0_iter22_reg <= tmp_48_reg_1967_pp0_iter21_reg;
        tmp_48_reg_1967_pp0_iter23_reg <= tmp_48_reg_1967_pp0_iter22_reg;
        tmp_48_reg_1967_pp0_iter24_reg <= tmp_48_reg_1967_pp0_iter23_reg;
        tmp_48_reg_1967_pp0_iter25_reg <= tmp_48_reg_1967_pp0_iter24_reg;
        tmp_48_reg_1967_pp0_iter26_reg <= tmp_48_reg_1967_pp0_iter25_reg;
        tmp_48_reg_1967_pp0_iter27_reg <= tmp_48_reg_1967_pp0_iter26_reg;
        tmp_48_reg_1967_pp0_iter28_reg <= tmp_48_reg_1967_pp0_iter27_reg;
        tmp_48_reg_1967_pp0_iter29_reg <= tmp_48_reg_1967_pp0_iter28_reg;
        tmp_48_reg_1967_pp0_iter2_reg <= tmp_48_reg_1967_pp0_iter1_reg;
        tmp_48_reg_1967_pp0_iter30_reg <= tmp_48_reg_1967_pp0_iter29_reg;
        tmp_48_reg_1967_pp0_iter31_reg <= tmp_48_reg_1967_pp0_iter30_reg;
        tmp_48_reg_1967_pp0_iter32_reg <= tmp_48_reg_1967_pp0_iter31_reg;
        tmp_48_reg_1967_pp0_iter33_reg <= tmp_48_reg_1967_pp0_iter32_reg;
        tmp_48_reg_1967_pp0_iter34_reg <= tmp_48_reg_1967_pp0_iter33_reg;
        tmp_48_reg_1967_pp0_iter3_reg <= tmp_48_reg_1967_pp0_iter2_reg;
        tmp_48_reg_1967_pp0_iter4_reg <= tmp_48_reg_1967_pp0_iter3_reg;
        tmp_48_reg_1967_pp0_iter5_reg <= tmp_48_reg_1967_pp0_iter4_reg;
        tmp_48_reg_1967_pp0_iter6_reg <= tmp_48_reg_1967_pp0_iter5_reg;
        tmp_48_reg_1967_pp0_iter7_reg <= tmp_48_reg_1967_pp0_iter6_reg;
        tmp_48_reg_1967_pp0_iter8_reg <= tmp_48_reg_1967_pp0_iter7_reg;
        tmp_48_reg_1967_pp0_iter9_reg <= tmp_48_reg_1967_pp0_iter8_reg;
        tmp_70_reg_2004_pp0_iter36_reg <= tmp_70_reg_2004;
        tmp_71_reg_2014_pp0_iter36_reg <= tmp_71_reg_2014;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        col_rate_V_reg_1855 <= col_rate_V_fu_459_p1;
        cols_reg_1866 <= cols_fu_688_p3;
        row_rate_V_reg_1849 <= row_rate_V_fu_452_p1;
        rows_reg_1861 <= rows_fu_666_p3;
        sx_reg_1878 <= sx_fu_701_p2;
        sy_reg_1889 <= sy_fu_712_p2;
        tmp_19_reg_1871 <= tmp_19_fu_695_p2;
        tmp_20_reg_1883 <= tmp_20_fu_706_p2;
        tmp_21_reg_1894 <= tmp_21_fu_717_p2;
        tmp_22_reg_1899 <= tmp_22_fu_723_p2;
        tmp_57_cast_reg_1906[31 : 6] <= tmp_57_cast_fu_737_p1[31 : 6];
        tmp_59_cast_reg_1911[31 : 6] <= tmp_59_cast_fu_749_p1[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_802_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_22_reg_1899 == 1'd0))) begin
        col_wr_1_reg_1979 <= col_wr_1_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_wr_1_reg_1979_pp0_iter1_reg <= col_wr_1_reg_1979;
        i_op_assign_cast_reg_1947[14 : 0] <= i_op_assign_cast_fu_798_p1[14 : 0];
        i_op_assign_cast_reg_1947_pp0_iter1_reg[14 : 0] <= i_op_assign_cast_reg_1947[14 : 0];
        tmp_29_reg_1953 <= tmp_29_fu_802_p2;
        tmp_29_reg_1953_pp0_iter1_reg <= tmp_29_reg_1953;
        tmp_48_reg_1967_pp0_iter1_reg <= tmp_48_reg_1967;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        i_reg_1920 <= i_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_fu_1217_p2 == 1'd1) & (row_rd_5_fu_1160_p3 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_ad_reg_2052 <= tmp_50_fu_1233_p1;
        tmp_51_reg_2058 <= tmp_51_fu_1244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_1_reg_1994 <= p_Val2_1_fu_874_p2;
        p_Val2_s_reg_1989 <= p_Val2_s_fu_865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_reg_2070_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_27_reg_2111[47 : 2] <= p_Val2_27_fu_1457_p2[47 : 2];
        p_Val2_28_reg_2117[47 : 2] <= p_Val2_28_fu_1472_p2[47 : 2];
        p_Val2_29_reg_2122[47 : 2] <= p_Val2_29_fu_1484_p2[47 : 2];
        tmp20_reg_2127 <= tmp20_fu_1500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_reg_1953_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_u_V_reg_2079[19 : 2] <= p_u_V_fu_1379_p3[19 : 2];
        v1_V_reg_2074[19 : 2] <= v1_V_fu_1373_p2[19 : 2];
        v_V_reg_2084[19 : 2] <= v_V_fu_1386_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_reg_2070_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_1_reg_2094 <= r_V_1_fu_1714_p2;
        r_V_2_reg_2099 <= r_V_2_fu_1720_p2;
        r_V_3_reg_2105 <= r_V_3_fu_1726_p2;
        r_V_reg_2089 <= r_V_fu_1708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_fu_757_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        row_wr_2_reg_1937 <= row_wr_2_fu_780_p2;
        tmp_26_reg_1925 <= tmp_26_fu_768_p2;
        tmp_27_reg_1931 <= tmp_27_fu_774_p2;
        tmp_47_cast_reg_1942[30 : 16] <= tmp_47_cast_fu_794_p1[30 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        scols_reg_1821 <= scols_fu_356_p1;
        srows_reg_1813 <= srows_fu_352_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_29_fu_802_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_48_reg_1967 <= tmp_48_fu_834_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_fu_1217_p2 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_50_reg_2037 <= tmp_50_fu_1233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_51_fu_1244_p2 == 1'd1) & (col_rd_2_fu_1217_p2 == 1'd1) & (row_rd_5_fu_1160_p3 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_52_reg_2062 <= tmp_52_fu_1253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((col_rd_2_fu_1217_p2 == 1'd1) & (row_rd_5_fu_1160_p3 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (tmp_52_fu_1253_p2 == 1'd0)) | ((col_rd_2_fu_1217_p2 == 1'd1) & (row_rd_5_fu_1160_p3 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (tmp_51_fu_1244_p2 == 1'd0))))) begin
        tmp_53_reg_2066 <= tmp_53_fu_1262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op503_read_state90 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        tmp_fu_190 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_reg_2033 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        win_val_0_val_1_0_1_fu_178 <= win_val_0_val_1_0_fu_174;
        win_val_1_val_1_0_1_fu_186 <= win_val_1_val_1_0_fu_182;
        win_val_1_val_1_0_fu_182 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_330_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter36 == 1'b1) & (ap_enable_reg_pp0_iter35 == 1'b0))) begin
        ap_condition_pp0_exit_iter36_state90 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter36_state90 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state53) & (tmp_25_fu_757_p2 == 1'd0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_29_reg_1953_pp0_iter33_reg == 1'd1) & (tmp_22_reg_1899 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_mux_dx_phi_fu_321_p4 = tmp_65_fu_856_p1;
    end else begin
        ap_phi_mux_dx_phi_fu_321_p4 = ap_phi_reg_pp0_iter34_dx_reg_318;
    end
end

always @ (*) begin
    if (((tmp_29_reg_1953_pp0_iter33_reg == 1'd1) & (tmp_21_reg_1894 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_mux_dy_phi_fu_312_p4 = tmp_64_fu_851_p1;
    end else begin
        ap_phi_mux_dy_phi_fu_312_p4 = ap_phi_reg_pp0_iter34_dy_reg_309;
    end
end

always @ (*) begin
    if ((((col_rd_2_reg_2033 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1) & (tmp_51_reg_2058 == 1'd0)) | ((col_rd_2_reg_2033 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (tmp_53_reg_2066 == 1'd0) & (ap_enable_reg_pp0_iter36 == 1'b1) & (tmp_52_reg_2062 == 1'd0)) | ((col_rd_2_reg_2033 == 1'd1) & (tmp_53_reg_2066 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1) & (tmp_52_reg_2062 == 1'd0)) | ((col_rd_2_reg_2033 == 1'd1) & (tmp_52_reg_2062 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_330_p10 = k_buf_val_val_0_0_q0;
    end else if (((col_rd_2_reg_2033 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1) & (row_rd_5_reg_2029 == 1'd0))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_330_p10 = k_buf_val_val_1_0_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_330_p10 = ap_phi_reg_pp0_iter36_win_val_val_1_0_0_2_reg_327;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) & (tmp_25_fu_757_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_380_ap_start = 1'b1;
    end else begin
        grp_fu_380_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_406_ap_start = 1'b1;
    end else begin
        grp_fu_406_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_813_ce = 1'b1;
    end else begin
        grp_fu_813_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_829_ce = 1'b1;
    end else begin
        grp_fu_829_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2488)) begin
        if ((row_rd_5_fu_1160_p3 == 1'd1)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_ad_gep_fu_263_p3;
        end else if ((row_rd_5_fu_1160_p3 == 1'd0)) begin
            k_buf_val_val_0_0_address0 = tmp_50_fu_1233_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((col_rd_2_fu_1217_p2 == 1'd1) & (row_rd_5_fu_1160_p3 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1)) | ((col_rd_2_fu_1217_p2 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (row_rd_5_fu_1160_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1)))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((col_rd_2_reg_2033 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (tmp_53_reg_2066 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1) & (tmp_52_reg_2062 == 1'd0)) | ((ap_predicate_op503_read_state90 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if ((ap_predicate_op503_read_state90 == 1'b1)) begin
            k_buf_val_val_0_0_d1 = p_src_data_stream_V_dout;
        end else if ((1'b1 == ap_condition_836)) begin
            k_buf_val_val_0_0_d1 = tmp_fu_190;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((col_rd_2_reg_2033 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (tmp_53_reg_2066 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1) & (tmp_52_reg_2062 == 1'd0)) | ((ap_predicate_op503_read_state90 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((col_rd_2_reg_2033 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_demorgan_reg_2070_pp0_iter38_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((brmerge_demorgan_reg_2070_pp0_iter38_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((col_rd_2_reg_2033 == 1'd1) & (tmp_52_reg_2062 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op503_read_state90 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (tmp_25_fu_757_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter36 == 1'b1)) & ~((ap_enable_reg_pp0_iter38 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter39 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((ap_enable_reg_pp0_iter38 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter39 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_7_cast_fu_1466_p1 = r_V_2_reg_2099;

assign OP1_V_9_cast_fu_1481_p1 = r_V_3_reg_2105;

assign OP2_V_6_fu_1469_p1 = $signed(v_V_reg_2084);

assign OP2_V_fu_1405_p1 = $signed(u1_V_fu_1367_p2);

assign Range1_all_ones_fu_1609_p2 = ((p_Result_6_i_i_fu_1599_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1615_p2 = ((p_Result_6_i_i_fu_1599_p4 == 4'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd54];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op503_read_state90 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((brmerge_demorgan_reg_2070_pp0_iter38_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op503_read_state90 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((brmerge_demorgan_reg_2070_pp0_iter38_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op503_read_state90 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((brmerge_demorgan_reg_2070_pp0_iter38_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b1)));
end

assign ap_block_state54_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state90_pp0_stage0_iter36 = ((ap_predicate_op503_read_state90 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0));
end

assign ap_block_state91_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state93_pp0_stage0_iter39 = ((brmerge_demorgan_reg_2070_pp0_iter38_reg == 1'd1) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2488 = ((col_rd_2_fu_1217_p2 == 1'd1) & (tmp_29_reg_1953_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter35 == 1'b1));
end

always @ (*) begin
    ap_condition_333 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_836 = ((col_rd_2_reg_2033 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1) & (tmp_53_reg_2066 == 1'd0) & (tmp_52_reg_2062 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_dx_reg_318 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_309 = 'bx;

assign ap_phi_reg_pp0_iter36_win_val_val_1_0_0_2_reg_327 = 'bx;

always @ (*) begin
    ap_predicate_op503_read_state90 = ((col_rd_2_reg_2033 == 1'd1) & (tmp_52_reg_2062 == 1'd1) & (tmp_51_reg_2058 == 1'd1) & (row_rd_5_reg_2029 == 1'd1) & (tmp_29_reg_1953_pp0_iter35_reg == 1'd1));
end

assign brmerge_demorgan_fu_1278_p2 = (row_wr_3_fu_1174_p3 & col_wr_2_fu_1222_p3);

assign brmerge_i_i_fu_1677_p2 = (p_39_demorgan_i_not_i_fu_1671_p2 | neg_src_not_i_i_fu_1659_p2);

assign brmerge_i_i_not_i_i_fu_1665_p2 = (p_39_demorgan_i_i_i_fu_1647_p2 & neg_src_not_i_i_fu_1659_p2);

assign carry_fu_1593_p2 = (tmp_8_i_i_fu_1587_p2 & tmp_75_fu_1565_p3);

assign col_rate_V_fu_459_p1 = grp_fu_406_p2[31:0];

assign col_rd_2_fu_1217_p2 = (tmp_48_reg_1967_pp0_iter34_reg | tmp18_fu_1212_p2);

assign col_wr_1_fu_840_p2 = ((p_Val2_16_reg_298 != 15'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1222_p3 = ((tmp_22_reg_1899[0:0] === 1'b1) ? col_wr_fu_1186_p2 : col_wr_1_reg_1979_pp0_iter34_reg);

assign col_wr_fu_1186_p2 = ((pre_fx_1_fu_1075_p3 == tmp_49_fu_1181_p2) ? 1'b1 : 1'b0);

assign cols_fu_688_p3 = ((tmp_17_fu_673_p2[0:0] === 1'b1) ? scols_reg_1821 : tmp_23_cast_fu_684_p1);

assign dcols_cast_fu_440_p0 = p_dst_cols_V_read;

assign dcols_cast_fu_440_p1 = dcols_cast_fu_440_p0;

assign dcols_fu_437_p0 = p_dst_cols_V_read;

assign dcols_fu_437_p1 = dcols_fu_437_p0;

assign deleted_zeros_fu_1621_p3 = ((carry_fu_1593_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1609_p2 : Range1_all_zeros_fu_1615_p2);

assign drows_cast_fu_446_p0 = p_dst_rows_V_read;

assign drows_cast_fu_446_p1 = drows_cast_fu_446_p0;

assign drows_fu_443_p0 = p_dst_rows_V_read;

assign drows_fu_443_p1 = drows_fu_443_p0;

assign grp_fu_380_p0 = {{srows_fu_352_p1}, {32'd0}};

assign grp_fu_406_p0 = {{scols_fu_356_p1}, {32'd0}};

assign grp_fu_813_p0 = tmp_47_cast_reg_1942;

assign grp_fu_829_p0 = grp_fu_829_p00;

assign grp_fu_829_p00 = tmp_33_fu_817_p3;

assign i_fu_762_p2 = (p_Val2_15_reg_287 + 15'd1);

assign i_op_assign_15_cast_fu_753_p1 = p_Val2_15_reg_287;

assign i_op_assign_cast_fu_798_p1 = p_Val2_16_reg_298;

assign j_fu_807_p2 = (p_Val2_16_reg_298 + 15'd1);

assign k_buf_val_val_0_0_ad_gep_fu_263_p3 = tmp_50_fu_1233_p1;

assign k_buf_val_val_1_0_address0 = tmp_50_fu_1233_p1;

assign k_buf_val_val_1_0_address1 = tmp_50_reg_2037;

assign neg_src_fu_1641_p2 = (tmp_i_i_fu_1635_p2 & signbit_fu_1535_p3);

assign neg_src_not_i_i_fu_1659_p2 = (signbit_not_fu_1653_p2 | p_38_i_i_i_fu_1629_p2);

assign not_1_fu_1103_p2 = ((sy_4_fu_1091_p3 != pre_fy_fu_166) ? 1'b1 : 1'b0);

assign not_s_fu_1192_p2 = ((pre_fx_1_fu_1075_p3 != pre_fx_2_fu_1142_p3) ? 1'b1 : 1'b0);

assign p_38_i_i_i_fu_1629_p2 = (carry_fu_1593_p2 & Range1_all_ones_fu_1609_p2);

assign p_39_demorgan_i_i_i_fu_1647_p2 = (signbit_fu_1535_p3 | deleted_zeros_fu_1621_p3);

assign p_39_demorgan_i_not_i_fu_1671_p2 = (p_39_demorgan_i_i_i_fu_1647_p2 ^ 1'd1);

assign p_6_fu_936_p3 = ((tmp_36_fu_924_p2[0:0] === 1'b1) ? ret_V_fu_902_p4 : ret_V_1_fu_930_p2);

assign p_7_fu_986_p3 = ((tmp_37_fu_974_p2[0:0] === 1'b1) ? ret_V_2_fu_952_p4 : ret_V_3_fu_980_p2);

assign p_Result_6_i_i_fu_1599_p4 = {{p_Val2_44_cast_fu_1531_p2[47:44]}};

assign p_Val2_12_fu_617_p2 = ($signed(33'd8589901824) + $signed(tmp_30_cast_fu_613_p1));

assign p_Val2_13_fu_623_p4 = {{p_Val2_12_fu_617_p2[25:6]}};

assign p_Val2_17_fu_551_p2 = (p_Val2_9_fu_529_p4 + tmp_10_fu_547_p1);

assign p_Val2_18_fu_645_p2 = (p_Val2_13_fu_623_p4 + tmp_12_fu_641_p1);

assign p_Val2_1_fu_874_p1 = ap_phi_mux_dx_phi_fu_321_p4;

assign p_Val2_1_fu_874_p2 = ($signed(col_rate_V_reg_1855) * $signed(p_Val2_1_fu_874_p1));

assign p_Val2_21_fu_1439_p0 = r_V_reg_2089;

assign p_Val2_21_fu_1439_p1 = v1_V_reg_2074;

assign p_Val2_21_fu_1439_p2 = ($signed(p_Val2_21_fu_1439_p0) * $signed(p_Val2_21_fu_1439_p1));

assign p_Val2_24_fu_1451_p0 = r_V_1_reg_2094;

assign p_Val2_24_fu_1451_p1 = p_u_V_reg_2079;

assign p_Val2_24_fu_1451_p2 = ($signed(p_Val2_24_fu_1451_p0) * $signed(p_Val2_24_fu_1451_p1));

assign p_Val2_27_fu_1457_p2 = (p_Val2_24_fu_1451_p2 + p_Val2_21_fu_1439_p2);

assign p_Val2_28_fu_1472_p0 = r_V_2_reg_2099;

assign p_Val2_28_fu_1472_p1 = OP2_V_6_fu_1469_p1;

assign p_Val2_28_fu_1472_p2 = ($signed(p_Val2_28_fu_1472_p0) * $signed(p_Val2_28_fu_1472_p1));

assign p_Val2_29_fu_1484_p0 = r_V_3_reg_2105;

assign p_Val2_29_fu_1484_p1 = OP2_V_6_fu_1469_p1;

assign p_Val2_29_fu_1484_p2 = ($signed(p_Val2_29_fu_1484_p0) * $signed(p_Val2_29_fu_1484_p1));

assign p_Val2_2_fu_898_p2 = ($signed(p_Val2_1_reg_1994) + $signed(tmp_59_cast_reg_1911));

assign p_Val2_30_fu_1525_p2 = (tmp29_cast_fu_1521_p1 + tmp_55_fu_1509_p1);

assign p_Val2_31_fu_1490_p2 = ($signed(OP1_V_7_cast_fu_1466_p1) + $signed(OP1_V_9_cast_fu_1481_p1));

assign p_Val2_32_fu_1543_p4 = {{p_Val2_30_fu_1525_p2[43:36]}};

assign p_Val2_33_fu_1573_p2 = (p_Val2_32_fu_1543_p4 + tmp_3_i_i_fu_1561_p1);

assign p_Val2_3_fu_894_p2 = ($signed(p_Val2_s_reg_1989) + $signed(tmp_57_cast_reg_1906));

assign p_Val2_44_cast_fu_1531_p2 = (tmp20_reg_2127 + p_Val2_27_reg_2111);

assign p_Val2_8_fu_523_p2 = ($signed(33'd8589901824) + $signed(tmp_26_cast_fu_519_p1));

assign p_Val2_9_fu_529_p4 = {{p_Val2_8_fu_523_p2[25:6]}};

assign p_Val2_s_fu_865_p1 = ap_phi_mux_dy_phi_fu_312_p4;

assign p_Val2_s_fu_865_p2 = ($signed(row_rate_V_reg_1849) * $signed(p_Val2_s_fu_865_p1));

assign p_dst_data_stream_V_din = ((brmerge_i_i_fu_1677_p2[0:0] === 1'b1) ? p_mux_i_i_fu_1683_p3 : p_i_i_fu_1691_p3);

assign p_i_i_fu_1691_p3 = ((neg_src_fu_1641_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_33_fu_1573_p2);

assign p_lshr1_fu_571_p4 = {{p_neg1_fu_565_p2[31:1]}};

assign p_lshr_f1_fu_591_p4 = {{grp_fu_406_p2[31:1]}};

assign p_lshr_f_fu_497_p4 = {{grp_fu_380_p2[31:1]}};

assign p_lshr_fu_477_p4 = {{p_neg_fu_471_p2[31:1]}};

assign p_mux_i_i_fu_1683_p3 = ((brmerge_i_i_not_i_i_fu_1665_p2[0:0] === 1'b1) ? p_Val2_33_fu_1573_p2 : 8'd255);

assign p_neg1_fu_565_p2 = ($signed(32'd0) - $signed(col_rate_V_fu_459_p1));

assign p_neg_fu_471_p2 = ($signed(32'd0) - $signed(row_rate_V_fu_452_p1));

assign p_neg_t1_fu_585_p2 = (32'd0 - tmp_16_fu_581_p1);

assign p_neg_t_fu_491_p2 = (32'd0 - tmp_7_fu_487_p1);

assign p_u_V_fu_1379_p3 = ((tmp_46_reg_2019_pp0_iter36_reg[0:0] === 1'b1) ? 20'd0 : u_V_fu_1346_p3);

assign pre_fx_1_fu_1075_p3 = ((tmp_46_fu_1070_p2[0:0] === 1'b1) ? sx_reg_1878 : sx_2_fu_944_p3);

assign pre_fx_2_fu_1142_p3 = ((tmp_48_reg_1967_pp0_iter34_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_162);

assign pre_fx_2_sx_fu_1198_p3 = ((tmp_48_reg_1967_pp0_iter34_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_1_fu_1075_p3);

assign pre_fx_5_fu_1205_p3 = ((tmp_22_reg_1899[0:0] === 1'b1) ? pre_fx_2_fu_1142_p3 : pre_fx_2_sx_fu_1198_p3);

assign pre_fy_1_sy_fu_1109_p3 = ((tmp_27_reg_1931[0:0] === 1'b1) ? pre_fy_fu_166 : sy_4_fu_1091_p3);

assign pre_fy_5_fu_1135_p3 = ((tmp_48_reg_1967_pp0_iter34_reg[0:0] === 1'b1) ? sel_tmp6_fu_1127_p3 : pre_fy_fu_166);

assign r_V_1_fu_1714_p1 = r_V_1_fu_1714_p10;

assign r_V_1_fu_1714_p10 = win_val_1_val_1_0_fu_182;

assign r_V_2_fu_1720_p0 = OP2_V_fu_1405_p1;

assign r_V_2_fu_1720_p1 = r_V_2_fu_1720_p10;

assign r_V_2_fu_1720_p10 = win_val_0_val_1_0_1_fu_178;

assign r_V_3_fu_1726_p1 = r_V_3_fu_1726_p10;

assign r_V_3_fu_1726_p10 = win_val_0_val_1_0_fu_174;

assign r_V_6_fu_1018_p2 = ($signed(tmp_38_fu_1002_p1) - $signed(tmp_64_cast_fu_1014_p1));

assign r_V_7_fu_1050_p2 = ($signed(tmp_42_fu_1034_p1) - $signed(tmp_70_cast_fu_1046_p1));

assign r_V_fu_1708_p0 = OP2_V_fu_1405_p1;

assign r_V_fu_1708_p1 = r_V_fu_1708_p10;

assign r_V_fu_1708_p10 = win_val_1_val_1_0_1_fu_186;

assign ret_V_1_fu_930_p2 = (16'd1 + ret_V_fu_902_p4);

assign ret_V_2_fu_952_p4 = {{p_Val2_3_fu_894_p2[31:16]}};

assign ret_V_3_fu_980_p2 = (16'd1 + ret_V_2_fu_952_p4);

assign ret_V_fu_902_p4 = {{p_Val2_2_fu_898_p2[31:16]}};

assign row_rate_V_fu_452_p1 = grp_fu_380_p2[31:0];

assign row_rd_5_fu_1160_p3 = ((tmp_48_reg_1967_pp0_iter34_reg[0:0] === 1'b1) ? sel_tmp_fu_1155_p2 : row_rd_fu_158);

assign row_wr_1_fu_1098_p2 = ((sy_4_fu_1091_p3 == tmp_26_reg_1925) ? 1'b1 : 1'b0);

assign row_wr_2_fu_780_p2 = ((p_Val2_15_reg_287 != 15'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1174_p3 = ((tmp_48_reg_1967_pp0_iter34_reg[0:0] === 1'b1) ? row_wr_4_fu_1167_p3 : row_wr_fu_154);

assign row_wr_4_fu_1167_p3 = ((sel_tmp5_fu_1123_p2[0:0] === 1'b1) ? row_wr_1_fu_1098_p2 : row_wr_2_reg_1937);

assign rows_fu_666_p3 = ((tmp_14_fu_651_p2[0:0] === 1'b1) ? srows_reg_1813 : tmp_21_cast_fu_662_p1);

assign scols_fu_356_p1 = p_src_cols_V_read[15:0];

assign sel_tmp5_fu_1123_p2 = (tmp_48_reg_1967_pp0_iter34_reg & tmp_21_reg_1894);

assign sel_tmp6_fu_1127_p3 = ((sel_tmp5_fu_1123_p2[0:0] === 1'b1) ? pre_fy_fu_166 : pre_fy_1_sy_fu_1109_p3);

assign sel_tmp_fu_1155_p2 = (tmp_27_reg_1931 | tmp17_fu_1149_p2);

assign signbit_fu_1535_p3 = p_Val2_44_cast_fu_1531_p2[32'd47];

assign signbit_not_fu_1653_p2 = (signbit_fu_1535_p3 ^ 1'd1);

assign srows_fu_352_p1 = p_src_rows_V_read[15:0];

assign sx_2_fu_944_p3 = ((tmp_66_fu_912_p3[0:0] === 1'b1) ? p_6_fu_936_p3 : ret_V_fu_902_p4);

assign sx_fu_701_p2 = ($signed(16'd65535) + $signed(scols_reg_1821));

assign sy_3_fu_994_p3 = ((tmp_68_fu_962_p3[0:0] === 1'b1) ? p_7_fu_986_p3 : ret_V_2_fu_952_p4);

assign sy_4_fu_1091_p3 = ((tmp_47_fu_1086_p2[0:0] === 1'b1) ? sy_reg_1889 : sy_3_fu_994_p3);

assign sy_fu_712_p2 = ($signed(16'd65535) + $signed(srows_reg_1813));

assign tmp17_fu_1149_p2 = (sel_tmp5_fu_1123_p2 | not_1_fu_1103_p2);

assign tmp18_fu_1212_p2 = (tmp_22_reg_1899 | not_s_fu_1192_p2);

assign tmp19_fu_1515_p2 = (tmp_63_cast_fu_1506_p1 + tmp_1268_cast_cast_fu_1512_p1);

assign tmp20_fu_1500_p0 = OP2_V_6_fu_1469_p1;

assign tmp20_fu_1500_p1 = p_Val2_31_fu_1490_p2;

assign tmp20_fu_1500_p2 = ($signed(tmp20_fu_1500_p0) * $signed(tmp20_fu_1500_p1));

assign tmp29_cast_fu_1521_p1 = tmp19_fu_1515_p2;

assign tmp_10_fu_547_p1 = tmp_61_fu_539_p3;

assign tmp_11_cast_fu_449_p1 = srows_reg_1813;

assign tmp_11_fu_605_p3 = ((tmp_62_fu_557_p3[0:0] === 1'b1) ? p_neg_t1_fu_585_p2 : tmp_32_fu_601_p1);

assign tmp_1268_cast_cast_fu_1512_p1 = p_Val2_29_reg_2122;

assign tmp_12_fu_641_p1 = tmp_63_fu_633_p3;

assign tmp_13_fu_507_p1 = p_lshr_f_fu_497_p4;

assign tmp_14_fu_651_p2 = (($signed(srows_reg_1813) > $signed(drows_fu_443_p1)) ? 1'b1 : 1'b0);

assign tmp_15_fu_656_p2 = ($signed(7'd1) + $signed(drows_cast_fu_446_p1));

assign tmp_16_fu_581_p1 = p_lshr1_fu_571_p4;

assign tmp_17_fu_673_p2 = (($signed(scols_reg_1821) > $signed(dcols_fu_437_p1)) ? 1'b1 : 1'b0);

assign tmp_18_cast_fu_456_p1 = scols_reg_1821;

assign tmp_18_fu_678_p2 = ($signed(7'd1) + $signed(dcols_cast_fu_440_p1));

assign tmp_19_fu_695_p2 = ($signed(17'd131071) + $signed(tmp_18_cast_fu_456_p1));

assign tmp_20_fu_706_p2 = ($signed(17'd131071) + $signed(tmp_11_cast_fu_449_p1));

assign tmp_21_cast_fu_662_p1 = $signed(tmp_15_fu_656_p2);

assign tmp_21_fu_717_p2 = (($signed(row_rate_V_fu_452_p1) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_22_fu_723_p2 = (($signed(col_rate_V_fu_459_p1) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_23_cast_fu_684_p1 = $signed(tmp_18_fu_678_p2);

assign tmp_23_fu_729_p3 = {{p_Val2_17_fu_551_p2}, {6'd0}};

assign tmp_24_fu_741_p3 = {{p_Val2_18_fu_645_p2}, {6'd0}};

assign tmp_25_fu_757_p2 = (($signed(i_op_assign_15_cast_fu_753_p1) < $signed(rows_reg_1861)) ? 1'b1 : 1'b0);

assign tmp_26_cast_fu_519_p1 = $signed(tmp_3_fu_511_p3);

assign tmp_26_fu_768_p2 = ($signed(i_op_assign_15_cast_fu_753_p1) + $signed(16'd65535));

assign tmp_27_fu_774_p2 = ((p_Val2_15_reg_287 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_786_p3 = {{p_Val2_15_reg_287}, {16'd0}};

assign tmp_29_fu_802_p2 = (($signed(i_op_assign_cast_fu_798_p1) < $signed(cols_reg_1866)) ? 1'b1 : 1'b0);

assign tmp_2_fu_360_p1 = p_dst_rows_V_read;

assign tmp_2_fu_360_p3 = {{tmp_2_fu_360_p1}, {16'd0}};

assign tmp_30_cast_fu_613_p1 = $signed(tmp_11_fu_605_p3);

assign tmp_32_fu_601_p1 = p_lshr_f1_fu_591_p4;

assign tmp_33_fu_817_p3 = {{p_Val2_16_reg_298}, {16'd0}};

assign tmp_35_fu_846_p2 = ($signed(i_op_assign_cast_reg_1947_pp0_iter32_reg) + $signed(16'd65535));

assign tmp_36_fu_924_p2 = ((tmp_67_fu_920_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_37_fu_974_p2 = ((tmp_69_fu_970_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_38_fu_1002_p1 = p_Val2_2_fu_898_p2;

assign tmp_39_fu_1006_p3 = {{sx_2_fu_944_p3}, {16'd0}};

assign tmp_3_fu_511_p3 = ((tmp_60_fu_463_p3[0:0] === 1'b1) ? p_neg_t_fu_491_p2 : tmp_13_fu_507_p1);

assign tmp_3_i_i_fu_1561_p1 = tmp_74_fu_1553_p3;

assign tmp_40_fu_1024_p2 = (($signed(r_V_6_fu_1018_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_41_fu_1339_p3 = {{tmp_70_reg_2004_pp0_iter36_reg}, {2'd0}};

assign tmp_42_fu_1034_p1 = p_Val2_3_fu_894_p2;

assign tmp_43_fu_1038_p3 = {{sy_3_fu_994_p3}, {16'd0}};

assign tmp_44_fu_1056_p2 = (($signed(r_V_7_fu_1050_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_45_fu_1353_p3 = {{tmp_71_reg_2014_pp0_iter36_reg}, {2'd0}};

assign tmp_46_fu_1070_p2 = (($signed(tmp_74_cast_fu_1066_p1) > $signed(tmp_19_reg_1871)) ? 1'b1 : 1'b0);

assign tmp_47_cast_fu_794_p1 = tmp_28_fu_786_p3;

assign tmp_47_fu_1086_p2 = (($signed(tmp_76_cast_fu_1082_p1) > $signed(tmp_20_reg_1883)) ? 1'b1 : 1'b0);

assign tmp_48_fu_834_p2 = ((p_Val2_16_reg_298 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_49_fu_1181_p2 = ($signed(16'd65535) + $signed(i_op_assign_cast_reg_1947_pp0_iter34_reg));

assign tmp_50_fu_1233_p1 = x_2_fu_1116_p3;

assign tmp_51_fu_1244_p2 = (($signed(tmp_84_cast_fu_1240_p1) < $signed(tmp_20_reg_1883)) ? 1'b1 : 1'b0);

assign tmp_52_fu_1253_p2 = (($signed(tmp_86_cast_fu_1249_p1) < $signed(tmp_19_reg_1871)) ? 1'b1 : 1'b0);

assign tmp_53_fu_1262_p2 = (($signed(tmp_88_cast_fu_1258_p1) < $signed(tmp_19_reg_1871)) ? 1'b1 : 1'b0);

assign tmp_55_fu_1509_p1 = p_Val2_28_reg_2117;

assign tmp_57_cast_fu_737_p1 = $signed(tmp_23_fu_729_p3);

assign tmp_59_cast_fu_749_p1 = $signed(tmp_24_fu_741_p3);

assign tmp_60_fu_463_p3 = grp_fu_380_p2[32'd31];

assign tmp_61_fu_539_p3 = p_Val2_8_fu_523_p2[32'd5];

assign tmp_62_fu_557_p3 = grp_fu_406_p2[32'd31];

assign tmp_63_cast_fu_1506_p1 = p_Val2_27_reg_2111;

assign tmp_63_fu_633_p3 = p_Val2_12_fu_617_p2[32'd5];

assign tmp_64_cast_fu_1014_p1 = $signed(tmp_39_fu_1006_p3);

assign tmp_64_fu_851_p1 = grp_fu_813_p2[15:0];

assign tmp_65_fu_856_p1 = grp_fu_829_p2[15:0];

assign tmp_66_fu_912_p3 = p_Val2_2_fu_898_p2[32'd31];

assign tmp_67_fu_920_p1 = p_Val2_2_fu_898_p2[15:0];

assign tmp_68_fu_962_p3 = p_Val2_3_fu_894_p2[32'd31];

assign tmp_69_fu_970_p1 = p_Val2_3_fu_894_p2[15:0];

assign tmp_70_cast_fu_1046_p1 = $signed(tmp_43_fu_1038_p3);

assign tmp_70_fu_1030_p1 = r_V_6_fu_1018_p2[17:0];

assign tmp_71_fu_1062_p1 = r_V_7_fu_1050_p2[17:0];

assign tmp_74_cast_fu_1066_p1 = sx_2_fu_944_p3;

assign tmp_74_fu_1553_p3 = p_Val2_44_cast_fu_1531_p2[32'd35];

assign tmp_75_fu_1565_p3 = p_Val2_44_cast_fu_1531_p2[32'd43];

assign tmp_76_cast_fu_1082_p1 = sy_3_fu_994_p3;

assign tmp_76_fu_1579_p3 = p_Val2_33_fu_1573_p2[32'd7];

assign tmp_7_fu_487_p1 = p_lshr_fu_477_p4;

assign tmp_84_cast_fu_1240_p1 = sy_4_fu_1091_p3;

assign tmp_86_cast_fu_1249_p1 = pre_fx_1_fu_1075_p3;

assign tmp_88_cast_fu_1258_p1 = pre_fx_1_fu_1075_p3;

assign tmp_8_i_i_fu_1587_p2 = (tmp_76_fu_1579_p3 ^ 1'd1);

assign tmp_9_fu_386_p1 = p_dst_cols_V_read;

assign tmp_9_fu_386_p3 = {{tmp_9_fu_386_p1}, {16'd0}};

assign tmp_i_i_fu_1635_p2 = (p_38_i_i_i_fu_1629_p2 ^ 1'd1);

assign u1_V_fu_1367_p2 = (20'd262144 - u_V_fu_1346_p3);

assign u_V_fu_1346_p3 = ((tmp_40_reg_1999_pp0_iter36_reg[0:0] === 1'b1) ? tmp_41_fu_1339_p3 : 20'd0);

assign v1_V_fu_1373_p2 = (20'd262144 - v_V_2_fu_1360_p3);

assign v_V_2_fu_1360_p3 = ((tmp_44_reg_2009_pp0_iter36_reg[0:0] === 1'b1) ? tmp_45_fu_1353_p3 : 20'd0);

assign v_V_fu_1386_p3 = ((tmp_47_reg_2024_pp0_iter36_reg[0:0] === 1'b1) ? 20'd0 : v_V_2_fu_1360_p3);

assign x_1_fu_1267_p2 = ($signed(x_2_fu_1116_p3) + $signed(16'd1));

assign x_2_fu_1116_p3 = ((tmp_48_reg_1967_pp0_iter34_reg[0:0] === 1'b1) ? 16'd0 : x_fu_170);

always @ (posedge ap_clk) begin
    tmp_57_cast_reg_1906[5:0] <= 6'b000000;
    tmp_59_cast_reg_1911[5:0] <= 6'b000000;
    tmp_47_cast_reg_1942[15:0] <= 16'b0000000000000000;
    tmp_47_cast_reg_1942[31] <= 1'b0;
    i_op_assign_cast_reg_1947[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter1_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter2_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter3_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter4_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter5_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter6_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter7_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter8_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter9_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter10_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter11_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter12_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter13_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter14_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter15_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter16_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter17_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter18_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter19_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter20_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter21_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter22_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter23_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter24_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter25_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter26_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter27_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter28_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter29_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter30_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter31_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter32_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter33_reg[15] <= 1'b0;
    i_op_assign_cast_reg_1947_pp0_iter34_reg[15] <= 1'b0;
    v1_V_reg_2074[1:0] <= 2'b00;
    p_u_V_reg_2079[1:0] <= 2'b00;
    v_V_reg_2084[1:0] <= 2'b00;
    p_Val2_27_reg_2111[1:0] <= 2'b00;
    p_Val2_28_reg_2117[1:0] <= 2'b00;
    p_Val2_29_reg_2122[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
