Analysis & Synthesis report for Supercar
Tue Oct 22 10:58:19 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: clockdivider:clk2Hz
 13. Parameter Settings for User Entity Instance: clockdivider2:clk10hz
 14. Port Connectivity Checks: "cntUP:srDX"
 15. Port Connectivity Checks: "display7seg:seg_zero"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 22 10:58:19 2019       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; Supercar                                    ;
; Top-level Entity Name           ; Supercar                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 98                                          ;
; Total pins                      ; 53                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Supercar           ; Supercar           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+
; clockdivider.v                   ; yes             ; User Verilog HDL File        ; /home/riccardo/Documenti/Esercizio_1110/clockdivider.v  ;         ;
; display7seg.v                    ; yes             ; User Verilog HDL File        ; /home/riccardo/Documenti/Esercizio_1110/display7seg.v   ;         ;
; cntUP.v                          ; yes             ; User Verilog HDL File        ; /home/riccardo/Documenti/Esercizio_1110/cntUP.v         ;         ;
; clockdivider2.v                  ; yes             ; User Verilog HDL File        ; /home/riccardo/Documenti/Esercizio_1110/clockdivider2.v ;         ;
; Supercar.v                       ; yes             ; Auto-Found Verilog HDL File  ; /home/riccardo/Documenti/Esercizio_1110/Supercar.v      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 81             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 147            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 14             ;
;     -- 5 input functions                    ; 6              ;
;     -- 4 input functions                    ; 33             ;
;     -- <=3 input functions                  ; 94             ;
;                                             ;                ;
; Dedicated logic registers                   ; 98             ;
;                                             ;                ;
; I/O pins                                    ; 53             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 80             ;
; Total fan-out                               ; 838            ;
; Average fan-out                             ; 2.39           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name             ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+---------------+--------------+
; |Supercar                  ; 147 (27)            ; 98 (14)                   ; 0                 ; 0          ; 53   ; 0            ; |Supercar                       ; Supercar      ; work         ;
;    |clockdivider2:clk10hz| ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Supercar|clockdivider2:clk10hz ; clockdivider2 ; work         ;
;    |clockdivider:clk2Hz|   ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Supercar|clockdivider:clk2Hz   ; clockdivider  ; work         ;
;    |cntUP:srDX|            ; 18 (18)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |Supercar|cntUP:srDX            ; cntUP         ; work         ;
;    |display7seg:seg_one|   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Supercar|display7seg:seg_one   ; display7seg   ; work         ;
;    |display7seg:seg_three| ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Supercar|display7seg:seg_three ; display7seg   ; work         ;
;    |display7seg:seg_two|   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Supercar|display7seg:seg_two   ; display7seg   ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Pin[18]                                ; Stuck at VCC due to stuck port data_in ;
; Pin[0..17]                             ; Stuck at GND due to stuck port data_in ;
; cntUP:srDX|M[0]                        ; Stuck at GND due to stuck port data_in ;
; startDX[1..9]                          ; Merged with startDX[0]                 ;
; Total Number of Removed Registers = 29 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; Pin[0]        ; Stuck at GND              ; cntUP:srDX|M[0]                        ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 31    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cntUP:srDX|M[18]                       ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Supercar|cntUP:srDX|M[1]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockdivider:clk2Hz    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; FREQ_DIV       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockdivider2:clk10hz  ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; FREQ_DIV       ; 00000000010011000100101101000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cntUP:srDX"                                                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Sin  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Sout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "display7seg:seg_zero" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; A    ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 98                          ;
;     CLR               ; 23                          ;
;     ENA CLR           ; 8                           ;
;     SCLR              ; 64                          ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 149                         ;
;     arith             ; 68                          ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 4                           ;
;     normal            ; 81                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 33                          ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 14                          ;
; boundary_port         ; 53                          ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 3.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Oct 22 10:57:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Supercar -c Supercar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider.v
    Info (12023): Found entity 1: clockdivider File: /home/riccardo/Documenti/Esercizio_1110/clockdivider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7seg.v
    Info (12023): Found entity 1: display7seg File: /home/riccardo/Documenti/Esercizio_1110/display7seg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file Supercar_Test.v
    Info (12023): Found entity 1: Supercar File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 1
    Info (12023): Found entity 2: Supercar_Test File: /home/riccardo/Documenti/Esercizio_1110/Supercar_Test.v Line: 3
Warning (10261): Verilog HDL Event Control warning at cntUP.v(15): Event Control contains a complex event expression File: /home/riccardo/Documenti/Esercizio_1110/cntUP.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cntUP.v
    Info (12023): Found entity 1: cntUP File: /home/riccardo/Documenti/Esercizio_1110/cntUP.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clockdivider2.v
    Info (12023): Found entity 1: clockdivider2 File: /home/riccardo/Documenti/Esercizio_1110/clockdivider2.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Supercar.v(45): created implicit net for "load" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 45
Info (12127): Elaborating entity "Supercar" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Supercar.v(51): truncated value with size 7 to match size of target (4) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 51
Warning (10230): Verilog HDL assignment warning at Supercar.v(52): truncated value with size 7 to match size of target (4) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 52
Warning (10230): Verilog HDL assignment warning at Supercar.v(53): truncated value with size 7 to match size of target (4) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 53
Warning (10230): Verilog HDL assignment warning at Supercar.v(54): truncated value with size 7 to match size of target (4) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 54
Warning (10230): Verilog HDL assignment warning at Supercar.v(66): truncated value with size 32 to match size of target (4) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 66
Warning (10230): Verilog HDL assignment warning at Supercar.v(70): truncated value with size 32 to match size of target (4) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 70
Critical Warning (10237): Verilog HDL warning at Supercar.v(85): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 85
Critical Warning (10237): Verilog HDL warning at Supercar.v(86): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 86
Critical Warning (10237): Verilog HDL warning at Supercar.v(87): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 87
Critical Warning (10237): Verilog HDL warning at Supercar.v(88): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 88
Warning (10240): Verilog HDL Always Construct warning at Supercar.v(47): inferring latch(es) for variable "val0", which holds its previous value in one or more paths through the always construct File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 47
Info (10041): Inferred latch for "val0[0]" at Supercar.v(47) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 47
Info (10041): Inferred latch for "val0[1]" at Supercar.v(47) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 47
Info (10041): Inferred latch for "val0[2]" at Supercar.v(47) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 47
Info (10041): Inferred latch for "val0[3]" at Supercar.v(47) File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 47
Info (12128): Elaborating entity "display7seg" for hierarchy "display7seg:seg_zero" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 39
Info (12128): Elaborating entity "clockdivider" for hierarchy "clockdivider:clk2Hz" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 43
Info (12128): Elaborating entity "clockdivider2" for hierarchy "clockdivider2:clk10hz" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 44
Info (12128): Elaborating entity "cntUP" for hierarchy "cntUP:srDX" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 45
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/riccardo/Documenti/Esercizio_1110/cntUP.v Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 4
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register startDX[0] will power up to Low File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 62
Info (144001): Generated suppressed messages file /home/riccardo/Documenti/Esercizio_1110/output_files/Supercar.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/riccardo/Documenti/Esercizio_1110/Supercar.v Line: 3
Info (21057): Implemented 266 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 213 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 974 megabytes
    Info: Processing ended: Tue Oct 22 10:58:19 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/riccardo/Documenti/Esercizio_1110/output_files/Supercar.map.smsg.


