<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../AluIntegrationTest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../SE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../SL1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../ZE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../alu16b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../mux2x16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../mux4x16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="../reg16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AluTest.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AluTest_AluTest_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AluTest_AluTest_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AluTest_AluTest_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AluTest_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SE.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SL1.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ZE.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="add1b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu16b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu1b.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux2x16.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4x16.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4x16_mux4x16_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux4x16_mux4x16_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mux4x16_mux4x16_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg16.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1581479544" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1581479544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581549410" xil_pn:in_ck="-7282707571384774149" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1581549410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../TestALUIntegration.v"/>
      <outfile xil_pn:name="../TestMux4x16.v"/>
    </transform>
    <transform xil_pn:end_ts="1581548833" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8477487767955363653" xil_pn:start_ts="1581548833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581548847" xil_pn:in_ck="3106489976912285498" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5438649455406861319" xil_pn:start_ts="1581548833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AluTest.vf"/>
      <outfile xil_pn:name="SE.vf"/>
      <outfile xil_pn:name="SL1.vf"/>
      <outfile xil_pn:name="ZE.vf"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu16b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="mux2x16.vf"/>
      <outfile xil_pn:name="mux4x16.vf"/>
      <outfile xil_pn:name="reg16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1581548847" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7221661242171135007" xil_pn:start_ts="1581548847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581549410" xil_pn:in_ck="3999126823042130805" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1581549410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../TestALUIntegration.v"/>
      <outfile xil_pn:name="../TestMux4x16.v"/>
      <outfile xil_pn:name="AluTest.vf"/>
      <outfile xil_pn:name="SE.vf"/>
      <outfile xil_pn:name="SL1.vf"/>
      <outfile xil_pn:name="ZE.vf"/>
      <outfile xil_pn:name="add1b.vf"/>
      <outfile xil_pn:name="alu16b.vf"/>
      <outfile xil_pn:name="alu1b.vf"/>
      <outfile xil_pn:name="mux2x16.vf"/>
      <outfile xil_pn:name="mux4x16.vf"/>
      <outfile xil_pn:name="reg16.vf"/>
    </transform>
    <transform xil_pn:end_ts="1581549415" xil_pn:in_ck="3999126823042130805" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="16770570114303826" xil_pn:start_ts="1581549410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AluTest_AluTest_sch_tb_beh.prj"/>
      <outfile xil_pn:name="AluTest_AluTest_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1581549415" xil_pn:in_ck="-307130728233485322" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7469130349162399211" xil_pn:start_ts="1581549415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AluTest_AluTest_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
