{"vcs1":{"timestamp_begin":1731123746.238771243, "rt":2.07, "ut":0.47, "st":0.24}}
{"vcselab":{"timestamp_begin":1731123748.394842769, "rt":1.03, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1731123749.504429874, "rt":0.36, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731123745.532458297}
{"VCS_COMP_START_TIME": 1731123745.532458297}
{"VCS_COMP_END_TIME": 1731123758.321792682}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231552}}
