library ieee;
use ieee.std_logic_1164.all;

entity latche is
port(r,s : in std_logic;
		q,qb: out std_logic);
end latche;

architecture arq of latche is
signal state : std_logic;
begin

--q <=(not s) nand qb;
--qb <= (not r) nand q;  q,qb: buffer std_logic

q <= state;
qb <= not state;

process(r,s)
begin
if(r ='1') then
	state <= '0';
elsif (s='1') then
	state <= '1';
end if;
end process;
end arq;
