<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-07-12T02:00:29Z</updated>
  <subtitle>Daily Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>bespoke-silicon-group/bsg_manycore</title>
    <updated>2022-07-12T02:00:29Z</updated>
    <id>tag:github.com,2022-07-12:/bespoke-silicon-group/bsg_manycore</id>
    <link href="https://github.com/bespoke-silicon-group/bsg_manycore" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Tile based architecture designed for computing efficiency, scalability and generality&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>chipsalliance/f4pga-xc-fasm2bels</title>
    <updated>2022-07-12T02:00:29Z</updated>
    <id>tag:github.com,2022-07-12:/chipsalliance/f4pga-xc-fasm2bels</id>
    <link href="https://github.com/chipsalliance/f4pga-xc-fasm2bels" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Library to convert a FASM file into BELs importable into Vivado.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>