<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_A_U_cbef4870</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_cbef4870'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_A_U_cbef4870')">rsnoc_z_H_R_G_G2_A_U_cbef4870</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.11</td>
<td class="s6 cl rt"><a href="mod284.html#Line" > 69.81</a></td>
<td class="s4 cl rt"><a href="mod284.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod284.html#Toggle" >  0.57</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod284.html#Branch" > 56.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod284.html#inst_tag_78791"  onclick="showContent('inst_tag_78791')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia</a></td>
<td class="s4 cl rt"> 43.11</td>
<td class="s6 cl rt"><a href="mod284.html#Line" > 69.81</a></td>
<td class="s4 cl rt"><a href="mod284.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod284.html#Toggle" >  0.57</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod284.html#Branch" > 56.62</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_G2_A_U_cbef4870'>
<hr>
<a name="inst_tag_78791"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_78791" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.11</td>
<td class="s6 cl rt"><a href="mod284.html#Line" > 69.81</a></td>
<td class="s4 cl rt"><a href="mod284.html#Cond" > 45.45</a></td>
<td class="s0 cl rt"><a href="mod284.html#Toggle" >  0.57</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod284.html#Branch" > 56.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 73.54</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s0 cl rt">  4.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.35</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.96</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod3.html#inst_tag_190" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305339" id="tag_urg_inst_305339">Ica</a></td>
<td class="s7 cl rt"> 74.18</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 11.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1003.html#inst_tag_305340" id="tag_urg_inst_305340">Ioa</a></td>
<td class="s7 cl rt"> 74.18</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 11.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod228.html#inst_tag_44874" id="tag_urg_inst_44874">uci9fed057fec</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254271" id="tag_urg_inst_254271">ud124</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159566" id="tag_urg_inst_159566">ud126</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_253069" id="tag_urg_inst_253069">ud14</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod780_0.html#inst_tag_254270" id="tag_urg_inst_254270">ud44</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod459.html#inst_tag_159565" id="tag_urg_inst_159565">ud97</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267222" id="tag_urg_inst_267222">ue</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267221" id="tag_urg_inst_267221">ue43</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267223" id="tag_urg_inst_267223">ue620</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod827.html#inst_tag_267224" id="tag_urg_inst_267224">ue87</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod915.html#inst_tag_298417" id="tag_urg_inst_298417">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_A_U_cbef4870'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod284.html" >rsnoc_z_H_R_G_G2_A_U_cbef4870</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>159</td><td>111</td><td>69.81</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>118563</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118666</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118671</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118676</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118681</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118686</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118691</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118696</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118701</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118784</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118792</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118798</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118803</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118808</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118813</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118818</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118823</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118828</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118833</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118838</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118843</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118850</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118855</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118860</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118865</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118870</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118875</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118880</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118885</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118890</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118910</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118916</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>118922</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>118937</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>119008</td><td>17</td><td>9</td><td>52.94</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119031</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119045</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119059</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119073</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119087</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119101</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119115</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119129</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119143</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119157</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119171</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119185</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119199</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119213</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119227</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119241</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>119255</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
118562                  	assign u_ab35 = OrdKeyEn [4] | Ord_KeyMatchId [4] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
118563     1/1          	assign NextPndCnt_4 = u_ab35 ? OrdCam_4_PndCnt + 4'b0001 : OrdCam_4_PndCnt - 4'b0001;
118564     <font color = "red">0/1     ==>  	assign u_123a = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [5];</font>
118565     <font color = "red">0/1     ==>  	assign u_de8c = OrdKeyEn [5] | Ord_KeyMatchId [5] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;</font>
118566     <font color = "red">0/1     ==>  	assign NextPndCnt_5 = u_de8c ? OrdCam_5_PndCnt + 4'b0001 : OrdCam_5_PndCnt - 4'b0001;</font>
118567     1/1          	assign u_1636 = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [6];
118568     <font color = "red">0/1     ==>  	assign u_70d9 = OrdKeyEn [6] | Ord_KeyMatchId [6] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;</font>
118569     <font color = "red">0/1     ==>  	assign NextPndCnt_6 = u_70d9 ? OrdCam_6_PndCnt + 4'b0001 : OrdCam_6_PndCnt - 4'b0001;</font>
118570                  	assign u_4e80 = Rsp_GenLast &amp; Rsp_GenNext &amp; Ord_Free [7];
118571                  	assign u_3e4f = OrdKeyEn [7] | Ord_KeyMatchId [7] &amp; Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
118572                  	assign NextPndCnt_7 = u_3e4f ? OrdCam_7_PndCnt + 4'b0001 : OrdCam_7_PndCnt - 4'b0001;
118573                  	assign Ord_FreeCxt = Ord_Free &amp; u_ab1f;
118574                  	assign Vld_Ord = Vld_CxtAlloc &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch;
118575                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud133( .I( Rsp_OrdPtr ) , .O( Ord_Free ) );
118576                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118577                  		if ( ! Sys_Clk_RstN )
118578                  			OrdCam_0_PndCnt &lt;= #1.0 ( 4'b0 );
118579                  		else if ( u_3093 ^ u_3604 )
118580                  			OrdCam_0_PndCnt &lt;= #1.0 ( NextPndCnt_0 );
118581                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118582                  		if ( ! Sys_Clk_RstN )
118583                  			OrdCam_1_PndCnt &lt;= #1.0 ( 4'b0 );
118584                  		else if ( u_2da8 ^ u_7f2 )
118585                  			OrdCam_1_PndCnt &lt;= #1.0 ( NextPndCnt_1 );
118586                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118587                  		if ( ! Sys_Clk_RstN )
118588                  			OrdCam_2_PndCnt &lt;= #1.0 ( 4'b0 );
118589                  		else if ( u_afbb ^ u_f2fb )
118590                  			OrdCam_2_PndCnt &lt;= #1.0 ( NextPndCnt_2 );
118591                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118592                  		if ( ! Sys_Clk_RstN )
118593                  			OrdCam_3_PndCnt &lt;= #1.0 ( 4'b0 );
118594                  		else if ( u_44a3 ^ u_5219 )
118595                  			OrdCam_3_PndCnt &lt;= #1.0 ( NextPndCnt_3 );
118596                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118597                  		if ( ! Sys_Clk_RstN )
118598                  			OrdCam_4_PndCnt &lt;= #1.0 ( 4'b0 );
118599                  		else if ( u_ab35 ^ u_e38d )
118600                  			OrdCam_4_PndCnt &lt;= #1.0 ( NextPndCnt_4 );
118601                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118602                  		if ( ! Sys_Clk_RstN )
118603                  			OrdCam_5_PndCnt &lt;= #1.0 ( 4'b0 );
118604                  		else if ( u_de8c ^ u_123a )
118605                  			OrdCam_5_PndCnt &lt;= #1.0 ( NextPndCnt_5 );
118606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118607                  		if ( ! Sys_Clk_RstN )
118608                  			OrdCam_6_PndCnt &lt;= #1.0 ( 4'b0 );
118609                  		else if ( u_70d9 ^ u_1636 )
118610                  			OrdCam_6_PndCnt &lt;= #1.0 ( NextPndCnt_6 );
118611                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118612                  		if ( ! Sys_Clk_RstN )
118613                  			OrdCam_7_PndCnt &lt;= #1.0 ( 4'b0 );
118614                  		else if ( u_3e4f ^ u_4e80 )
118615                  			OrdCam_7_PndCnt &lt;= #1.0 ( NextPndCnt_7 );
118616                  	rsnoc_z_T_C_S_C_L_R_R_8 ur(
118617                  		.I(			{	NextPndCnt_0 == 4'b0
118618                  			,	NextPndCnt_1 == 4'b0
118619                  			,	NextPndCnt_2 == 4'b0
118620                  			,	NextPndCnt_3 == 4'b0
118621                  			,	NextPndCnt_4 == 4'b0
118622                  			,	NextPndCnt_5 == 4'b0
118623                  			,	NextPndCnt_6 == 4'b0
118624                  			,	NextPndCnt_7 == 4'b0
118625                  			}
118626                  		)
118627                  	,	.O( u_ab1f )
118628                  	);
118629                  	rsnoc_z_H_R_U_C_C_A_eb725436 Ioa(
118630                  		.CxtUsed( Ord_Used )
118631                  	,	.FreeCxt( Ord_FreeCxt )
118632                  	,	.FreeVld( Rsp_GenLast &amp; Rsp_GenNext )
118633                  	,	.NewCxt( New_OrdIdDec )
118634                  	,	.NewRdy( Rdy_Ord )
118635                  	,	.NewVld( Vld_Ord )
118636                  	,	.Sys_Clk( Sys_Clk )
118637                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
118638                  	,	.Sys_Clk_En( Sys_Clk_En )
118639                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
118640                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
118641                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
118642                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
118643                  	,	.Sys_Pwr_Idle( )
118644                  	,	.Sys_Pwr_WakeUp( )
118645                  	);
118646                  	assign OrdKeyEn = u_2638 &amp; { 8 { Vld_Ord }  };
118647                  	assign OrdCam_7_Key = u_7ba1;
118648                  	assign OrdKeyMatchId_7 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [7];
118649                  	assign OrdCam_6_Key = u_5121;
118650                  	assign OrdKeyMatchId_6 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [6];
118651                  	assign OrdCam_5_Key = u_7697;
118652                  	assign OrdKeyMatchId_5 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [5];
118653                  	assign OrdCam_4_Key = u_7d13;
118654                  	assign OrdKeyMatchId_4 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [4];
118655                  	assign OrdCam_3_Key = u_31e2;
118656                  	assign OrdKeyMatchId_3 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [3];
118657                  	assign OrdCam_2_Key = u_c23c;
118658                  	assign OrdKeyMatchId_2 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [2];
118659                  	assign OrdCam_1_Key = u_72fa;
118660                  	assign OrdKeyMatchId_1 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [1];
118661                  	assign OrdCam_0_Key = u_a25;
118662                  	assign OrdKeyMatchId_0 = ( Ord_Key &amp; ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key &amp; ~ OrdKeyMatchIdMask ) &amp; Ord_Used [0];
118663                  	assign Ord_KeyMatchId =
118664                  		{
118665                  		OrdKeyMatchId_7
118666     1/1          		,
118667     1/1          		OrdKeyMatchId_6
118668     1/1          		,
118669     <font color = "red">0/1     ==>  		OrdKeyMatchId_5</font>
                        MISSING_ELSE
118670                  		,
118671     1/1          		OrdKeyMatchId_4
118672     1/1          		,
118673     1/1          		OrdKeyMatchId_3
118674     <font color = "red">0/1     ==>  		,</font>
                        MISSING_ELSE
118675                  		OrdKeyMatchId_2
118676     1/1          		,
118677     1/1          		OrdKeyMatchId_1
118678     1/1          		,
118679     <font color = "red">0/1     ==>  		OrdKeyMatchId_0</font>
                        MISSING_ELSE
118680                  		};
118681     1/1          	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
118682     1/1          	assign CxtOpen = ~ First;
118683     1/1          	assign Go_Ord =
118684     <font color = "red">0/1     ==>  				GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre</font>
                        MISSING_ELSE
118685                  			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId &amp; ~ Ord_ValMatchId ) ) &amp; ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
118686     1/1          				)
118687     1/1          		|	CxtOpen &amp; CxtEmpty;
118688     1/1          	assign RxAbort = RxPre &amp; ~ GenRx_Req_Lock;
118689     <font color = "red">0/1     ==>  	assign GoPkt = Go_CxtAlloc &amp; Go_Ord | RxAbort;</font>
                        MISSING_ELSE
118690                  	assign GenTx_Req_Vld = GenRx_Req_Vld &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
118691     1/1          	assign NextTx = GenTx_Req_Vld &amp; GenTx_Req_Rdy;
118692     1/1          	assign CmdTx_CxtId = First ? Cxt_Id : Cxt_IdR;
118693     1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue79( .I( CxtId ) , .O( u_5844 ) );
118694     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
118695                  		if ( ! Sys_Clk_RstN )
118696     1/1          			Cxt_IdR &lt;= #1.0 ( 3'b0 );
118697     1/1          		else if ( Vld_CxtAlloc )
118698     1/1          			Cxt_IdR &lt;= #1.0 ( u_5844 );
118699     <font color = "red">0/1     ==>  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );</font>
                        MISSING_ELSE
118700                  	rsnoc_z_T_C_S_C_L_R_C_I7337ba030b_L9 uci7337ba030b( .I_43210( PathZ ) , .O( Aper_PathId ) );
118701     1/1          	rsnoc_z_T_C_S_C_L_R_E_z_8 ue662( .I( Ord_KeyMatchId ) , .O( u_5e6b ) );
118702     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118703     1/1          		if ( ! Sys_Clk_RstN )
118704     <font color = "red">0/1     ==>  			Ret_OrdId &lt;= #1.0 ( 4'b0 );</font>
                        MISSING_ELSE
118705                  		else if ( Vld_CxtAlloc )
118706                  			Ret_OrdId &lt;= #1.0 ( Cxt_OrdPtr );
118707                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t8 ud162( .I( Ret_OrdId ) , .O( u_2f72 ) );
118708                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118709                  		if ( ! Sys_Clk_RstN )
118710                  			u_4445 &lt;= #1.0 ( 5'b0 );
118711                  		else if ( OrdValEn [7] )
118712                  			u_4445 &lt;= #1.0 ( Ord_Val );
118713                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118714                  		if ( ! Sys_Clk_RstN )
118715                  			u_ab8a &lt;= #1.0 ( 5'b0 );
118716                  		else if ( OrdValEn [6] )
118717                  			u_ab8a &lt;= #1.0 ( Ord_Val );
118718                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118719                  		if ( ! Sys_Clk_RstN )
118720                  			u_8b74 &lt;= #1.0 ( 5'b0 );
118721                  		else if ( OrdValEn [5] )
118722                  			u_8b74 &lt;= #1.0 ( Ord_Val );
118723                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118724                  		if ( ! Sys_Clk_RstN )
118725                  			u_e6e4 &lt;= #1.0 ( 5'b0 );
118726                  		else if ( OrdValEn [4] )
118727                  			u_e6e4 &lt;= #1.0 ( Ord_Val );
118728                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118729                  		if ( ! Sys_Clk_RstN )
118730                  			u_e35c &lt;= #1.0 ( 5'b0 );
118731                  		else if ( OrdValEn [3] )
118732                  			u_e35c &lt;= #1.0 ( Ord_Val );
118733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118734                  		if ( ! Sys_Clk_RstN )
118735                  			u_cddf &lt;= #1.0 ( 5'b0 );
118736                  		else if ( OrdValEn [2] )
118737                  			u_cddf &lt;= #1.0 ( Ord_Val );
118738                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118739                  		if ( ! Sys_Clk_RstN )
118740                  			u_9c35 &lt;= #1.0 ( 5'b0 );
118741                  		else if ( OrdValEn [1] )
118742                  			u_9c35 &lt;= #1.0 ( Ord_Val );
118743                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118744                  		if ( ! Sys_Clk_RstN )
118745                  			u_1c99 &lt;= #1.0 ( 5'b0 );
118746                  		else if ( OrdValEn [0] )
118747                  			u_1c99 &lt;= #1.0 ( Ord_Val );
118748                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118749                  		if ( ! Sys_Clk_RstN )
118750                  			u_a53f &lt;= #1.0 ( 1'b0 );
118751                  		else if ( u_148 )
118752                  			u_a53f &lt;= #1.0 ( u_fa9e );
118753                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118754                  		if ( ! Sys_Clk_RstN )
118755                  			u_14a &lt;= #1.0 ( 1'b0 );
118756                  		else if ( GenTx_Req_Vld )
118757                  			u_14a &lt;= #1.0 ( GenTx_Req_Rdy );
118758                  	rsnoc_z_T_C_S_C_L_R_E_z_8 ue123( .I( New_OrdIdDec ) , .O( New_OrdId ) );
118759                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t8 ud160( .I( New_OrdId ) , .O( u_2638 ) );
118760                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118761                  		if ( ! Sys_Clk_RstN )
118762                  			u_7ba1 &lt;= #1.0 ( 5'b0 );
118763                  		else if ( OrdKeyEn [7] )
118764                  			u_7ba1 &lt;= #1.0 ( Ord_Key );
118765                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118766                  		if ( ! Sys_Clk_RstN )
118767                  			u_5121 &lt;= #1.0 ( 5'b0 );
118768                  		else if ( OrdKeyEn [6] )
118769                  			u_5121 &lt;= #1.0 ( Ord_Key );
118770                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118771                  		if ( ! Sys_Clk_RstN )
118772                  			u_7697 &lt;= #1.0 ( 5'b0 );
118773                  		else if ( OrdKeyEn [5] )
118774                  			u_7697 &lt;= #1.0 ( Ord_Key );
118775                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118776                  		if ( ! Sys_Clk_RstN )
118777                  			u_7d13 &lt;= #1.0 ( 5'b0 );
118778                  		else if ( OrdKeyEn [4] )
118779                  			u_7d13 &lt;= #1.0 ( Ord_Key );
118780                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118781                  		if ( ! Sys_Clk_RstN )
118782                  			u_31e2 &lt;= #1.0 ( 5'b0 );
118783                  		else if ( OrdKeyEn [3] )
118784     1/1          			u_31e2 &lt;= #1.0 ( Ord_Key );
118785     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118786     1/1          		if ( ! Sys_Clk_RstN )
118787     <font color = "red">0/1     ==>  			u_c23c &lt;= #1.0 ( 5'b0 );</font>
                        MISSING_ELSE
118788                  		else if ( OrdKeyEn [2] )
118789                  			u_c23c &lt;= #1.0 ( Ord_Key );
118790                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118791                  		if ( ! Sys_Clk_RstN )
118792     1/1          			u_72fa &lt;= #1.0 ( 5'b0 );
118793     1/1          		else if ( OrdKeyEn [1] )
118794     1/1          			u_72fa &lt;= #1.0 ( Ord_Key );
118795     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
118796                  		if ( ! Sys_Clk_RstN )
118797                  			u_a25 &lt;= #1.0 ( 5'b0 );
118798     1/1          		else if ( OrdKeyEn [0] )
118799     1/1          			u_a25 &lt;= #1.0 ( Ord_Key );
118800     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118801     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
118802                  			First &lt;= #1.0 ( 1'b1 );
118803     1/1          		else if ( CmdRx_Vld &amp; NextTx )
118804     1/1          			First &lt;= #1.0 ( ~ CmdRx_Split );
118805     1/1          	assign CmdTx_Err = CmdRx_Err;
118806     <font color = "red">0/1     ==>  	assign CmdTx_MatchId = CmdRx_MatchId;</font>
                        MISSING_ELSE
118807                  	assign CmdTx_Split = CmdRx_Split;
118808     1/1          	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
118809     1/1          	assign CmdTx_StrmValid = CmdRx_StrmValid;
118810     1/1          	assign CmdTx_Vld = CmdRx_Vld;
118811     <font color = "red">0/1     ==>  	assign u_2393 = GenRx_Req_Data;</font>
                        MISSING_ELSE
118812                  	assign u_828c = u_2393;
118813     1/1          	assign upreStrm_Len1W = u_828c [7:0];
118814     1/1          	assign Len1W = upreStrm_Len1W;
118815     1/1          	assign upreStrm_AddrLsb = u_828c [18:12];
118816     <font color = "red">0/1     ==>  	assign Addr = upreStrm_AddrLsb;</font>
                        MISSING_ELSE
118817                  	assign u_c4ee = Addr [6:2];
118818     1/1          	assign u_b175 = GenRx_Req_Data [31:28];
118819     1/1          	assign u_bcde = RxPre &amp; u_b175 == 4'b1101;
118820     1/1          	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118821     <font color = "red">0/1     ==>  		if ( ! Sys_Clk_RstN )</font>
                        MISSING_ELSE
118822                  			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( 2'b0 );
118823     1/1          		else if ( u_bcde &amp; CmdRx_Vld &amp; NextTx )
118824     1/1          			Cxt_StrmLen1wOrAddrw &lt;= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
118825     1/1          	assign Cxt_StrmRatio = u_eb20 &amp; { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
118826     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )</font>
                        MISSING_ELSE
118827                  		if ( ! Sys_Clk_RstN )
118828     1/1          			u_eb20 &lt;= #1.0 ( 2'b0 );
118829     1/1          		else if ( CmdRx_Vld &amp; NextTx )
118830     1/1          			u_eb20 &lt;= #1.0 ( CmdRx_StrmRatio &amp; { 2 { u_bcde }  } );
118831     <font color = "red">0/1     ==>  	assign Cxt_StrmType = u_78f7 &amp; GenRx_Req_Opc == 3'b000;</font>
                        MISSING_ELSE
118832                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
118833     1/1          		if ( ! Sys_Clk_RstN )
118834     1/1          			u_78f7 &lt;= #1.0 ( 1'b0 );
118835     1/1          		else if ( CmdRx_Vld &amp; NextTx )
118836     <font color = "red">0/1     ==>  			u_78f7 &lt;= #1.0 ( CmdRx_StrmType &amp; u_bcde );</font>
                        MISSING_ELSE
118837                  	assign Cxt_Update_BufId = 1'b0;
118838     1/1          	assign Cxt_Update_PktCnt1 = CmdRx_Vld &amp; ~ First &amp; NextTx &amp; ~ RxPre;
118839     1/1          	assign Cxt_Used = CxtUsed;
118840     1/1          	assign Cxt_Write = Vld_CxtAlloc;
118841     <font color = "red">0/1     ==>  	assign u_7925 = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; First &amp; ~ Rdy_CxtAlloc;</font>
                        MISSING_ELSE
118842                  	assign u_7377 =
118843     1/1          							CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxPre &amp; First &amp; ~ GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ Ord_KeyMatch &amp; ~ Rdy_Ord;
118844     1/1          	assign Stall_Ordering_On = CmdRx_Vld &amp; GenRx_Req_Vld &amp; ~ RxAbort &amp; ~ Go_Ord;
118845     1/1          	always @(
118846     <font color = "red">0/1     ==>  			Stall_Ordering_On  or u_7377  or u_7925</font>
                        MISSING_ELSE
118847                  	) begin
118848                  		if ( u_7925 )
118849                  			DbgStall = 3'b001 ;
118850     1/1          		else if ( u_7377 )
118851     1/1          			DbgStall = 3'b011 ;
118852     1/1          		else if ( Stall_Ordering_On )
118853     <font color = "red">0/1     ==>  			DbgStall = 3'b100 ;</font>
                        MISSING_ELSE
118854                  		else	DbgStall = 3'b000 ;
118855     1/1          	end
118856     1/1          	assign GenRx_Req_Rdy = GenTx_Req_Rdy &amp; ( CmdRx_Vld &amp; GoPkt | ~ CmdRx_Vld );
118857     1/1          	assign GenTx_Req_Addr = GenRx_Req_Addr &amp; IdInfo_AddrMask;
118858     <font color = "red">0/1     ==>  	assign GenTx_Req_Be = GenRx_Req_Be;</font>
                        MISSING_ELSE
118859                  	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
118860     1/1          	assign GenTx_Req_Data = GenRx_Req_Data;
118861     1/1          	assign GenTx_Req_Last = GenRx_Req_Last;
118862     1/1          	assign GenTx_Req_Len1 = GenRx_Req_Len1;
118863     <font color = "red">0/1     ==>  	assign GenTx_Req_Lock = GenRx_Req_Lock;</font>
                        MISSING_ELSE
118864                  	assign GenTx_Req_Opc = GenRx_Req_Opc;
118865     1/1          	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
118866     1/1          	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
118867     1/1          	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
118868     <font color = "red">0/1     ==>  	assign GenTx_Req_User = GenRx_Req_User;</font>
                        MISSING_ELSE
118869                  	assign IdInfo_Id = CmdRx_MatchId &amp; ~ { 5 { ( CmdRx_MatchId == 5'b11111 ) }  };
118870     1/1          	assign Shortage =
118871     1/1          					( ~ Go_CxtAlloc | ~ Ord_KeyMatch &amp; ~ Rdy_Ord &amp; ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered &amp; ~ RxPre ) )
118872     1/1          				&amp;
118873     <font color = "red">0/1     ==>  				CmdRx_Vld</font>
                        MISSING_ELSE
118874                  			&amp;
118875     1/1          			GenRx_Req_Vld
118876     1/1          		&amp;	~ RxAbort;
118877     1/1          	assign u_e2f1 = Ord_KeyMatchId [0];
118878     <font color = "red">0/1     ==>  	assign u_22b9 = Ord_KeyMatchId [1];</font>
                        MISSING_ELSE
118879                  	assign u_5fa = Ord_KeyMatchId [2];
118880     1/1          	assign u_97c4 = Ord_KeyMatchId [3];
118881     1/1          	assign u_b0b7 = Ord_KeyMatchId [4];
118882     1/1          	assign u_5007 = Ord_KeyMatchId [5];
118883     <font color = "red">0/1     ==>  	assign u_5955 = Ord_KeyMatchId [6];</font>
                        MISSING_ELSE
118884                  	assign u_2a1f = Ord_KeyMatchId [7];
118885     1/1          	assign Stall_Ordering_Id = u_6cd9;
118886     1/1          	always @(
118887     1/1          			OrdCam_0_Val
118888     <font color = "red">0/1     ==>  			 or</font>
                        MISSING_ELSE
118889                  			OrdCam_1_Val
118890     1/1          			 or
118891     1/1          			OrdCam_2_Val
118892     1/1          			 or
118893     <font color = "red">0/1     ==>  			OrdCam_3_Val</font>
                        MISSING_ELSE
118894                  			 or
118895                  			OrdCam_4_Val
118896                  			 or
118897                  			OrdCam_5_Val
118898                  			 or
118899                  			OrdCam_6_Val
118900                  			 or
118901                  			OrdCam_7_Val
118902                  			 or
118903                  			u_22b9
118904                  			 or
118905                  			u_2a1f
118906                  			 or
118907                  			u_5007
118908                  			 or
118909                  			u_5955
118910     1/1          			 or
118911     1/1          			u_5fa
118912     1/1          			 or
118913     <font color = "red">0/1     ==>  			u_97c4</font>
                        MISSING_ELSE
118914                  			 or
118915                  			u_b0b7
118916     1/1          			 or
118917     1/1          			u_e2f1
118918     1/1          	) begin
118919     <font color = "red">0/1     ==>  		if ( u_e2f1 )</font>
                        MISSING_ELSE
118920                  			u_6cd9 = OrdCam_0_Val ;
118921                  		else if ( u_22b9 )
118922     1/1          			u_6cd9 = OrdCam_1_Val ;
118923     1/1          		else if ( u_5fa )
118924     1/1          			u_6cd9 = OrdCam_2_Val ;
118925     <font color = "red">0/1     ==>  		else if ( u_97c4 )</font>
                        MISSING_ELSE
118926                  			u_6cd9 = OrdCam_3_Val ;
118927                  		else if ( u_b0b7 )
118928                  			u_6cd9 = OrdCam_4_Val ;
118929                  		else if ( u_5007 )
118930                  			u_6cd9 = OrdCam_5_Val ;
118931                  		else if ( u_5955 )
118932                  			u_6cd9 = OrdCam_6_Val ;
118933                  		else if ( u_2a1f )
118934                  			u_6cd9 = OrdCam_7_Val ;
118935                  		else	u_6cd9 = 5'b0 ;
118936                  	end
118937     1/1          	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
118938     <font color = "red">0/1     ==>  	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;</font>
118939     1/1          	// synopsys translate_off
118940     <font color = "red">0/1     ==>  	// synthesis translate_off</font>
118941     1/1          	always @( posedge Sys_Clk )
118942     <font color = "red">0/1     ==>  		if ( Sys_Clk == 1'b1 )</font>
118943     1/1          			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
118944                  				dontStop = 0;
118945                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
118946                  				if (!dontStop) begin
118947                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[G2T] - Illegal SrcId val considering the srcIdMask.&quot; );
118948                  					$stop;
118949                  				end
118950                  			end
118951                  	// synthesis translate_on
118952                  	// synopsys translate_on
118953                  	// synopsys translate_off
118954                  	// synthesis translate_off
118955                  	always @( posedge Sys_Clk )
118956                  		if ( Sys_Clk == 1'b1 )
118957                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b1111 &amp; u_3093 &amp; ~ u_3604 ) !== 1'b0 ) begin
118958                  				dontStop = 0;
118959                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
118960                  				if (!dontStop) begin
118961                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt overflow.&quot; );
118962                  					$stop;
118963                  				end
118964                  			end
118965                  	// synthesis translate_on
118966                  	// synopsys translate_on
118967                  	// synopsys translate_off
118968                  	// synthesis translate_off
118969                  	always @( posedge Sys_Clk )
118970                  		if ( Sys_Clk == 1'b1 )
118971                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_0_PndCnt == 4'b0 &amp; ~ u_3093 &amp; u_3604 ) !== 1'b0 ) begin
118972                  				dontStop = 0;
118973                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
118974                  				if (!dontStop) begin
118975                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.0.PndCnt underflow.&quot; );
118976                  					$stop;
118977                  				end
118978                  			end
118979                  	// synthesis translate_on
118980                  	// synopsys translate_on
118981                  	// synopsys translate_off
118982                  	// synthesis translate_off
118983                  	always @( posedge Sys_Clk )
118984                  		if ( Sys_Clk == 1'b1 )
118985                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_1_PndCnt == 4'b1111 &amp; u_2da8 &amp; ~ u_7f2 ) !== 1'b0 ) begin
118986                  				dontStop = 0;
118987                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
118988                  				if (!dontStop) begin
118989                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.1.PndCnt overflow.&quot; );
118990                  					$stop;
118991                  				end
118992                  			end
118993                  	// synthesis translate_on
118994                  	// synopsys translate_on
118995                  	// synopsys translate_off
118996                  	// synthesis translate_off
118997                  	always @( posedge Sys_Clk )
118998                  		if ( Sys_Clk == 1'b1 )
118999                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_1_PndCnt == 4'b0 &amp; ~ u_2da8 &amp; u_7f2 ) !== 1'b0 ) begin
119000                  				dontStop = 0;
119001                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119002                  				if (!dontStop) begin
119003                  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.1.PndCnt underflow.&quot; );
119004                  					$stop;
119005                  				end
119006                  			end
119007                  	// synthesis translate_on
119008     1/1          	// synopsys translate_on
119009     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
119010     1/1          	// synthesis translate_off
119011     <font color = "red">0/1     ==>  	always @( posedge Sys_Clk )</font>
119012     1/1          		if ( Sys_Clk == 1'b1 )
119013     <font color = "red">0/1     ==>  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_2_PndCnt == 4'b1111 &amp; u_afbb &amp; ~ u_f2fb ) !== 1'b0 ) begin</font>
119014     1/1          				dontStop = 0;
119015     <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
119016     1/1          				if (!dontStop) begin
119017     <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.2.PndCnt overflow.&quot; );</font>
119018     1/1          					$stop;
119019     <font color = "red">0/1     ==>  				end</font>
119020     1/1          			end
119021     <font color = "red">0/1     ==>  	// synthesis translate_on</font>
119022     1/1          	// synopsys translate_on
119023     <font color = "red">0/1     ==>  	// synopsys translate_off</font>
119024     1/1          	// synthesis translate_off
119025                  	always @( posedge Sys_Clk )
119026                  		if ( Sys_Clk == 1'b1 )
119027                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_2_PndCnt == 4'b0 &amp; ~ u_afbb &amp; u_f2fb ) !== 1'b0 ) begin
119028                  				dontStop = 0;
119029                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119030                  				if (!dontStop) begin
119031     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.2.PndCnt underflow.&quot; );
119032     <font color = "grey">unreachable  </font>					$stop;
119033     <font color = "grey">unreachable  </font>				end
119034     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119035     <font color = "grey">unreachable  </font>	// synthesis translate_on
119036     <font color = "grey">unreachable  </font>	// synopsys translate_on
119037     <font color = "grey">unreachable  </font>	// synopsys translate_off
119038                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119039                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119040                  		if ( Sys_Clk == 1'b1 )
119041                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_3_PndCnt == 4'b1111 &amp; u_44a3 &amp; ~ u_5219 ) !== 1'b0 ) begin
119042                  				dontStop = 0;
119043                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119044                  				if (!dontStop) begin
119045     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.3.PndCnt overflow.&quot; );
119046     <font color = "grey">unreachable  </font>					$stop;
119047     <font color = "grey">unreachable  </font>				end
119048     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119049     <font color = "grey">unreachable  </font>	// synthesis translate_on
119050     <font color = "grey">unreachable  </font>	// synopsys translate_on
119051     <font color = "grey">unreachable  </font>	// synopsys translate_off
119052                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119053                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119054                  		if ( Sys_Clk == 1'b1 )
119055                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_3_PndCnt == 4'b0 &amp; ~ u_44a3 &amp; u_5219 ) !== 1'b0 ) begin
119056                  				dontStop = 0;
119057                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119058                  				if (!dontStop) begin
119059     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.3.PndCnt underflow.&quot; );
119060     <font color = "grey">unreachable  </font>					$stop;
119061     <font color = "grey">unreachable  </font>				end
119062     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119063     <font color = "grey">unreachable  </font>	// synthesis translate_on
119064     <font color = "grey">unreachable  </font>	// synopsys translate_on
119065     <font color = "grey">unreachable  </font>	// synopsys translate_off
119066                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119067                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119068                  		if ( Sys_Clk == 1'b1 )
119069                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_4_PndCnt == 4'b1111 &amp; u_ab35 &amp; ~ u_e38d ) !== 1'b0 ) begin
119070                  				dontStop = 0;
119071                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119072                  				if (!dontStop) begin
119073     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.4.PndCnt overflow.&quot; );
119074     <font color = "grey">unreachable  </font>					$stop;
119075     <font color = "grey">unreachable  </font>				end
119076     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119077     <font color = "grey">unreachable  </font>	// synthesis translate_on
119078     <font color = "grey">unreachable  </font>	// synopsys translate_on
119079     <font color = "grey">unreachable  </font>	// synopsys translate_off
119080                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119081                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119082                  		if ( Sys_Clk == 1'b1 )
119083                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_4_PndCnt == 4'b0 &amp; ~ u_ab35 &amp; u_e38d ) !== 1'b0 ) begin
119084                  				dontStop = 0;
119085                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119086                  				if (!dontStop) begin
119087     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.4.PndCnt underflow.&quot; );
119088     <font color = "grey">unreachable  </font>					$stop;
119089     <font color = "grey">unreachable  </font>				end
119090     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119091     <font color = "grey">unreachable  </font>	// synthesis translate_on
119092     <font color = "grey">unreachable  </font>	// synopsys translate_on
119093     <font color = "grey">unreachable  </font>	// synopsys translate_off
119094                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119095                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119096                  		if ( Sys_Clk == 1'b1 )
119097                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_5_PndCnt == 4'b1111 &amp; u_de8c &amp; ~ u_123a ) !== 1'b0 ) begin
119098                  				dontStop = 0;
119099                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119100                  				if (!dontStop) begin
119101     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.5.PndCnt overflow.&quot; );
119102     <font color = "grey">unreachable  </font>					$stop;
119103     <font color = "grey">unreachable  </font>				end
119104     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119105     <font color = "grey">unreachable  </font>	// synthesis translate_on
119106     <font color = "grey">unreachable  </font>	// synopsys translate_on
119107     <font color = "grey">unreachable  </font>	// synopsys translate_off
119108                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119109                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119110                  		if ( Sys_Clk == 1'b1 )
119111                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_5_PndCnt == 4'b0 &amp; ~ u_de8c &amp; u_123a ) !== 1'b0 ) begin
119112                  				dontStop = 0;
119113                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119114                  				if (!dontStop) begin
119115     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.5.PndCnt underflow.&quot; );
119116     <font color = "grey">unreachable  </font>					$stop;
119117     <font color = "grey">unreachable  </font>				end
119118     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119119     <font color = "grey">unreachable  </font>	// synthesis translate_on
119120     <font color = "grey">unreachable  </font>	// synopsys translate_on
119121     <font color = "grey">unreachable  </font>	// synopsys translate_off
119122                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119123                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119124                  		if ( Sys_Clk == 1'b1 )
119125                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_6_PndCnt == 4'b1111 &amp; u_70d9 &amp; ~ u_1636 ) !== 1'b0 ) begin
119126                  				dontStop = 0;
119127                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119128                  				if (!dontStop) begin
119129     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.6.PndCnt overflow.&quot; );
119130     <font color = "grey">unreachable  </font>					$stop;
119131     <font color = "grey">unreachable  </font>				end
119132     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119133     <font color = "grey">unreachable  </font>	// synthesis translate_on
119134     <font color = "grey">unreachable  </font>	// synopsys translate_on
119135     <font color = "grey">unreachable  </font>	// synopsys translate_off
119136                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119137                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119138                  		if ( Sys_Clk == 1'b1 )
119139                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_6_PndCnt == 4'b0 &amp; ~ u_70d9 &amp; u_1636 ) !== 1'b0 ) begin
119140                  				dontStop = 0;
119141                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119142                  				if (!dontStop) begin
119143     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.6.PndCnt underflow.&quot; );
119144     <font color = "grey">unreachable  </font>					$stop;
119145     <font color = "grey">unreachable  </font>				end
119146     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119147     <font color = "grey">unreachable  </font>	// synthesis translate_on
119148     <font color = "grey">unreachable  </font>	// synopsys translate_on
119149     <font color = "grey">unreachable  </font>	// synopsys translate_off
119150                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119151                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119152                  		if ( Sys_Clk == 1'b1 )
119153                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_7_PndCnt == 4'b1111 &amp; u_3e4f &amp; ~ u_4e80 ) !== 1'b0 ) begin
119154                  				dontStop = 0;
119155                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119156                  				if (!dontStop) begin
119157     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.7.PndCnt overflow.&quot; );
119158     <font color = "grey">unreachable  </font>					$stop;
119159     <font color = "grey">unreachable  </font>				end
119160     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119161     <font color = "grey">unreachable  </font>	// synthesis translate_on
119162     <font color = "grey">unreachable  </font>	// synopsys translate_on
119163     <font color = "grey">unreachable  </font>	// synopsys translate_off
119164                  	// synthesis translate_off
                   <font color = "red">==>  MISSING_ELSE</font>
119165                  	always @( posedge Sys_Clk )
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119166                  		if ( Sys_Clk == 1'b1 )
119167                  			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( OrdCam_7_PndCnt == 4'b0 &amp; ~ u_3e4f &amp; u_4e80 ) !== 1'b0 ) begin
119168                  				dontStop = 0;
119169                  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
119170                  				if (!dontStop) begin
119171     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter OrdCam.7.PndCnt underflow.&quot; );
119172     <font color = "grey">unreachable  </font>					$stop;
119173     <font color = "grey">unreachable  </font>				end
119174     <font color = "grey">unreachable  </font>			end
                   <font color = "red">==>  MISSING_ELSE</font>
119175     <font color = "grey">unreachable  </font>	// synthesis translate_on
119176     <font color = "grey">unreachable  </font>	// synopsys translate_on
119177     <font color = "grey">unreachable  </font>	endmodule
119178                  
                   <font color = "red">==>  MISSING_ELSE</font>
119179                  `timescale 1ps/1ps
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119180                  module rsnoc_z_H_R_G_G2_D_U_2883cf11 (
119181                  	CmdRx_StrmLen1MSB
119182                  ,	CmdRx_StrmRatio
119183                  ,	CmdRx_StrmType
119184                  ,	CmdRx_StrmValid
119185     <font color = "grey">unreachable  </font>,	CmdRx_Vld
119186     <font color = "grey">unreachable  </font>,	CmdTx_CurIsWrite
119187     <font color = "grey">unreachable  </font>,	CmdTx_MatchId
119188     <font color = "grey">unreachable  </font>,	CmdTx_StrmLen1MSB
                   <font color = "red">==>  MISSING_ELSE</font>
119189     <font color = "grey">unreachable  </font>,	CmdTx_StrmRatio
119190     <font color = "grey">unreachable  </font>,	CmdTx_StrmType
119191     <font color = "grey">unreachable  </font>,	CmdTx_StrmValid
119192                  ,	CmdTx_Vld
                   <font color = "red">==>  MISSING_ELSE</font>
119193                  ,	GenRx_Req_Addr
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119194                  ,	GenRx_Req_Be
119195                  ,	GenRx_Req_BurstType
119196                  ,	GenRx_Req_Data
119197                  ,	GenRx_Req_Last
119198                  ,	GenRx_Req_Len1
119199     <font color = "grey">unreachable  </font>,	GenRx_Req_Lock
119200     <font color = "grey">unreachable  </font>,	GenRx_Req_Opc
119201     <font color = "grey">unreachable  </font>,	GenRx_Req_Rdy
119202     <font color = "grey">unreachable  </font>,	GenRx_Req_SeqId
                   <font color = "red">==>  MISSING_ELSE</font>
119203     <font color = "grey">unreachable  </font>,	GenRx_Req_SeqUnOrdered
119204     <font color = "grey">unreachable  </font>,	GenRx_Req_SeqUnique
119205     <font color = "grey">unreachable  </font>,	GenRx_Req_User
119206                  ,	GenRx_Req_Vld
                   <font color = "red">==>  MISSING_ELSE</font>
119207                  ,	GenTx_Req_Addr
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119208                  ,	GenTx_Req_Be
119209                  ,	GenTx_Req_BurstType
119210                  ,	GenTx_Req_Data
119211                  ,	GenTx_Req_Last
119212                  ,	GenTx_Req_Len1
119213     <font color = "grey">unreachable  </font>,	GenTx_Req_Lock
119214     <font color = "grey">unreachable  </font>,	GenTx_Req_Opc
119215     <font color = "grey">unreachable  </font>,	GenTx_Req_Rdy
119216     <font color = "grey">unreachable  </font>,	GenTx_Req_SeqId
                   <font color = "red">==>  MISSING_ELSE</font>
119217     <font color = "grey">unreachable  </font>,	GenTx_Req_SeqUnOrdered
119218     <font color = "grey">unreachable  </font>,	GenTx_Req_SeqUnique
119219     <font color = "grey">unreachable  </font>,	GenTx_Req_User
119220                  ,	GenTx_Req_Vld
                   <font color = "red">==>  MISSING_ELSE</font>
119221                  ,	Sys_Clk
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119222                  ,	Sys_Clk_ClkS
119223                  ,	Sys_Clk_En
119224                  ,	Sys_Clk_EnS
119225                  ,	Sys_Clk_RetRstN
119226                  ,	Sys_Clk_RstN
119227     <font color = "grey">unreachable  </font>,	Sys_Clk_Tm
119228     <font color = "grey">unreachable  </font>,	Sys_Pwr_Idle
119229     <font color = "grey">unreachable  </font>,	Sys_Pwr_WakeUp
119230     <font color = "grey">unreachable  </font>,	Translation_Found
                   <font color = "red">==>  MISSING_ELSE</font>
119231     <font color = "grey">unreachable  </font>,	Translation_Key
119232     <font color = "grey">unreachable  </font>,	Translation_MatchId
119233     <font color = "grey">unreachable  </font>);
119234                  	input  [1:0]  CmdRx_StrmLen1MSB      ;
                   <font color = "red">==>  MISSING_ELSE</font>
119235                  	input  [1:0]  CmdRx_StrmRatio        ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119236                  	input         CmdRx_StrmType         ;
119237                  	input         CmdRx_StrmValid        ;
119238                  	input         CmdRx_Vld              ;
119239                  	output        CmdTx_CurIsWrite       ;
119240                  	output [4:0]  CmdTx_MatchId          ;
119241     <font color = "grey">unreachable  </font>	output [1:0]  CmdTx_StrmLen1MSB      ;
119242     <font color = "grey">unreachable  </font>	output [1:0]  CmdTx_StrmRatio        ;
119243     <font color = "grey">unreachable  </font>	output        CmdTx_StrmType         ;
119244     <font color = "grey">unreachable  </font>	output        CmdTx_StrmValid        ;
                   <font color = "red">==>  MISSING_ELSE</font>
119245     <font color = "grey">unreachable  </font>	output        CmdTx_Vld              ;
119246     <font color = "grey">unreachable  </font>	input  [31:0] GenRx_Req_Addr         ;
119247     <font color = "grey">unreachable  </font>	input  [3:0]  GenRx_Req_Be           ;
119248                  	input         GenRx_Req_BurstType    ;
                   <font color = "red">==>  MISSING_ELSE</font>
119249                  	input  [31:0] GenRx_Req_Data         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
119250                  	input         GenRx_Req_Last         ;
119251                  	input  [5:0]  GenRx_Req_Len1         ;
119252                  	input         GenRx_Req_Lock         ;
119253                  	input  [2:0]  GenRx_Req_Opc          ;
119254                  	output        GenRx_Req_Rdy          ;
119255     <font color = "grey">unreachable  </font>	input  [3:0]  GenRx_Req_SeqId        ;
119256     <font color = "grey">unreachable  </font>	input         GenRx_Req_SeqUnOrdered ;
119257     <font color = "grey">unreachable  </font>	input         GenRx_Req_SeqUnique    ;
119258     <font color = "grey">unreachable  </font>	input  [7:0]  GenRx_Req_User         ;
                   <font color = "red">==>  MISSING_ELSE</font>
119259     <font color = "grey">unreachable  </font>	input         GenRx_Req_Vld          ;
119260     <font color = "grey">unreachable  </font>	output [31:0] GenTx_Req_Addr         ;
119261     <font color = "grey">unreachable  </font>	output [3:0]  GenTx_Req_Be           ;
119262                  	output        GenTx_Req_BurstType    ;
                   <font color = "red">==>  MISSING_ELSE</font>
119263                  	output [31:0] GenTx_Req_Data         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod284.html" >rsnoc_z_H_R_G_G2_A_U_cbef4870</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>22</td><td>10</td><td>45.45</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118635
 EXPRESSION (u_112 ? u_53d9 : u_f27)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118640
 EXPRESSION (u_8b9e ? ((OrdCam_0_PndCnt + 4'b1)) : ((OrdCam_0_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118643
 EXPRESSION (u_cebe ? ((OrdCam_1_PndCnt + 4'b1)) : ((OrdCam_1_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118646
 EXPRESSION (u_328 ? ((OrdCam_2_PndCnt + 4'b1)) : ((OrdCam_2_PndCnt - 4'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118649
 EXPRESSION (u_b3be ? ((OrdCam_3_PndCnt + 4'b1)) : ((OrdCam_3_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118652
 EXPRESSION (u_a67f ? ((OrdCam_4_PndCnt + 4'b1)) : ((OrdCam_4_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118655
 EXPRESSION (u_f163 ? ((OrdCam_5_PndCnt + 4'b1)) : ((OrdCam_5_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118658
 EXPRESSION (u_e124 ? ((OrdCam_6_PndCnt + 4'b1)) : ((OrdCam_6_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118661
 EXPRESSION (u_67d1 ? ((OrdCam_7_PndCnt + 4'b1)) : ((OrdCam_7_PndCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118781
 EXPRESSION (First ? Cxt_Id : Cxt_IdR)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       118913
 EXPRESSION (CmdRx_StrmType ? u_c4ee[0] : Len1W[0])
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod284.html" >rsnoc_z_H_R_G_G2_A_U_cbef4870</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">237</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1742</td>
<td class="rt">10</td>
<td class="rt">0.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">871</td>
<td class="rt">6</td>
<td class="rt">0.69  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">871</td>
<td class="rt">4</td>
<td class="rt">0.46  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">88</td>
<td class="rt">4</td>
<td class="rt">4.55  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">658</td>
<td class="rt">10</td>
<td class="rt">1.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">329</td>
<td class="rt">6</td>
<td class="rt">1.82  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">329</td>
<td class="rt">4</td>
<td class="rt">1.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">149</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1084</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">542</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">542</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx_CurIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_SubWord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx_ApertureId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_MatchId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Split</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmLen1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_StrmValid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_IdR[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmLen1wOrAddrw</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_StrmType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_BufId</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Update_PktCnt1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Cxt_Write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CxtEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CxtOpen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DbgStall[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenRx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenRx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenTx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenTx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_AddrMask[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_CxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_ErrCode[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_GenNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_HeadVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_IsWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_LastFrag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_OrdPtr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktLast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rsp_PktNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyCxtId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RspDlyLastNext</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Shortage</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_Id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Stall_Ordering_On</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_112</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_13[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_193b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_19a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_1b9d[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2e11[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_327b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_328</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_383b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_416d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_53d9</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5bf0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5e42[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_5fe6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6052[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_652</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_65d1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_67d1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6828[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6cd9[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_6e5[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_740f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7ec0[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8938</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_8b9e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_94f0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_96ce</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9748[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_9f84[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a67f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a712[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a764[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_a9bc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ab1f[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ac99</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ad46</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b0b6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b27a[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b3be</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_bd7b[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_c4ee[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_cebe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_d042</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_dc77</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e124</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e359</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e390[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e831[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e8a2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ebb6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ecca[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_ed16</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f163</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f164</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f27</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f288[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f885</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Aper_PathId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurPrivateNextIsWrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CxtUsed[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenRxReqIsSeqUniqueOrSeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Go_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GoPkt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Len1W[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>New_OrdIdDec[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_0[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_3[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_4[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_5[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_6[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextPndCnt_7[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NextTx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Free[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_FreeCxt[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_KeyMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Used[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ord_ValMatchId[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_0_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_1_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_2_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_3_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_4_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_5_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_6_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Key[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_PndCnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdCam_7_Val[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdKeyMatchIdMask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValEn[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>OrdValMatchId_7</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PathZ[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PrvBusy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pwr_CxtAlloc_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Rdy_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ret_OrdId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxPre</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_CxtAlloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Vld_Ord</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uAper_PathId_caseSel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod284.html" >rsnoc_z_H_R_G_G2_A_U_cbef4870</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">136</td>
<td class="rt">77</td>
<td class="rt">56.62 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118635</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118640</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118643</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118646</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118649</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118652</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118655</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118658</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118661</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">118781</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">118563</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118666</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118671</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118676</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118681</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118686</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118691</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118696</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118701</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118784</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118792</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118798</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118803</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118808</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118813</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118818</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118823</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118828</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118833</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118838</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118843</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118850</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118855</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118860</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118865</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118870</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118875</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118880</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118885</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118890</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">118910</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118916</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">118922</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">118937</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">119008</td>
<td class="rt">9</td>
<td class="rt">1</td>
<td class="rt">11.11 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118635     	,	.NewVld( Vld_Ord )
           	 	                  
118636     	,	.Sys_Clk( Sys_Clk )
           	 	                   
118637     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
118638     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
118639     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
118640     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118641     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118642     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118643     	,	.Sys_Pwr_Idle( )
           	 	                
118644     	,	.Sys_Pwr_WakeUp( )
           	 	                  
118645     	);
           	  
118646     	assign OrdKeyEn = u_2638 & { 8 { Vld_Ord }  };
           	                                              
118647     	assign OrdCam_7_Key = u_7ba1;
           	                             
118648     	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
118649     	assign OrdCam_6_Key = u_5121;
           	                             
118650     	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
118651     	assign OrdCam_5_Key = u_7697;
           	                             
118652     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
118653     	assign OrdCam_4_Key = u_7d13;
           	                             
118654     	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
118655     	assign OrdCam_3_Key = u_31e2;
           	                             
118656     	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
118657     	assign OrdCam_2_Key = u_c23c;
           	                             
118658     	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
118659     	assign OrdCam_1_Key = u_72fa;
           	                             
118660     	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
118661     	assign OrdCam_0_Key = u_a25;
           	                            
118662     	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
118663     	assign Ord_KeyMatchId =
           	                       
118664     		{
           		 
118665     		OrdKeyMatchId_7
           		               
118666     		,
           		 
118667     		OrdKeyMatchId_6
           		               
118668     		,
           		 
118669     		OrdKeyMatchId_5
           		               
118670     		,
           		 
118671     		OrdKeyMatchId_4
           		               
118672     		,
           		 
118673     		OrdKeyMatchId_3
           		               
118674     		,
           		 
118675     		OrdKeyMatchId_2
           		               
118676     		,
           		 
118677     		OrdKeyMatchId_1
           		               
118678     		,
           		 
118679     		OrdKeyMatchId_0
           		               
118680     		};
           		  
118681     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
118682     	assign CxtOpen = ~ First;
           	                         
118683     	assign Go_Ord =
           	               
118684     				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
118685     			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118640     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
118641     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
118642     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
118643     	,	.Sys_Pwr_Idle( )
           	 	                
118644     	,	.Sys_Pwr_WakeUp( )
           	 	                  
118645     	);
           	  
118646     	assign OrdKeyEn = u_2638 & { 8 { Vld_Ord }  };
           	                                              
118647     	assign OrdCam_7_Key = u_7ba1;
           	                             
118648     	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
118649     	assign OrdCam_6_Key = u_5121;
           	                             
118650     	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
118651     	assign OrdCam_5_Key = u_7697;
           	                             
118652     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
118653     	assign OrdCam_4_Key = u_7d13;
           	                             
118654     	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
118655     	assign OrdCam_3_Key = u_31e2;
           	                             
118656     	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
118657     	assign OrdCam_2_Key = u_c23c;
           	                             
118658     	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
118659     	assign OrdCam_1_Key = u_72fa;
           	                             
118660     	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
118661     	assign OrdCam_0_Key = u_a25;
           	                            
118662     	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
118663     	assign Ord_KeyMatchId =
           	                       
118664     		{
           		 
118665     		OrdKeyMatchId_7
           		               
118666     		,
           		 
118667     		OrdKeyMatchId_6
           		               
118668     		,
           		 
118669     		OrdKeyMatchId_5
           		               
118670     		,
           		 
118671     		OrdKeyMatchId_4
           		               
118672     		,
           		 
118673     		OrdKeyMatchId_3
           		               
118674     		,
           		 
118675     		OrdKeyMatchId_2
           		               
118676     		,
           		 
118677     		OrdKeyMatchId_1
           		               
118678     		,
           		 
118679     		OrdKeyMatchId_0
           		               
118680     		};
           		  
118681     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
118682     	assign CxtOpen = ~ First;
           	                         
118683     	assign Go_Ord =
           	               
118684     				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
118685     			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118643     	,	.Sys_Pwr_Idle( )
           	 	                
118644     	,	.Sys_Pwr_WakeUp( )
           	 	                  
118645     	);
           	  
118646     	assign OrdKeyEn = u_2638 & { 8 { Vld_Ord }  };
           	                                              
118647     	assign OrdCam_7_Key = u_7ba1;
           	                             
118648     	assign OrdKeyMatchId_7 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_7_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [7];
           	                                                                                                                    
118649     	assign OrdCam_6_Key = u_5121;
           	                             
118650     	assign OrdKeyMatchId_6 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_6_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [6];
           	                                                                                                                    
118651     	assign OrdCam_5_Key = u_7697;
           	                             
118652     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
118653     	assign OrdCam_4_Key = u_7d13;
           	                             
118654     	assign OrdKeyMatchId_4 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_4_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [4];
           	                                                                                                                    
118655     	assign OrdCam_3_Key = u_31e2;
           	                             
118656     	assign OrdKeyMatchId_3 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_3_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [3];
           	                                                                                                                    
118657     	assign OrdCam_2_Key = u_c23c;
           	                             
118658     	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
118659     	assign OrdCam_1_Key = u_72fa;
           	                             
118660     	assign OrdKeyMatchId_1 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_1_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [1];
           	                                                                                                                    
118661     	assign OrdCam_0_Key = u_a25;
           	                            
118662     	assign OrdKeyMatchId_0 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_0_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [0];
           	                                                                                                                    
118663     	assign Ord_KeyMatchId =
           	                       
118664     		{
           		 
118665     		OrdKeyMatchId_7
           		               
118666     		,
           		 
118667     		OrdKeyMatchId_6
           		               
118668     		,
           		 
118669     		OrdKeyMatchId_5
           		               
118670     		,
           		 
118671     		OrdKeyMatchId_4
           		               
118672     		,
           		 
118673     		OrdKeyMatchId_3
           		               
118674     		,
           		 
118675     		OrdKeyMatchId_2
           		               
118676     		,
           		 
118677     		OrdKeyMatchId_1
           		               
118678     		,
           		 
118679     		OrdKeyMatchId_0
           		               
118680     		};
           		  
118681     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	                                           
118682     	assign CxtOpen = ~ First;
           	                         
118683     	assign Go_Ord =
           	               
118684     				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           				                                           
118685     			|				(	Ord_KeyMatch ? ~ ( | ( Ord_KeyMatchId & ~ Ord_ValMatchId ) ) & ( ~ RxPre | Rdy_Ord ) : Rdy_Ord
           			 				 	             <font color = "red">-1-</font>  
           			 				 	             <font color = "red">==></font>  
           			 				 	             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118646     	assign OrdKeyEn = u_2638 & { 8 { Vld_Ord }  };
           	                                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_328) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118649     	assign OrdCam_6_Key = u_5121;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_b3be) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118652     	assign OrdKeyMatchId_5 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_5_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [5];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_a67f) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118655     	assign OrdCam_3_Key = u_31e2;
           	                             
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_f163) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118658     	assign OrdKeyMatchId_2 = ( Ord_Key & ~ OrdKeyMatchIdMask ) == ( OrdCam_2_Key & ~ OrdKeyMatchIdMask ) & Ord_Used [2];
           	                                                                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_e124) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118661     	assign OrdCam_0_Key = u_a25;
           	                            
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (u_67d1) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118781     		if ( ! Sys_Clk_RstN )
           		                     
118782     			u_31e2 <= #1.0 ( 5'b0 );
           			                        
118783     		else if ( OrdKeyEn [3] )
           		                        
118784     			u_31e2 <= #1.0 ( Ord_Key );
           			                           
118785     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
118786     		if ( ! Sys_Clk_RstN )
           		                     
118787     			u_c23c <= #1.0 ( 5'b0 );
           			                        
118788     		else if ( OrdKeyEn [2] )
           		                        
118789     			u_c23c <= #1.0 ( Ord_Key );
           			                           
118790     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
118791     		if ( ! Sys_Clk_RstN )
           		                     
118792     			u_72fa <= #1.0 ( 5'b0 );
           			                        
118793     		else if ( OrdKeyEn [1] )
           		                        
118794     			u_72fa <= #1.0 ( Ord_Key );
           			                           
118795     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
118796     		if ( ! Sys_Clk_RstN )
           		                     
118797     			u_a25 <= #1.0 ( 5'b0 );
           			                       
118798     		else if ( OrdKeyEn [0] )
           		                        
118799     			u_a25 <= #1.0 ( Ord_Key );
           			                          
118800     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
118801     		if ( ! Sys_Clk_RstN )
           		                     
118802     			First <= #1.0 ( 1'b1 );
           			                       
118803     		else if ( CmdRx_Vld & NextTx )
           		                              
118804     			First <= #1.0 ( ~ CmdRx_Split );
           			                                
118805     	assign CmdTx_Err = CmdRx_Err;
           	                             
118806     	assign CmdTx_MatchId = CmdRx_MatchId;
           	                                     
118807     	assign CmdTx_Split = CmdRx_Split;
           	                                 
118808     	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
118809     	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
118810     	assign CmdTx_Vld = CmdRx_Vld;
           	                             
118811     	assign u_2393 = GenRx_Req_Data;
           	                               
118812     	assign u_828c = u_2393;
           	                       
118813     	assign upreStrm_Len1W = u_828c [7:0];
           	                                     
118814     	assign Len1W = upreStrm_Len1W;
           	                              
118815     	assign upreStrm_AddrLsb = u_828c [18:12];
           	                                         
118816     	assign Addr = upreStrm_AddrLsb;
           	                               
118817     	assign u_c4ee = Addr [6:2];
           	                           
118818     	assign u_b175 = GenRx_Req_Data [31:28];
           	                                       
118819     	assign u_bcde = RxPre & u_b175 == 4'b1101;
           	                                          
118820     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
118821     		if ( ! Sys_Clk_RstN )
           		                     
118822     			Cxt_StrmLen1wOrAddrw <= #1.0 ( 2'b0 );
           			                                      
118823     		else if ( u_bcde & CmdRx_Vld & NextTx )
           		                                       
118824     			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           			                                              <font color = "red">-1-</font>  
           			                                              <font color = "green">==></font>  
           			                                              <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118563     	assign NextPndCnt_4 = u_ab35 ? OrdCam_4_PndCnt + 4'b0001 : OrdCam_4_PndCnt - 4'b0001;
           	<font color = "red">-1-</font>                                                                                     
118564     	assign u_123a = Rsp_GenLast & Rsp_GenNext & Ord_Free [5];
           <font color = "red">	==></font>
118565     	assign u_de8c = OrdKeyEn [5] | Ord_KeyMatchId [5] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           <font color = "red">	==></font>
118566     	assign NextPndCnt_5 = u_de8c ? OrdCam_5_PndCnt + 4'b0001 : OrdCam_5_PndCnt - 4'b0001;
           <font color = "red">	==></font>
118567     	assign u_1636 = Rsp_GenLast & Rsp_GenNext & Ord_Free [6];
           <font color = "green">	==></font>
118568     	assign u_70d9 = OrdKeyEn [6] | Ord_KeyMatchId [6] & Vld_CxtAlloc & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered;
           <font color = "red">	==></font>
118569     	assign NextPndCnt_6 = u_70d9 ? OrdCam_6_PndCnt + 4'b0001 : OrdCam_6_PndCnt - 4'b0001;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118666     		,
           		<font color = "green">-1-</font> 
118667     		OrdKeyMatchId_6
           <font color = "green">		==></font>
118668     		,
           		<font color = "red">-2-</font> 
118669     		OrdKeyMatchId_5
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118671     		OrdKeyMatchId_4
           		<font color = "green">-1-</font>               
118672     		,
           <font color = "green">		==></font>
118673     		OrdKeyMatchId_3
           		<font color = "red">-2-</font>               
118674     		,
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118676     		,
           		<font color = "green">-1-</font> 
118677     		OrdKeyMatchId_1
           <font color = "green">		==></font>
118678     		,
           		<font color = "red">-2-</font> 
118679     		OrdKeyMatchId_0
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118681     	assign Ord_KeyMatch = ( | Ord_KeyMatchId );
           	<font color = "green">-1-</font>                                           
118682     	assign CxtOpen = ~ First;
           <font color = "green">	==></font>
118683     	assign Go_Ord =
           	<font color = "red">-2-</font>               
118684     				GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118686     				)
           				<font color = "green">-1-</font> 
118687     		|	CxtOpen & CxtEmpty;
           <font color = "green">		==></font>
118688     	assign RxAbort = RxPre & ~ GenRx_Req_Lock;
           	<font color = "red">-2-</font>                                          
118689     	assign GoPkt = Go_CxtAlloc & Go_Ord | RxAbort;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118691     	assign NextTx = GenTx_Req_Vld & GenTx_Req_Rdy;
           	<font color = "green">-1-</font>                                              
118692     	assign CmdTx_CxtId = First ? Cxt_Id : Cxt_IdR;
           <font color = "green">	==></font>
118693     	rsnoc_z_T_C_S_C_L_R_E_z_8 ue79( .I( CxtId ) , .O( u_5844 ) );
           	<font color = "red">-2-</font>                                                             
118694     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118696     			Cxt_IdR <= #1.0 ( 3'b0 );
           			<font color = "green">-1-</font>                         
118697     		else if ( Vld_CxtAlloc )
           <font color = "green">		==></font>
118698     			Cxt_IdR <= #1.0 ( u_5844 );
           			<font color = "red">-2-</font>                           
118699     	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( CxtId ) , .O( Cxt_Id ) );
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118701     	rsnoc_z_T_C_S_C_L_R_E_z_8 ue662( .I( Ord_KeyMatchId ) , .O( u_5e6b ) );
           	<font color = "green">-1-</font>                                                                       
118702     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
118703     		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
118704     			Ret_OrdId <= #1.0 ( 4'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118784     			u_31e2 <= #1.0 ( Ord_Key );
           			<font color = "green">-1-</font>                           
118785     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "green">	==></font>
118786     		if ( ! Sys_Clk_RstN )
           		<font color = "red">-2-</font>  
118787     			u_c23c <= #1.0 ( 5'b0 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118792     			u_72fa <= #1.0 ( 5'b0 );
           			<font color = "green">-1-</font>                        
118793     		else if ( OrdKeyEn [1] )
           <font color = "green">		==></font>
118794     			u_72fa <= #1.0 ( Ord_Key );
           			<font color = "red">-2-</font>                           
118795     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118798     		else if ( OrdKeyEn [0] )
           		     <font color = "green">-1-</font>  
118799     			u_a25 <= #1.0 ( Ord_Key );
           <font color = "green">			==></font>
118800     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
118801     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118803     		else if ( CmdRx_Vld & NextTx )
           		     <font color = "green">-1-</font>  
118804     			First <= #1.0 ( ~ CmdRx_Split );
           <font color = "green">			==></font>
118805     	assign CmdTx_Err = CmdRx_Err;
           	<font color = "red">-2-</font>                             
118806     	assign CmdTx_MatchId = CmdRx_MatchId;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118808     	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	<font color = "green">-1-</font>                                             
118809     	assign CmdTx_StrmValid = CmdRx_StrmValid;
           <font color = "green">	==></font>
118810     	assign CmdTx_Vld = CmdRx_Vld;
           	<font color = "red">-2-</font>                             
118811     	assign u_2393 = GenRx_Req_Data;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118813     	assign upreStrm_Len1W = u_828c [7:0];
           	<font color = "green">-1-</font>                                     
118814     	assign Len1W = upreStrm_Len1W;
           <font color = "green">	==></font>
118815     	assign upreStrm_AddrLsb = u_828c [18:12];
           	<font color = "red">-2-</font>                                         
118816     	assign Addr = upreStrm_AddrLsb;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118818     	assign u_b175 = GenRx_Req_Data [31:28];
           	<font color = "green">-1-</font>                                       
118819     	assign u_bcde = RxPre & u_b175 == 4'b1101;
           <font color = "green">	==></font>
118820     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	<font color = "red">-2-</font>                                                   
118821     		if ( ! Sys_Clk_RstN )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118823     		else if ( u_bcde & CmdRx_Vld & NextTx )
           		     <font color = "green">-1-</font>  
118824     			Cxt_StrmLen1wOrAddrw <= #1.0 ( CmdRx_StrmType ? u_c4ee [1:0] : Len1W [1:0] );
           <font color = "green">			==></font>
118825     	assign Cxt_StrmRatio = u_eb20 & { 2 { ( GenRx_Req_Opc == 3'b000 ) }  };
           	<font color = "red">-2-</font>                                                                       
118826     	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118828     			u_eb20 <= #1.0 ( 2'b0 );
           			<font color = "green">-1-</font>                        
118829     		else if ( CmdRx_Vld & NextTx )
           <font color = "green">		==></font>
118830     			u_eb20 <= #1.0 ( CmdRx_StrmRatio & { 2 { u_bcde }  } );
           			<font color = "red">-2-</font>                                                       
118831     	assign Cxt_StrmType = u_78f7 & GenRx_Req_Opc == 3'b000;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118833     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
118834     			u_78f7 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
118835     		else if ( CmdRx_Vld & NextTx )
           		     <font color = "red">-2-</font>  
118836     			u_78f7 <= #1.0 ( CmdRx_StrmType & u_bcde );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118838     	assign Cxt_Update_PktCnt1 = CmdRx_Vld & ~ First & NextTx & ~ RxPre;
           	<font color = "green">-1-</font>                                                                   
118839     	assign Cxt_Used = CxtUsed;
           <font color = "green">	==></font>
118840     	assign Cxt_Write = Vld_CxtAlloc;
           	<font color = "red">-2-</font>                                
118841     	assign u_7925 = CmdRx_Vld & GenRx_Req_Vld & ~ RxAbort & First & ~ Rdy_CxtAlloc;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118843     							CmdRx_Vld & GenRx_Req_Vld & ~ RxPre & First & ~ GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ Ord_KeyMatch & ~ Rdy_Ord;
           							<font color = "green">-1-</font>                                                                                                               
118844     	assign Stall_Ordering_On = CmdRx_Vld & GenRx_Req_Vld & ~ RxAbort & ~ Go_Ord;
           <font color = "green">	==></font>
118845     	always @(
           	<font color = "red">-2-</font>         
118846     			Stall_Ordering_On  or u_7377  or u_7925
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118850     		else if ( u_7377 )
           		     <font color = "green">-1-</font>  
118851     			DbgStall = 3'b011 ;
           <font color = "green">			==></font>
118852     		else if ( Stall_Ordering_On )
           		     <font color = "red">-2-</font>  
118853     			DbgStall = 3'b100 ;
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118855     	end
           	<font color = "green">-1-</font>   
118856     	assign GenRx_Req_Rdy = GenTx_Req_Rdy & ( CmdRx_Vld & GoPkt | ~ CmdRx_Vld );
           <font color = "green">	==></font>
118857     	assign GenTx_Req_Addr = GenRx_Req_Addr & IdInfo_AddrMask;
           	<font color = "red">-2-</font>                                                         
118858     	assign GenTx_Req_Be = GenRx_Req_Be;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118860     	assign GenTx_Req_Data = GenRx_Req_Data;
           	<font color = "green">-1-</font>                                       
118861     	assign GenTx_Req_Last = GenRx_Req_Last;
           <font color = "green">	==></font>
118862     	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	<font color = "red">-2-</font>                                       
118863     	assign GenTx_Req_Lock = GenRx_Req_Lock;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118865     	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	<font color = "green">-1-</font>                                         
118866     	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           <font color = "green">	==></font>
118867     	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	<font color = "red">-2-</font>                                                 
118868     	assign GenTx_Req_User = GenRx_Req_User;
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118870     	assign Shortage =
           	<font color = "green">-1-</font>                 
118871     					( ~ Go_CxtAlloc | ~ Ord_KeyMatch & ~ Rdy_Ord & ~ ( GenRxReqIsSeqUniqueOrSeqUnOrdered & ~ RxPre ) )
           <font color = "green">					==></font>
118872     				&
           				<font color = "red">-2-</font> 
118873     				CmdRx_Vld
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118875     			GenRx_Req_Vld
           			<font color = "green">-1-</font>             
118876     		&	~ RxAbort;
           <font color = "green">		==></font>
118877     	assign u_e2f1 = Ord_KeyMatchId [0];
           	<font color = "red">-2-</font>                                   
118878     	assign u_22b9 = Ord_KeyMatchId [1];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118880     	assign u_97c4 = Ord_KeyMatchId [3];
           	<font color = "green">-1-</font>                                   
118881     	assign u_b0b7 = Ord_KeyMatchId [4];
           <font color = "green">	==></font>
118882     	assign u_5007 = Ord_KeyMatchId [5];
           	<font color = "red">-2-</font>                                   
118883     	assign u_5955 = Ord_KeyMatchId [6];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118885     	assign Stall_Ordering_Id = u_6cd9;
           	<font color = "green">-1-</font>                                  
118886     	always @(
           <font color = "green">	==></font>
118887     			OrdCam_0_Val
           			<font color = "red">-2-</font>            
118888     			 or
           <font color = "red">			 ==></font>
           			 MISSING_ELSE
           <font color = "green">			 ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118890     			 or
           			 <font color = "green">-1-</font>  
118891     			OrdCam_2_Val
           <font color = "green">			==></font>
118892     			 or
           			 <font color = "red">-2-</font>  
118893     			OrdCam_3_Val
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118910     			 or
           			 <font color = "green">-1-</font>  
118911     			u_5fa
           <font color = "green">			==></font>
118912     			 or
           			 <font color = "red">-2-</font>  
118913     			u_97c4
           			      
118914     			 or
           			   
118915     			u_b0b7
           			      
118916     			 or
           			   
118917     			u_e2f1
           			      
118918     	) begin
           	       
118919     		if ( u_e2f1 )
           		             
118920     			u_6cd9 = OrdCam_0_Val ;
           			                       
118921     		else if ( u_22b9 )
           		                  
118922     			u_6cd9 = OrdCam_1_Val ;
           			                       
118923     		else if ( u_5fa )
           		                 
118924     			u_6cd9 = OrdCam_2_Val ;
           			                       
118925     		else if ( u_97c4 )
           		                  
118926     			u_6cd9 = OrdCam_3_Val ;
           			                       
118927     		else if ( u_b0b7 )
           		                  
118928     			u_6cd9 = OrdCam_4_Val ;
           			                       
118929     		else if ( u_5007 )
           		                  
118930     			u_6cd9 = OrdCam_5_Val ;
           			                       
118931     		else if ( u_5955 )
           		                  
118932     			u_6cd9 = OrdCam_6_Val ;
           			                       
118933     		else if ( u_2a1f )
           		                  
118934     			u_6cd9 = OrdCam_7_Val ;
           			                       
118935     		else	u_6cd9 = 5'b0 ;
           		    	               
118936     	end
           	   
118937     	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
           	                                        
118938     	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
118939     	// synopsys translate_off
           	                         
118940     	// synthesis translate_off
           	                          
118941     	always @( posedge Sys_Clk )
           	                           
118942     		if ( Sys_Clk == 1'b1 )
           		                      
118943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
118944     				dontStop = 0;
           				             
118945     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
118946     				if (!dontStop) begin
           				                    
118947     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[G2T] - Illegal SrcId val considering the srcIdMask." );
           					                                                                                                                                         
118948     					$stop;
           					      
118949     				end
           				   
118950     			end
           			   
118951     	// synthesis translate_on
           	                         
118952     	// synopsys translate_on
           	                        
118953     	// synopsys translate_off
           	                         
118954     	// synthesis translate_off
           	                          
118955     	always @( posedge Sys_Clk )
           	                           
118956     		if ( Sys_Clk == 1'b1 )
           		                      
118957     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_0_PndCnt == 4'b1111 & u_3093 & ~ u_3604 ) !== 1'b0 ) begin
           			                                                                                                      
118958     				dontStop = 0;
           				             
118959     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
118960     				if (!dontStop) begin
           				                    
118961     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.0.PndCnt overflow." );
           					                                                                                                                      
118962     					$stop;
           					      
118963     				end
           				   
118964     			end
           			   
118965     	// synthesis translate_on
           	                         
118966     	// synopsys translate_on
           	                        
118967     	// synopsys translate_off
           	                         
118968     	// synthesis translate_off
           	                          
118969     	always @( posedge Sys_Clk )
           	                           
118970     		if ( Sys_Clk == 1'b1 )
           		                      
118971     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_0_PndCnt == 4'b0 & ~ u_3093 & u_3604 ) !== 1'b0 ) begin
           			                                                                                                   
118972     				dontStop = 0;
           				             
118973     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
118974     				if (!dontStop) begin
           				                    
118975     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.0.PndCnt underflow." );
           					                                                                                                                       
118976     					$stop;
           					      
118977     				end
           				   
118978     			end
           			   
118979     	// synthesis translate_on
           	                         
118980     	// synopsys translate_on
           	                        
118981     	// synopsys translate_off
           	                         
118982     	// synthesis translate_off
           	                          
118983     	always @( posedge Sys_Clk )
           	                           
118984     		if ( Sys_Clk == 1'b1 )
           		                      
118985     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_1_PndCnt == 4'b1111 & u_2da8 & ~ u_7f2 ) !== 1'b0 ) begin
           			                                                                                                     
118986     				dontStop = 0;
           				             
118987     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
118988     				if (!dontStop) begin
           				                    
118989     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.1.PndCnt overflow." );
           					                                                                                                                      
118990     					$stop;
           					      
118991     				end
           				   
118992     			end
           			   
118993     	// synthesis translate_on
           	                         
118994     	// synopsys translate_on
           	                        
118995     	// synopsys translate_off
           	                         
118996     	// synthesis translate_off
           	                          
118997     	always @( posedge Sys_Clk )
           	                           
118998     		if ( Sys_Clk == 1'b1 )
           		                      
118999     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_1_PndCnt == 4'b0 & ~ u_2da8 & u_7f2 ) !== 1'b0 ) begin
           			                                                                                                  
119000     				dontStop = 0;
           				             
119001     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119002     				if (!dontStop) begin
           				                    
119003     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.1.PndCnt underflow." );
           					                                                                                                                       
119004     					$stop;
           					      
119005     				end
           				   
119006     			end
           			   
119007     	// synthesis translate_on
           	                         
119008     	// synopsys translate_on
           	                        
119009     	// synopsys translate_off
           	                         
119010     	// synthesis translate_off
           	                          
119011     	always @( posedge Sys_Clk )
           	                           
119012     		if ( Sys_Clk == 1'b1 )
           		                      
119013     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_2_PndCnt == 4'b1111 & u_afbb & ~ u_f2fb ) !== 1'b0 ) begin
           			                                                                                                      
119014     				dontStop = 0;
           				             
119015     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119016     				if (!dontStop) begin
           				                    
119017     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.2.PndCnt overflow." );
           					                                                                                                                      
119018     					$stop;
           					      
119019     				end
           				   
119020     			end
           			   
119021     	// synthesis translate_on
           	                         
119022     	// synopsys translate_on
           	                        
119023     	// synopsys translate_off
           	                         
119024     	// synthesis translate_off
           	                          
119025     	always @( posedge Sys_Clk )
           	                           
119026     		if ( Sys_Clk == 1'b1 )
           		                      
119027     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_2_PndCnt == 4'b0 & ~ u_afbb & u_f2fb ) !== 1'b0 ) begin
           			                                                                                                   
119028     				dontStop = 0;
           				             
119029     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119030     				if (!dontStop) begin
           				                    
119031     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.2.PndCnt underflow." );
           					                                                                                                                       
119032     					$stop;
           					      
119033     				end
           				   
119034     			end
           			   
119035     	// synthesis translate_on
           	                         
119036     	// synopsys translate_on
           	                        
119037     	// synopsys translate_off
           	                         
119038     	// synthesis translate_off
           	                          
119039     	always @( posedge Sys_Clk )
           	                           
119040     		if ( Sys_Clk == 1'b1 )
           		                      
119041     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_3_PndCnt == 4'b1111 & u_44a3 & ~ u_5219 ) !== 1'b0 ) begin
           			                                                                                                      
119042     				dontStop = 0;
           				             
119043     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119044     				if (!dontStop) begin
           				                    
119045     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.3.PndCnt overflow." );
           					                                                                                                                      
119046     					$stop;
           					      
119047     				end
           				   
119048     			end
           			   
119049     	// synthesis translate_on
           	                         
119050     	// synopsys translate_on
           	                        
119051     	// synopsys translate_off
           	                         
119052     	// synthesis translate_off
           	                          
119053     	always @( posedge Sys_Clk )
           	                           
119054     		if ( Sys_Clk == 1'b1 )
           		                      
119055     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_3_PndCnt == 4'b0 & ~ u_44a3 & u_5219 ) !== 1'b0 ) begin
           			                                                                                                   
119056     				dontStop = 0;
           				             
119057     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119058     				if (!dontStop) begin
           				                    
119059     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.3.PndCnt underflow." );
           					                                                                                                                       
119060     					$stop;
           					      
119061     				end
           				   
119062     			end
           			   
119063     	// synthesis translate_on
           	                         
119064     	// synopsys translate_on
           	                        
119065     	// synopsys translate_off
           	                         
119066     	// synthesis translate_off
           	                          
119067     	always @( posedge Sys_Clk )
           	                           
119068     		if ( Sys_Clk == 1'b1 )
           		                      
119069     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_4_PndCnt == 4'b1111 & u_ab35 & ~ u_e38d ) !== 1'b0 ) begin
           			                                                                                                      
119070     				dontStop = 0;
           				             
119071     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119072     				if (!dontStop) begin
           				                    
119073     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.4.PndCnt overflow." );
           					                                                                                                                      
119074     					$stop;
           					      
119075     				end
           				   
119076     			end
           			   
119077     	// synthesis translate_on
           	                         
119078     	// synopsys translate_on
           	                        
119079     	// synopsys translate_off
           	                         
119080     	// synthesis translate_off
           	                          
119081     	always @( posedge Sys_Clk )
           	                           
119082     		if ( Sys_Clk == 1'b1 )
           		                      
119083     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_4_PndCnt == 4'b0 & ~ u_ab35 & u_e38d ) !== 1'b0 ) begin
           			                                                                                                   
119084     				dontStop = 0;
           				             
119085     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119086     				if (!dontStop) begin
           				                    
119087     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.4.PndCnt underflow." );
           					                                                                                                                       
119088     					$stop;
           					      
119089     				end
           				   
119090     			end
           			   
119091     	// synthesis translate_on
           	                         
119092     	// synopsys translate_on
           	                        
119093     	// synopsys translate_off
           	                         
119094     	// synthesis translate_off
           	                          
119095     	always @( posedge Sys_Clk )
           	                           
119096     		if ( Sys_Clk == 1'b1 )
           		                      
119097     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_5_PndCnt == 4'b1111 & u_de8c & ~ u_123a ) !== 1'b0 ) begin
           			                                                                                                      
119098     				dontStop = 0;
           				             
119099     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119100     				if (!dontStop) begin
           				                    
119101     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.5.PndCnt overflow." );
           					                                                                                                                      
119102     					$stop;
           					      
119103     				end
           				   
119104     			end
           			   
119105     	// synthesis translate_on
           	                         
119106     	// synopsys translate_on
           	                        
119107     	// synopsys translate_off
           	                         
119108     	// synthesis translate_off
           	                          
119109     	always @( posedge Sys_Clk )
           	                           
119110     		if ( Sys_Clk == 1'b1 )
           		                      
119111     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_5_PndCnt == 4'b0 & ~ u_de8c & u_123a ) !== 1'b0 ) begin
           			                                                                                                   
119112     				dontStop = 0;
           				             
119113     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119114     				if (!dontStop) begin
           				                    
119115     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.5.PndCnt underflow." );
           					                                                                                                                       
119116     					$stop;
           					      
119117     				end
           				   
119118     			end
           			   
119119     	// synthesis translate_on
           	                         
119120     	// synopsys translate_on
           	                        
119121     	// synopsys translate_off
           	                         
119122     	// synthesis translate_off
           	                          
119123     	always @( posedge Sys_Clk )
           	                           
119124     		if ( Sys_Clk == 1'b1 )
           		                      
119125     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_6_PndCnt == 4'b1111 & u_70d9 & ~ u_1636 ) !== 1'b0 ) begin
           			                                                                                                      
119126     				dontStop = 0;
           				             
119127     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119128     				if (!dontStop) begin
           				                    
119129     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.6.PndCnt overflow." );
           					                                                                                                                      
119130     					$stop;
           					      
119131     				end
           				   
119132     			end
           			   
119133     	// synthesis translate_on
           	                         
119134     	// synopsys translate_on
           	                        
119135     	// synopsys translate_off
           	                         
119136     	// synthesis translate_off
           	                          
119137     	always @( posedge Sys_Clk )
           	                           
119138     		if ( Sys_Clk == 1'b1 )
           		                      
119139     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_6_PndCnt == 4'b0 & ~ u_70d9 & u_1636 ) !== 1'b0 ) begin
           			                                                                                                   
119140     				dontStop = 0;
           				             
119141     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119142     				if (!dontStop) begin
           				                    
119143     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.6.PndCnt underflow." );
           					                                                                                                                       
119144     					$stop;
           					      
119145     				end
           				   
119146     			end
           			   
119147     	// synthesis translate_on
           	                         
119148     	// synopsys translate_on
           	                        
119149     	// synopsys translate_off
           	                         
119150     	// synthesis translate_off
           	                          
119151     	always @( posedge Sys_Clk )
           	                           
119152     		if ( Sys_Clk == 1'b1 )
           		                      
119153     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_7_PndCnt == 4'b1111 & u_3e4f & ~ u_4e80 ) !== 1'b0 ) begin
           			                                                                                                      
119154     				dontStop = 0;
           				             
119155     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119156     				if (!dontStop) begin
           				                    
119157     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.7.PndCnt overflow." );
           					                                                                                                                      
119158     					$stop;
           					      
119159     				end
           				   
119160     			end
           			   
119161     	// synthesis translate_on
           	                         
119162     	// synopsys translate_on
           	                        
119163     	// synopsys translate_off
           	                         
119164     	// synthesis translate_off
           	                          
119165     	always @( posedge Sys_Clk )
           	                           
119166     		if ( Sys_Clk == 1'b1 )
           		                      
119167     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_7_PndCnt == 4'b0 & ~ u_3e4f & u_4e80 ) !== 1'b0 ) begin
           			                                                                                                   
119168     				dontStop = 0;
           				             
119169     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119170     				if (!dontStop) begin
           				                    
119171     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.7.PndCnt underflow." );
           					                                                                                                                       
119172     					$stop;
           					      
119173     				end
           				   
119174     			end
           			   
119175     	// synthesis translate_on
           	                         
119176     	// synopsys translate_on
           	                        
119177     	endmodule
           	         
119178     
           
119179     `timescale 1ps/1ps
                             
119180     module rsnoc_z_H_R_G_G2_D_U_2883cf11 (
                                                 
119181     	CmdRx_StrmLen1MSB
           	                 
119182     ,	CmdRx_StrmRatio
            	               
119183     ,	CmdRx_StrmType
            	              
119184     ,	CmdRx_StrmValid
            	               
119185     ,	CmdRx_Vld
            	         
119186     ,	CmdTx_CurIsWrite
            	                
119187     ,	CmdTx_MatchId
            	             
119188     ,	CmdTx_StrmLen1MSB
            	                 
119189     ,	CmdTx_StrmRatio
            	               
119190     ,	CmdTx_StrmType
            	              
119191     ,	CmdTx_StrmValid
            	               
119192     ,	CmdTx_Vld
            	         
119193     ,	GenRx_Req_Addr
            	              
119194     ,	GenRx_Req_Be
            	            
119195     ,	GenRx_Req_BurstType
            	                   
119196     ,	GenRx_Req_Data
            	              
119197     ,	GenRx_Req_Last
            	              
119198     ,	GenRx_Req_Len1
            	              
119199     ,	GenRx_Req_Lock
            	              
119200     ,	GenRx_Req_Opc
            	             
119201     ,	GenRx_Req_Rdy
            	             
119202     ,	GenRx_Req_SeqId
            	               
119203     ,	GenRx_Req_SeqUnOrdered
            	                      
119204     ,	GenRx_Req_SeqUnique
            	                   
119205     ,	GenRx_Req_User
            	              
119206     ,	GenRx_Req_Vld
            	             
119207     ,	GenTx_Req_Addr
            	              
119208     ,	GenTx_Req_Be
            	            
119209     ,	GenTx_Req_BurstType
            	                   
119210     ,	GenTx_Req_Data
            	              
119211     ,	GenTx_Req_Last
            	              
119212     ,	GenTx_Req_Len1
            	              
119213     ,	GenTx_Req_Lock
            	              
119214     ,	GenTx_Req_Opc
            	             
119215     ,	GenTx_Req_Rdy
            	             
119216     ,	GenTx_Req_SeqId
            	               
119217     ,	GenTx_Req_SeqUnOrdered
            	                      
119218     ,	GenTx_Req_SeqUnique
            	                   
119219     ,	GenTx_Req_User
            	              
119220     ,	GenTx_Req_Vld
            	             
119221     ,	Sys_Clk
            	       
119222     ,	Sys_Clk_ClkS
            	            
119223     ,	Sys_Clk_En
            	          
119224     ,	Sys_Clk_EnS
            	           
119225     ,	Sys_Clk_RetRstN
            	               
119226     ,	Sys_Clk_RstN
            	            
119227     ,	Sys_Clk_Tm
            	          
119228     ,	Sys_Pwr_Idle
            	            
119229     ,	Sys_Pwr_WakeUp
            	              
119230     ,	Translation_Found
            	                 
119231     ,	Translation_Key
            	               
119232     ,	Translation_MatchId
            	                   
119233     );
             
119234     	input  [1:0]  CmdRx_StrmLen1MSB      ;
           	                                      
119235     	input  [1:0]  CmdRx_StrmRatio        ;
           	                                      
119236     	input         CmdRx_StrmType         ;
           	                                      
119237     	input         CmdRx_StrmValid        ;
           	                                      
119238     	input         CmdRx_Vld              ;
           	                                      
119239     	output        CmdTx_CurIsWrite       ;
           	                                      
119240     	output [4:0]  CmdTx_MatchId          ;
           	                                      
119241     	output [1:0]  CmdTx_StrmLen1MSB      ;
           	                                      
119242     	output [1:0]  CmdTx_StrmRatio        ;
           	                                      
119243     	output        CmdTx_StrmType         ;
           	                                      
119244     	output        CmdTx_StrmValid        ;
           	                                      
119245     	output        CmdTx_Vld              ;
           	                                      
119246     	input  [31:0] GenRx_Req_Addr         ;
           	                                      
119247     	input  [3:0]  GenRx_Req_Be           ;
           	                                      
119248     	input         GenRx_Req_BurstType    ;
           	                                      
119249     	input  [31:0] GenRx_Req_Data         ;
           	                                      
119250     	input         GenRx_Req_Last         ;
           	                                      
119251     	input  [5:0]  GenRx_Req_Len1         ;
           	                                      
119252     	input         GenRx_Req_Lock         ;
           	                                      
119253     	input  [2:0]  GenRx_Req_Opc          ;
           	                                      
119254     	output        GenRx_Req_Rdy          ;
           	                                      
119255     	input  [3:0]  GenRx_Req_SeqId        ;
           	                                      
119256     	input         GenRx_Req_SeqUnOrdered ;
           	                                      
119257     	input         GenRx_Req_SeqUnique    ;
           	                                      
119258     	input  [7:0]  GenRx_Req_User         ;
           	                                      
119259     	input         GenRx_Req_Vld          ;
           	                                      
119260     	output [31:0] GenTx_Req_Addr         ;
           	                                      
119261     	output [3:0]  GenTx_Req_Be           ;
           	                                      
119262     	output        GenTx_Req_BurstType    ;
           	                                      
119263     	output [31:0] GenTx_Req_Data         ;
           	                                      
119264     	output        GenTx_Req_Last         ;
           	                                      
119265     	output [5:0]  GenTx_Req_Len1         ;
           	                                      
119266     	output        GenTx_Req_Lock         ;
           	                                      
119267     	output [2:0]  GenTx_Req_Opc          ;
           	                                      
119268     	input         GenTx_Req_Rdy          ;
           	                                      
119269     	output [3:0]  GenTx_Req_SeqId        ;
           	                                      
119270     	output        GenTx_Req_SeqUnOrdered ;
           	                                      
119271     	output        GenTx_Req_SeqUnique    ;
           	                                      
119272     	output [7:0]  GenTx_Req_User         ;
           	                                      
119273     	output        GenTx_Req_Vld          ;
           	                                      
119274     	input         Sys_Clk                ;
           	                                      
119275     	input         Sys_Clk_ClkS           ;
           	                                      
119276     	input         Sys_Clk_En             ;
           	                                      
119277     	input         Sys_Clk_EnS            ;
           	                                      
119278     	input         Sys_Clk_RetRstN        ;
           	                                      
119279     	input         Sys_Clk_RstN           ;
           	                                      
119280     	input         Sys_Clk_Tm             ;
           	                                      
119281     	output        Sys_Pwr_Idle           ;
           	                                      
119282     	output        Sys_Pwr_WakeUp         ;
           	                                      
119283     	input         Translation_Found      ;
           	                                      
119284     	output [29:0] Translation_Key        ;
           	                                      
119285     	input  [4:0]  Translation_MatchId    ;
           	                                      
119286     	assign GenTx_Req_Opc = GenRx_Req_Opc;
           	                                     
119287     	assign CmdTx_Vld = CmdRx_Vld;
           	                             
119288     	assign CmdTx_CurIsWrite = ( GenTx_Req_Opc == 3'b100 | GenTx_Req_Opc == 3'b101 ) & CmdTx_Vld;
           	                                                                                            
119289     	assign CmdTx_MatchId = Translation_MatchId | { 5 { ( ~ Translation_Found ) }  };
           	                                                                                
119290     	assign CmdTx_StrmLen1MSB = CmdRx_StrmLen1MSB;
           	                                             
119291     	assign CmdTx_StrmRatio = CmdRx_StrmRatio;
           	                                         
119292     	assign CmdTx_StrmType = CmdRx_StrmType;
           	                                       
119293     	assign CmdTx_StrmValid = CmdRx_StrmValid;
           	                                         
119294     	assign GenRx_Req_Rdy = GenTx_Req_Rdy;
           	                                     
119295     	assign GenTx_Req_Addr = GenRx_Req_Addr;
           	                                       
119296     	assign GenTx_Req_Be = GenRx_Req_Be;
           	                                   
119297     	assign GenTx_Req_BurstType = GenRx_Req_BurstType;
           	                                                 
119298     	assign GenTx_Req_Data = GenRx_Req_Data;
           	                                       
119299     	assign GenTx_Req_Last = GenRx_Req_Last;
           	                                       
119300     	assign GenTx_Req_Len1 = GenRx_Req_Len1;
           	                                       
119301     	assign GenTx_Req_Lock = GenRx_Req_Lock;
           	                                       
119302     	assign GenTx_Req_SeqId = GenRx_Req_SeqId;
           	                                         
119303     	assign GenTx_Req_SeqUnOrdered = GenRx_Req_SeqUnOrdered;
           	                                                       
119304     	assign GenTx_Req_SeqUnique = GenRx_Req_SeqUnique;
           	                                                 
119305     	assign GenTx_Req_User = GenRx_Req_User;
           	                                       
119306     	assign GenTx_Req_Vld = GenRx_Req_Vld;
           	                                     
119307     	assign Sys_Pwr_Idle = 1'b1;
           	                           
119308     	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           	                                      
119309     	assign Translation_Key = { GenRx_Req_Addr [31:2] };
           	                                                   
119310     endmodule
                    
119311     
           
119312     `timescale 1ps/1ps
                             
119313     module rsnoc_z_H_R_U_P_N_f98cc18f_A1050022111 (
                                                          
119314     	Rx_0
           	    
119315     ,	Rx_2
            	    
119316     ,	Rx_5
            	    
119317     ,	Rx_6
            	    
119318     ,	Rx_7
            	    
119319     ,	Rx_8
            	    
119320     ,	Rx_9
            	    
119321     ,	RxRdy
            	     
119322     ,	RxVld
            	     
119323     ,	Sys_Clk
            	       
119324     ,	Sys_Clk_ClkS
            	            
119325     ,	Sys_Clk_En
            	          
119326     ,	Sys_Clk_EnS
            	           
119327     ,	Sys_Clk_RetRstN
            	               
119328     ,	Sys_Clk_RstN
            	            
119329     ,	Sys_Clk_Tm
            	          
119330     ,	Sys_Pwr_Idle
            	            
119331     ,	Sys_Pwr_WakeUp
            	              
119332     ,	Tx_0
            	    
119333     ,	Tx_2
            	    
119334     ,	Tx_5
            	    
119335     ,	Tx_6
            	    
119336     ,	Tx_7
            	    
119337     ,	Tx_8
            	    
119338     ,	Tx_9
            	    
119339     ,	TxRdy
            	     
119340     ,	TxVld
            	     
119341     );
             
119342     	input        Rx_0            ;
           	                              
119343     	input  [4:0] Rx_2            ;
           	                              
119344     	input  [1:0] Rx_5            ;
           	                              
119345     	input  [1:0] Rx_6            ;
           	                              
119346     	input        Rx_7            ;
           	                              
119347     	input        Rx_8            ;
           	                              
119348     	input        Rx_9            ;
           	                              
119349     	output       RxRdy           ;
           	                              
119350     	input        RxVld           ;
           	                              
119351     	input        Sys_Clk         ;
           	                              
119352     	input        Sys_Clk_ClkS    ;
           	                              
119353     	input        Sys_Clk_En      ;
           	                              
119354     	input        Sys_Clk_EnS     ;
           	                              
119355     	input        Sys_Clk_RetRstN ;
           	                              
119356     	input        Sys_Clk_RstN    ;
           	                              
119357     	input        Sys_Clk_Tm      ;
           	                              
119358     	output       Sys_Pwr_Idle    ;
           	                              
119359     	output       Sys_Pwr_WakeUp  ;
           	                              
119360     	output       Tx_0            ;
           	                              
119361     	output [4:0] Tx_2            ;
           	                              
119362     	output [1:0] Tx_5            ;
           	                              
119363     	output [1:0] Tx_6            ;
           	                              
119364     	output       Tx_7            ;
           	                              
119365     	output       Tx_8            ;
           	                              
119366     	output       Tx_9            ;
           	                              
119367     	input        TxRdy           ;
           	                              
119368     	output       TxVld           ;
           	                              
119369     	reg  dontStop ;
           	               
119370     	assign RxRdy = TxRdy;
           	                     
119371     	assign Sys_Pwr_Idle = 1'b1;
           	                           
119372     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
119373     	assign Tx_0 = Rx_0;
           	                   
119374     	assign Tx_2 = Rx_2;
           	                   
119375     	assign Tx_5 = Rx_5;
           	                   
119376     	assign Tx_6 = Rx_6;
           	                   
119377     	assign Tx_7 = Rx_7;
           	                   
119378     	assign Tx_8 = Rx_8;
           	                   
119379     	assign Tx_9 = Rx_9;
           	                   
119380     	assign TxVld = RxVld;
           	                     
119381     	// synopsys translate_off
           	                         
119382     	// synthesis translate_off
           	                          
119383     	always @( posedge Sys_Clk )
           	                           
119384     		if ( Sys_Clk == 1'b1 )
           		                      
119385     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
119386     				dontStop = 0;
           				             
119387     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119388     				if (!dontStop) begin
           				                    
119389     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
119390     					$stop;
           					      
119391     				end
           				   
119392     			end
           			   
119393     	// synthesis translate_on
           	                         
119394     	// synopsys translate_on
           	                        
119395     	endmodule
           	         
119396     
           
119397     `timescale 1ps/1ps
                             
119398     module rsnoc_z_H_R_G_G2_P_U_a8accfd0_A1022015110 (
                                                             
119399     	CmdBwd_CurIsWrite
           	                 
119400     ,	CmdBwd_MatchId
            	              
119401     ,	CmdBwd_StrmLen1MSB
            	                  
119402     ,	CmdBwd_StrmRatio
            	                
119403     ,	CmdBwd_StrmType
            	               
119404     ,	CmdBwd_StrmValid
            	                
119405     ,	CmdBwd_Vld
            	          
119406     ,	CmdRx_CurIsWrite
            	                
119407     ,	CmdRx_MatchId
            	             
119408     ,	CmdRx_StrmLen1MSB
            	                 
119409     ,	CmdRx_StrmRatio
            	               
119410     ,	CmdRx_StrmType
            	              
119411     ,	CmdRx_StrmValid
            	               
119412     ,	CmdRx_Vld
            	         
119413     ,	CmdTx_CurIsWrite
            	                
119414     ,	CmdTx_MatchId
            	             
119415     ,	CmdTx_StrmLen1MSB
            	                 
119416     ,	CmdTx_StrmRatio
            	               
119417     ,	CmdTx_StrmType
            	              
119418     ,	CmdTx_StrmValid
            	               
119419     ,	CmdTx_Vld
            	         
119420     ,	CoutBwdVld
            	          
119421     ,	Empty
            	     
119422     ,	Rx_Req_Addr
            	           
119423     ,	Rx_Req_Be
            	         
119424     ,	Rx_Req_BurstType
            	                
119425     ,	Rx_Req_Data
            	           
119426     ,	Rx_Req_Last
            	           
119427     ,	Rx_Req_Len1
            	           
119428     ,	Rx_Req_Lock
            	           
119429     ,	Rx_Req_Opc
            	          
119430     ,	Rx_Req_Rdy
            	          
119431     ,	Rx_Req_SeqId
            	            
119432     ,	Rx_Req_SeqUnOrdered
            	                   
119433     ,	Rx_Req_SeqUnique
            	                
119434     ,	Rx_Req_User
            	           
119435     ,	Rx_Req_Vld
            	          
119436     ,	Sys_Clk
            	       
119437     ,	Sys_Clk_ClkS
            	            
119438     ,	Sys_Clk_En
            	          
119439     ,	Sys_Clk_EnS
            	           
119440     ,	Sys_Clk_RetRstN
            	               
119441     ,	Sys_Clk_RstN
            	            
119442     ,	Sys_Clk_Tm
            	          
119443     ,	Sys_Pwr_Idle
            	            
119444     ,	Sys_Pwr_WakeUp
            	              
119445     ,	Tx_Req_Addr
            	           
119446     ,	Tx_Req_Be
            	         
119447     ,	Tx_Req_BurstType
            	                
119448     ,	Tx_Req_Data
            	           
119449     ,	Tx_Req_Last
            	           
119450     ,	Tx_Req_Len1
            	           
119451     ,	Tx_Req_Lock
            	           
119452     ,	Tx_Req_Opc
            	          
119453     ,	Tx_Req_Rdy
            	          
119454     ,	Tx_Req_SeqId
            	            
119455     ,	Tx_Req_SeqUnOrdered
            	                   
119456     ,	Tx_Req_SeqUnique
            	                
119457     ,	Tx_Req_User
            	           
119458     ,	Tx_Req_Vld
            	          
119459     );
             
119460     	output        CmdBwd_CurIsWrite   ;
           	                                   
119461     	output [4:0]  CmdBwd_MatchId      ;
           	                                   
119462     	output [1:0]  CmdBwd_StrmLen1MSB  ;
           	                                   
119463     	output [1:0]  CmdBwd_StrmRatio    ;
           	                                   
119464     	output        CmdBwd_StrmType     ;
           	                                   
119465     	output        CmdBwd_StrmValid    ;
           	                                   
119466     	output        CmdBwd_Vld          ;
           	                                   
119467     	input         CmdRx_CurIsWrite    ;
           	                                   
119468     	input  [4:0]  CmdRx_MatchId       ;
           	                                   
119469     	input  [1:0]  CmdRx_StrmLen1MSB   ;
           	                                   
119470     	input  [1:0]  CmdRx_StrmRatio     ;
           	                                   
119471     	input         CmdRx_StrmType      ;
           	                                   
119472     	input         CmdRx_StrmValid     ;
           	                                   
119473     	input         CmdRx_Vld           ;
           	                                   
119474     	output        CmdTx_CurIsWrite    ;
           	                                   
119475     	output [4:0]  CmdTx_MatchId       ;
           	                                   
119476     	output [1:0]  CmdTx_StrmLen1MSB   ;
           	                                   
119477     	output [1:0]  CmdTx_StrmRatio     ;
           	                                   
119478     	output        CmdTx_StrmType      ;
           	                                   
119479     	output        CmdTx_StrmValid     ;
           	                                   
119480     	output        CmdTx_Vld           ;
           	                                   
119481     	output        CoutBwdVld          ;
           	                                   
119482     	input         Empty               ;
           	                                   
119483     	input  [31:0] Rx_Req_Addr         ;
           	                                   
119484     	input  [3:0]  Rx_Req_Be           ;
           	                                   
119485     	input         Rx_Req_BurstType    ;
           	                                   
119486     	input  [31:0] Rx_Req_Data         ;
           	                                   
119487     	input         Rx_Req_Last         ;
           	                                   
119488     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
119489     	input         Rx_Req_Lock         ;
           	                                   
119490     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
119491     	output        Rx_Req_Rdy          ;
           	                                   
119492     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
119493     	input         Rx_Req_SeqUnOrdered ;
           	                                   
119494     	input         Rx_Req_SeqUnique    ;
           	                                   
119495     	input  [7:0]  Rx_Req_User         ;
           	                                   
119496     	input         Rx_Req_Vld          ;
           	                                   
119497     	input         Sys_Clk             ;
           	                                   
119498     	input         Sys_Clk_ClkS        ;
           	                                   
119499     	input         Sys_Clk_En          ;
           	                                   
119500     	input         Sys_Clk_EnS         ;
           	                                   
119501     	input         Sys_Clk_RetRstN     ;
           	                                   
119502     	input         Sys_Clk_RstN        ;
           	                                   
119503     	input         Sys_Clk_Tm          ;
           	                                   
119504     	output        Sys_Pwr_Idle        ;
           	                                   
119505     	output        Sys_Pwr_WakeUp      ;
           	                                   
119506     	output [31:0] Tx_Req_Addr         ;
           	                                   
119507     	output [3:0]  Tx_Req_Be           ;
           	                                   
119508     	output        Tx_Req_BurstType    ;
           	                                   
119509     	output [31:0] Tx_Req_Data         ;
           	                                   
119510     	output        Tx_Req_Last         ;
           	                                   
119511     	output [5:0]  Tx_Req_Len1         ;
           	                                   
119512     	output        Tx_Req_Lock         ;
           	                                   
119513     	output [2:0]  Tx_Req_Opc          ;
           	                                   
119514     	input         Tx_Req_Rdy          ;
           	                                   
119515     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
119516     	output        Tx_Req_SeqUnOrdered ;
           	                                   
119517     	output        Tx_Req_SeqUnique    ;
           	                                   
119518     	output [7:0]  Tx_Req_User         ;
           	                                   
119519     	output        Tx_Req_Vld          ;
           	                                   
119520     	wire [31:0] u_116_0              ;
           	                                  
119521     	wire [3:0]  u_116_1              ;
           	                                  
119522     	wire [2:0]  u_116_10             ;
           	                                  
119523     	wire [3:0]  u_116_12             ;
           	                                  
119524     	wire        u_116_13             ;
           	                                  
119525     	wire        u_116_14             ;
           	                                  
119526     	wire [7:0]  u_116_17             ;
           	                                  
119527     	wire        u_116_2              ;
           	                                  
119528     	wire [31:0] u_116_3              ;
           	                                  
119529     	wire        u_116_7              ;
           	                                  
119530     	wire [5:0]  u_116_8              ;
           	                                  
119531     	wire        u_116_9              ;
           	                                  
119532     	wire        u_55_0               ;
           	                                  
119533     	wire [4:0]  u_55_2               ;
           	                                  
119534     	wire [1:0]  u_55_5               ;
           	                                  
119535     	wire [1:0]  u_55_6               ;
           	                                  
119536     	wire        u_55_7               ;
           	                                  
119537     	wire        u_55_8               ;
           	                                  
119538     	wire        u_55_9               ;
           	                                  
119539     	wire        u_6389_0             ;
           	                                  
119540     	wire [4:0]  u_6389_2             ;
           	                                  
119541     	wire [1:0]  u_6389_5             ;
           	                                  
119542     	wire [1:0]  u_6389_6             ;
           	                                  
119543     	wire        u_6389_7             ;
           	                                  
119544     	wire        u_6389_8             ;
           	                                  
119545     	wire        u_6389_9             ;
           	                                  
119546     	wire [31:0] u_78_0               ;
           	                                  
119547     	wire [3:0]  u_78_1               ;
           	                                  
119548     	wire [2:0]  u_78_10              ;
           	                                  
119549     	wire [3:0]  u_78_12              ;
           	                                  
119550     	wire        u_78_13              ;
           	                                  
119551     	wire        u_78_14              ;
           	                                  
119552     	wire [7:0]  u_78_17              ;
           	                                  
119553     	wire        u_78_2               ;
           	                                  
119554     	wire [31:0] u_78_3               ;
           	                                  
119555     	wire        u_78_7               ;
           	                                  
119556     	wire [5:0]  u_78_8               ;
           	                                  
119557     	wire        u_78_9               ;
           	                                  
119558     	wire        u_df6b_0             ;
           	                                  
119559     	wire [4:0]  u_df6b_2             ;
           	                                  
119560     	wire [1:0]  u_df6b_5             ;
           	                                  
119561     	wire [1:0]  u_df6b_6             ;
           	                                  
119562     	wire        u_df6b_7             ;
           	                                  
119563     	wire        u_df6b_8             ;
           	                                  
119564     	wire        u_df6b_9             ;
           	                                  
119565     	wire [31:0] u_df6b_117_0         ;
           	                                  
119566     	wire [3:0]  u_df6b_117_1         ;
           	                                  
119567     	wire [2:0]  u_df6b_117_10        ;
           	                                  
119568     	wire [3:0]  u_df6b_117_12        ;
           	                                  
119569     	wire        u_df6b_117_13        ;
           	                                  
119570     	wire        u_df6b_117_14        ;
           	                                  
119571     	wire [7:0]  u_df6b_117_17        ;
           	                                  
119572     	wire        u_df6b_117_2         ;
           	                                  
119573     	wire [31:0] u_df6b_117_3         ;
           	                                  
119574     	wire        u_df6b_117_7         ;
           	                                  
119575     	wire [5:0]  u_df6b_117_8         ;
           	                                  
119576     	wire        u_df6b_117_9         ;
           	                                  
119577     	wire        u_df6b_56_0          ;
           	                                  
119578     	wire [4:0]  u_df6b_56_2          ;
           	                                  
119579     	wire [1:0]  u_df6b_56_5          ;
           	                                  
119580     	wire [1:0]  u_df6b_56_6          ;
           	                                  
119581     	wire        u_df6b_56_7          ;
           	                                  
119582     	wire        u_df6b_56_8          ;
           	                                  
119583     	wire        u_df6b_56_9          ;
           	                                  
119584     	wire [31:0] u_df6b_79_0          ;
           	                                  
119585     	wire [3:0]  u_df6b_79_1          ;
           	                                  
119586     	wire [2:0]  u_df6b_79_10         ;
           	                                  
119587     	wire [3:0]  u_df6b_79_12         ;
           	                                  
119588     	wire        u_df6b_79_13         ;
           	                                  
119589     	wire        u_df6b_79_14         ;
           	                                  
119590     	wire [7:0]  u_df6b_79_17         ;
           	                                  
119591     	wire        u_df6b_79_2          ;
           	                                  
119592     	wire [31:0] u_df6b_79_3          ;
           	                                  
119593     	wire        u_df6b_79_7          ;
           	                                  
119594     	wire [5:0]  u_df6b_79_8          ;
           	                                  
119595     	wire        u_df6b_79_9          ;
           	                                  
119596     	wire [31:0] Cin_Addr             ;
           	                                  
119597     	wire [3:0]  Cin_Be               ;
           	                                  
119598     	wire        Cin_BurstType        ;
           	                                  
119599     	wire [31:0] Cin_Data             ;
           	                                  
119600     	wire        Cin_Last             ;
           	                                  
119601     	wire [5:0]  Cin_Len1             ;
           	                                  
119602     	wire        Cin_Lock             ;
           	                                  
119603     	wire [2:0]  Cin_Opc              ;
           	                                  
119604     	wire [3:0]  Cin_SeqId            ;
           	                                  
119605     	wire        Cin_SeqUnOrdered     ;
           	                                  
119606     	wire        Cin_SeqUnique        ;
           	                                  
119607     	wire [7:0]  Cin_User             ;
           	                                  
119608     	wire [31:0] CoutBwd_Addr         ;
           	                                  
119609     	wire [3:0]  CoutBwd_Be           ;
           	                                  
119610     	wire        CoutBwd_BurstType    ;
           	                                  
119611     	wire [31:0] CoutBwd_Data         ;
           	                                  
119612     	wire        CoutBwd_Last         ;
           	                                  
119613     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
119614     	wire        CoutBwd_Lock         ;
           	                                  
119615     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
119616     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
119617     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
119618     	wire        CoutBwd_SeqUnique    ;
           	                                  
119619     	wire [7:0]  CoutBwd_User         ;
           	                                  
119620     	wire [31:0] CoutFwd_Addr         ;
           	                                  
119621     	wire [3:0]  CoutFwd_Be           ;
           	                                  
119622     	wire        CoutFwd_BurstType    ;
           	                                  
119623     	wire [31:0] CoutFwd_Data         ;
           	                                  
119624     	wire        CoutFwd_Last         ;
           	                                  
119625     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
119626     	wire        CoutFwd_Lock         ;
           	                                  
119627     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
119628     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
119629     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
119630     	wire        CoutFwd_SeqUnique    ;
           	                                  
119631     	wire [7:0]  CoutFwd_User         ;
           	                                  
119632     	wire        CoutFwdRdy           ;
           	                                  
119633     	wire        Pwr_Bwd_Idle         ;
           	                                  
119634     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
119635     	wire        Pwr_Fwd_Idle         ;
           	                                  
119636     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
119637     	assign u_df6b_0 = CmdRx_CurIsWrite;
           	                                   
119638     	assign u_df6b_2 = CmdRx_MatchId;
           	                                
119639     	assign u_df6b_5 = CmdRx_StrmLen1MSB;
           	                                    
119640     	assign u_df6b_6 = CmdRx_StrmRatio;
           	                                  
119641     	assign u_df6b_7 = CmdRx_StrmType;
           	                                 
119642     	assign u_df6b_8 = CmdRx_StrmValid;
           	                                  
119643     	assign u_df6b_9 = CmdRx_Vld;
           	                            
119644     	assign Cin_Addr = Rx_Req_Addr;
           	                              
119645     	assign u_df6b_79_0 = Cin_Addr;
           	                              
119646     	assign Cin_Be = Rx_Req_Be;
           	                          
119647     	assign u_df6b_79_1 = Cin_Be;
           	                            
119648     	assign Cin_Opc = Rx_Req_Opc;
           	                            
119649     	assign u_df6b_79_10 = Cin_Opc;
           	                              
119650     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
119651     	assign u_df6b_79_12 = Cin_SeqId;
           	                                
119652     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
119653     	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
119654     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
119655     	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
119656     	assign Cin_User = Rx_Req_User;
           	                              
119657     	assign u_df6b_79_17 = Cin_User;
           	                               
119658     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
119659     	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
119660     	assign Cin_Data = Rx_Req_Data;
           	                              
119661     	assign u_df6b_79_3 = Cin_Data;
           	                              
119662     	assign Cin_Last = Rx_Req_Last;
           	                              
119663     	assign u_df6b_79_7 = Cin_Last;
           	                              
119664     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
119665     	assign u_df6b_79_8 = Cin_Len1;
           	                              
119666     	assign Cin_Lock = Rx_Req_Lock;
           	                              
119667     	assign u_df6b_79_9 = Cin_Lock;
           	                              
119668     	rsnoc_z_H_R_U_P_N_b9c61f11_A32413200016130411008 unb9c61f11(
           	                                                            
119669     		.Rx_0( u_df6b_79_0 )
           		                    
119670     	,	.Rx_1( u_df6b_79_1 )
           	 	                    
119671     	,	.Rx_10( u_df6b_79_10 )
           	 	                      
119672     	,	.Rx_12( u_df6b_79_12 )
           	 	                      
119673     	,	.Rx_13( u_df6b_79_13 )
           	 	                      
119674     	,	.Rx_14( u_df6b_79_14 )
           	 	                      
119675     	,	.Rx_17( u_df6b_79_17 )
           	 	                      
119676     	,	.Rx_2( u_df6b_79_2 )
           	 	                    
119677     	,	.Rx_3( u_df6b_79_3 )
           	 	                    
119678     	,	.Rx_7( u_df6b_79_7 )
           	 	                    
119679     	,	.Rx_8( u_df6b_79_8 )
           	 	                    
119680     	,	.Rx_9( u_df6b_79_9 )
           	 	                    
119681     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
119682     	,	.RxVld( Rx_Req_Vld )
           	 	                    
119683     	,	.Sys_Clk( Sys_Clk )
           	 	                   
119684     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
119685     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
119686     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
119687     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
119688     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
119689     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
119690     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
119691     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
119692     	,	.Tx_0( u_78_0 )
           	 	               
119693     	,	.Tx_1( u_78_1 )
           	 	               
119694     	,	.Tx_10( u_78_10 )
           	 	                 
119695     	,	.Tx_12( u_78_12 )
           	 	                 
119696     	,	.Tx_13( u_78_13 )
           	 	                 
119697     	,	.Tx_14( u_78_14 )
           	 	                 
119698     	,	.Tx_17( u_78_17 )
           	 	                 
119699     	,	.Tx_2( u_78_2 )
           	 	               
119700     	,	.Tx_3( u_78_3 )
           	 	               
119701     	,	.Tx_7( u_78_7 )
           	 	               
119702     	,	.Tx_8( u_78_8 )
           	 	               
119703     	,	.Tx_9( u_78_9 )
           	 	               
119704     	,	.TxRdy( CoutFwdRdy )
           	 	                    
119705     	,	.TxVld( CoutBwdVld )
           	 	                    
119706     	);
           	  
119707     	assign CoutBwd_Addr = u_78_0;
           	                             
119708     	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
119709     	assign CoutBwd_Be = u_78_1;
           	                           
119710     	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
119711     	assign CoutBwd_Opc = u_78_10;
           	                             
119712     	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
119713     	assign CoutBwd_SeqId = u_78_12;
           	                               
119714     	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
119715     	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
119716     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
119717     	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
119718     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
119719     	assign CoutBwd_User = u_78_17;
           	                              
119720     	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
119721     	assign CoutBwd_BurstType = u_78_2;
           	                                  
119722     	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
119723     	assign CoutBwd_Data = u_78_3;
           	                             
119724     	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
119725     	assign CoutBwd_Last = u_78_7;
           	                             
119726     	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
119727     	assign CoutBwd_Len1 = u_78_8;
           	                             
119728     	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
119729     	assign CoutBwd_Lock = u_78_9;
           	                             
119730     	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
119731     	rsnoc_z_H_R_U_P_N_b9c61f11_A32413200016130411008 unb9c61f11_136(
           	                                                                
119732     		.Rx_0( u_df6b_117_0 )
           		                     
119733     	,	.Rx_1( u_df6b_117_1 )
           	 	                     
119734     	,	.Rx_10( u_df6b_117_10 )
           	 	                       
119735     	,	.Rx_12( u_df6b_117_12 )
           	 	                       
119736     	,	.Rx_13( u_df6b_117_13 )
           	 	                       
119737     	,	.Rx_14( u_df6b_117_14 )
           	 	                       
119738     	,	.Rx_17( u_df6b_117_17 )
           	 	                       
119739     	,	.Rx_2( u_df6b_117_2 )
           	 	                     
119740     	,	.Rx_3( u_df6b_117_3 )
           	 	                     
119741     	,	.Rx_7( u_df6b_117_7 )
           	 	                     
119742     	,	.Rx_8( u_df6b_117_8 )
           	 	                     
119743     	,	.Rx_9( u_df6b_117_9 )
           	 	                     
119744     	,	.RxRdy( CoutFwdRdy )
           	 	                    
119745     	,	.RxVld( CoutBwdVld )
           	 	                    
119746     	,	.Sys_Clk( Sys_Clk )
           	 	                   
119747     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
119748     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
119749     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
119750     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
119751     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
119752     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
119753     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
119754     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
119755     	,	.Tx_0( u_116_0 )
           	 	                
119756     	,	.Tx_1( u_116_1 )
           	 	                
119757     	,	.Tx_10( u_116_10 )
           	 	                  
119758     	,	.Tx_12( u_116_12 )
           	 	                  
119759     	,	.Tx_13( u_116_13 )
           	 	                  
119760     	,	.Tx_14( u_116_14 )
           	 	                  
119761     	,	.Tx_17( u_116_17 )
           	 	                  
119762     	,	.Tx_2( u_116_2 )
           	 	                
119763     	,	.Tx_3( u_116_3 )
           	 	                
119764     	,	.Tx_7( u_116_7 )
           	 	                
119765     	,	.Tx_8( u_116_8 )
           	 	                
119766     	,	.Tx_9( u_116_9 )
           	 	                
119767     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
119768     	,	.TxVld( Tx_Req_Vld )
           	 	                    
119769     	);
           	  
119770     	rsnoc_z_H_R_U_P_N_f98cc18f_A1050022111 unf98cc18f(
           	                                                  
119771     		.Rx_0( u_df6b_0 )
           		                 
119772     	,	.Rx_2( u_df6b_2 )
           	 	                 
119773     	,	.Rx_5( u_df6b_5 )
           	 	                 
119774     	,	.Rx_6( u_df6b_6 )
           	 	                 
119775     	,	.Rx_7( u_df6b_7 )
           	 	                 
119776     	,	.Rx_8( u_df6b_8 )
           	 	                 
119777     	,	.Rx_9( u_df6b_9 )
           	 	                 
119778     	,	.RxRdy( )
           	 	         
119779     	,	.RxVld( Rx_Req_Vld )
           	 	                    
119780     	,	.Sys_Clk( Sys_Clk )
           	 	                   
119781     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
119782     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
119783     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
119784     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
119785     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
119786     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
119787     	,	.Sys_Pwr_Idle( )
           	 	                
119788     	,	.Sys_Pwr_WakeUp( )
           	 	                  
119789     	,	.Tx_0( u_6389_0 )
           	 	                 
119790     	,	.Tx_2( u_6389_2 )
           	 	                 
119791     	,	.Tx_5( u_6389_5 )
           	 	                 
119792     	,	.Tx_6( u_6389_6 )
           	 	                 
119793     	,	.Tx_7( u_6389_7 )
           	 	                 
119794     	,	.Tx_8( u_6389_8 )
           	 	                 
119795     	,	.Tx_9( u_6389_9 )
           	 	                 
119796     	,	.TxRdy( CoutFwdRdy )
           	 	                    
119797     	,	.TxVld( )
           	 	         
119798     	);
           	  
119799     	assign CmdBwd_CurIsWrite = u_6389_0;
           	                                    
119800     	assign CmdBwd_MatchId = u_6389_2;
           	                                 
119801     	assign CmdBwd_StrmLen1MSB = u_6389_5;
           	                                     
119802     	assign CmdBwd_StrmRatio = u_6389_6;
           	                                   
119803     	assign CmdBwd_StrmType = u_6389_7;
           	                                  
119804     	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
119805     	assign CmdBwd_Vld = u_6389_9;
           	                             
119806     	assign u_df6b_56_0 = CmdBwd_CurIsWrite;
           	                                       
119807     	assign u_df6b_56_2 = CmdBwd_MatchId;
           	                                    
119808     	assign u_df6b_56_5 = CmdBwd_StrmLen1MSB;
           	                                        
119809     	assign u_df6b_56_6 = CmdBwd_StrmRatio;
           	                                      
119810     	assign u_df6b_56_7 = CmdBwd_StrmType;
           	                                     
119811     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
119812     	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
119813     	rsnoc_z_H_R_U_P_N_f98cc18f_A1050022111 unf98cc18f_67(
           	                                                     
119814     		.Rx_0( u_df6b_56_0 )
           		                    
119815     	,	.Rx_2( u_df6b_56_2 )
           	 	                    
119816     	,	.Rx_5( u_df6b_56_5 )
           	 	                    
119817     	,	.Rx_6( u_df6b_56_6 )
           	 	                    
119818     	,	.Rx_7( u_df6b_56_7 )
           	 	                    
119819     	,	.Rx_8( u_df6b_56_8 )
           	 	                    
119820     	,	.Rx_9( u_df6b_56_9 )
           	 	                    
119821     	,	.RxRdy( )
           	 	         
119822     	,	.RxVld( CoutBwdVld )
           	 	                    
119823     	,	.Sys_Clk( Sys_Clk )
           	 	                   
119824     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
119825     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
119826     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
119827     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
119828     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
119829     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
119830     	,	.Sys_Pwr_Idle( )
           	 	                
119831     	,	.Sys_Pwr_WakeUp( )
           	 	                  
119832     	,	.Tx_0( u_55_0 )
           	 	               
119833     	,	.Tx_2( u_55_2 )
           	 	               
119834     	,	.Tx_5( u_55_5 )
           	 	               
119835     	,	.Tx_6( u_55_6 )
           	 	               
119836     	,	.Tx_7( u_55_7 )
           	 	               
119837     	,	.Tx_8( u_55_8 )
           	 	               
119838     	,	.Tx_9( u_55_9 )
           	 	               
119839     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
119840     	,	.TxVld( )
           	 	         
119841     	);
           	  
119842     	assign CmdTx_CurIsWrite = u_55_0;
           	                                 
119843     	assign CmdTx_MatchId = u_55_2;
           	                              
119844     	assign CmdTx_StrmLen1MSB = u_55_5;
           	                                  
119845     	assign CmdTx_StrmRatio = u_55_6;
           	                                
119846     	assign CmdTx_StrmType = u_55_7;
           	                               
119847     	assign CmdTx_StrmValid = u_55_8;
           	                                
119848     	assign CmdTx_Vld = u_55_9;
           	                          
119849     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
119850     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
119851     	assign CoutFwd_Addr = u_116_0;
           	                              
119852     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
119853     	assign CoutFwd_Be = u_116_1;
           	                            
119854     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
119855     	assign CoutFwd_BurstType = u_116_2;
           	                                   
119856     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
119857     	assign CoutFwd_Data = u_116_3;
           	                              
119858     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
119859     	assign CoutFwd_Last = u_116_7;
           	                              
119860     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
119861     	assign CoutFwd_Len1 = u_116_8;
           	                              
119862     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
119863     	assign CoutFwd_Lock = u_116_9;
           	                              
119864     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
119865     	assign CoutFwd_Opc = u_116_10;
           	                              
119866     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
119867     	assign CoutFwd_SeqId = u_116_12;
           	                                
119868     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
119869     	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
119870     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
119871     	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
119872     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
119873     	assign CoutFwd_User = u_116_17;
           	                               
119874     	assign Tx_Req_User = CoutFwd_User;
           	                                  
119875     endmodule
                    
119876     
           
119877     `timescale 1ps/1ps
                             
119878     module rsnoc_z_H_R_U_P_N_6580ede3_A011051221111 (
                                                            
119879     	Rx_1
           	    
119880     ,	Rx_10
            	     
119881     ,	Rx_11
            	     
119882     ,	Rx_2
            	    
119883     ,	Rx_4
            	    
119884     ,	Rx_5
            	    
119885     ,	Rx_6
            	    
119886     ,	Rx_7
            	    
119887     ,	Rx_8
            	    
119888     ,	Rx_9
            	    
119889     ,	RxRdy
            	     
119890     ,	RxVld
            	     
119891     ,	Sys_Clk
            	       
119892     ,	Sys_Clk_ClkS
            	            
119893     ,	Sys_Clk_En
            	          
119894     ,	Sys_Clk_EnS
            	           
119895     ,	Sys_Clk_RetRstN
            	               
119896     ,	Sys_Clk_RstN
            	            
119897     ,	Sys_Clk_Tm
            	          
119898     ,	Sys_Pwr_Idle
            	            
119899     ,	Sys_Pwr_WakeUp
            	              
119900     ,	Tx_1
            	    
119901     ,	Tx_10
            	     
119902     ,	Tx_11
            	     
119903     ,	Tx_2
            	    
119904     ,	Tx_4
            	    
119905     ,	Tx_5
            	    
119906     ,	Tx_6
            	    
119907     ,	Tx_7
            	    
119908     ,	Tx_8
            	    
119909     ,	Tx_9
            	    
119910     ,	TxRdy
            	     
119911     ,	TxVld
            	     
119912     );
             
119913     	input        Rx_1            ;
           	                              
119914     	input        Rx_10           ;
           	                              
119915     	input        Rx_11           ;
           	                              
119916     	input        Rx_2            ;
           	                              
119917     	input  [4:0] Rx_4            ;
           	                              
119918     	input        Rx_5            ;
           	                              
119919     	input  [1:0] Rx_6            ;
           	                              
119920     	input  [1:0] Rx_7            ;
           	                              
119921     	input        Rx_8            ;
           	                              
119922     	input        Rx_9            ;
           	                              
119923     	output       RxRdy           ;
           	                              
119924     	input        RxVld           ;
           	                              
119925     	input        Sys_Clk         ;
           	                              
119926     	input        Sys_Clk_ClkS    ;
           	                              
119927     	input        Sys_Clk_En      ;
           	                              
119928     	input        Sys_Clk_EnS     ;
           	                              
119929     	input        Sys_Clk_RetRstN ;
           	                              
119930     	input        Sys_Clk_RstN    ;
           	                              
119931     	input        Sys_Clk_Tm      ;
           	                              
119932     	output       Sys_Pwr_Idle    ;
           	                              
119933     	output       Sys_Pwr_WakeUp  ;
           	                              
119934     	output       Tx_1            ;
           	                              
119935     	output       Tx_10           ;
           	                              
119936     	output       Tx_11           ;
           	                              
119937     	output       Tx_2            ;
           	                              
119938     	output [4:0] Tx_4            ;
           	                              
119939     	output       Tx_5            ;
           	                              
119940     	output [1:0] Tx_6            ;
           	                              
119941     	output [1:0] Tx_7            ;
           	                              
119942     	output       Tx_8            ;
           	                              
119943     	output       Tx_9            ;
           	                              
119944     	input        TxRdy           ;
           	                              
119945     	output       TxVld           ;
           	                              
119946     	reg  dontStop ;
           	               
119947     	assign RxRdy = TxRdy;
           	                     
119948     	assign Sys_Pwr_Idle = 1'b1;
           	                           
119949     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
119950     	assign Tx_1 = Rx_1;
           	                   
119951     	assign Tx_10 = Rx_10;
           	                     
119952     	assign Tx_11 = Rx_11;
           	                     
119953     	assign Tx_2 = Rx_2;
           	                   
119954     	assign Tx_4 = Rx_4;
           	                   
119955     	assign Tx_5 = Rx_5;
           	                   
119956     	assign Tx_6 = Rx_6;
           	                   
119957     	assign Tx_7 = Rx_7;
           	                   
119958     	assign Tx_8 = Rx_8;
           	                   
119959     	assign Tx_9 = Rx_9;
           	                   
119960     	assign TxVld = RxVld;
           	                     
119961     	// synopsys translate_off
           	                         
119962     	// synthesis translate_off
           	                          
119963     	always @( posedge Sys_Clk )
           	                           
119964     		if ( Sys_Clk == 1'b1 )
           		                      
119965     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
119966     				dontStop = 0;
           				             
119967     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
119968     				if (!dontStop) begin
           				                    
119969     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
119970     					$stop;
           					      
119971     				end
           				   
119972     			end
           			   
119973     	// synthesis translate_on
           	                         
119974     	// synopsys translate_on
           	                        
119975     	endmodule
           	         
119976     
           
119977     `timescale 1ps/1ps
                             
119978     module rsnoc_z_H_R_G_G2_P_U_38f557e6_A112011215101 (
                                                               
119979     	CmdBwd_CurIsWrite
           	                 
119980     ,	CmdBwd_Err
            	          
119981     ,	CmdBwd_MatchId
            	              
119982     ,	CmdBwd_Split
            	            
119983     ,	CmdBwd_StrmLen1MSB
            	                  
119984     ,	CmdBwd_StrmRatio
            	                
119985     ,	CmdBwd_StrmType
            	               
119986     ,	CmdBwd_StrmValid
            	                
119987     ,	CmdBwd_SubWord
            	              
119988     ,	CmdBwd_Vld
            	          
119989     ,	CmdRx_CurIsWrite
            	                
119990     ,	CmdRx_Err
            	         
119991     ,	CmdRx_MatchId
            	             
119992     ,	CmdRx_Split
            	           
119993     ,	CmdRx_StrmLen1MSB
            	                 
119994     ,	CmdRx_StrmRatio
            	               
119995     ,	CmdRx_StrmType
            	              
119996     ,	CmdRx_StrmValid
            	               
119997     ,	CmdRx_SubWord
            	             
119998     ,	CmdRx_Vld
            	         
119999     ,	CmdTx_CurIsWrite
            	                
120000     ,	CmdTx_Err
            	         
120001     ,	CmdTx_MatchId
            	             
120002     ,	CmdTx_Split
            	           
120003     ,	CmdTx_StrmLen1MSB
            	                 
120004     ,	CmdTx_StrmRatio
            	               
120005     ,	CmdTx_StrmType
            	              
120006     ,	CmdTx_StrmValid
            	               
120007     ,	CmdTx_SubWord
            	             
120008     ,	CmdTx_Vld
            	         
120009     ,	CoutBwdVld
            	          
120010     ,	Empty
            	     
120011     ,	Rx_Req_Addr
            	           
120012     ,	Rx_Req_Be
            	         
120013     ,	Rx_Req_BurstType
            	                
120014     ,	Rx_Req_Data
            	           
120015     ,	Rx_Req_Last
            	           
120016     ,	Rx_Req_Len1
            	           
120017     ,	Rx_Req_Lock
            	           
120018     ,	Rx_Req_Opc
            	          
120019     ,	Rx_Req_Rdy
            	          
120020     ,	Rx_Req_SeqId
            	            
120021     ,	Rx_Req_SeqUnOrdered
            	                   
120022     ,	Rx_Req_SeqUnique
            	                
120023     ,	Rx_Req_User
            	           
120024     ,	Rx_Req_Vld
            	          
120025     ,	Sys_Clk
            	       
120026     ,	Sys_Clk_ClkS
            	            
120027     ,	Sys_Clk_En
            	          
120028     ,	Sys_Clk_EnS
            	           
120029     ,	Sys_Clk_RetRstN
            	               
120030     ,	Sys_Clk_RstN
            	            
120031     ,	Sys_Clk_Tm
            	          
120032     ,	Sys_Pwr_Idle
            	            
120033     ,	Sys_Pwr_WakeUp
            	              
120034     ,	Tx_Req_Addr
            	           
120035     ,	Tx_Req_Be
            	         
120036     ,	Tx_Req_BurstType
            	                
120037     ,	Tx_Req_Data
            	           
120038     ,	Tx_Req_Last
            	           
120039     ,	Tx_Req_Len1
            	           
120040     ,	Tx_Req_Lock
            	           
120041     ,	Tx_Req_Opc
            	          
120042     ,	Tx_Req_Rdy
            	          
120043     ,	Tx_Req_SeqId
            	            
120044     ,	Tx_Req_SeqUnOrdered
            	                   
120045     ,	Tx_Req_SeqUnique
            	                
120046     ,	Tx_Req_User
            	           
120047     ,	Tx_Req_Vld
            	          
120048     );
             
120049     	output        CmdBwd_CurIsWrite   ;
           	                                   
120050     	output        CmdBwd_Err          ;
           	                                   
120051     	output [4:0]  CmdBwd_MatchId      ;
           	                                   
120052     	output        CmdBwd_Split        ;
           	                                   
120053     	output [1:0]  CmdBwd_StrmLen1MSB  ;
           	                                   
120054     	output [1:0]  CmdBwd_StrmRatio    ;
           	                                   
120055     	output        CmdBwd_StrmType     ;
           	                                   
120056     	output        CmdBwd_StrmValid    ;
           	                                   
120057     	output        CmdBwd_SubWord      ;
           	                                   
120058     	output        CmdBwd_Vld          ;
           	                                   
120059     	input         CmdRx_CurIsWrite    ;
           	                                   
120060     	input         CmdRx_Err           ;
           	                                   
120061     	input  [4:0]  CmdRx_MatchId       ;
           	                                   
120062     	input         CmdRx_Split         ;
           	                                   
120063     	input  [1:0]  CmdRx_StrmLen1MSB   ;
           	                                   
120064     	input  [1:0]  CmdRx_StrmRatio     ;
           	                                   
120065     	input         CmdRx_StrmType      ;
           	                                   
120066     	input         CmdRx_StrmValid     ;
           	                                   
120067     	input         CmdRx_SubWord       ;
           	                                   
120068     	input         CmdRx_Vld           ;
           	                                   
120069     	output        CmdTx_CurIsWrite    ;
           	                                   
120070     	output        CmdTx_Err           ;
           	                                   
120071     	output [4:0]  CmdTx_MatchId       ;
           	                                   
120072     	output        CmdTx_Split         ;
           	                                   
120073     	output [1:0]  CmdTx_StrmLen1MSB   ;
           	                                   
120074     	output [1:0]  CmdTx_StrmRatio     ;
           	                                   
120075     	output        CmdTx_StrmType      ;
           	                                   
120076     	output        CmdTx_StrmValid     ;
           	                                   
120077     	output        CmdTx_SubWord       ;
           	                                   
120078     	output        CmdTx_Vld           ;
           	                                   
120079     	output        CoutBwdVld          ;
           	                                   
120080     	input         Empty               ;
           	                                   
120081     	input  [31:0] Rx_Req_Addr         ;
           	                                   
120082     	input  [3:0]  Rx_Req_Be           ;
           	                                   
120083     	input         Rx_Req_BurstType    ;
           	                                   
120084     	input  [31:0] Rx_Req_Data         ;
           	                                   
120085     	input         Rx_Req_Last         ;
           	                                   
120086     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
120087     	input         Rx_Req_Lock         ;
           	                                   
120088     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
120089     	output        Rx_Req_Rdy          ;
           	                                   
120090     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
120091     	input         Rx_Req_SeqUnOrdered ;
           	                                   
120092     	input         Rx_Req_SeqUnique    ;
           	                                   
120093     	input  [7:0]  Rx_Req_User         ;
           	                                   
120094     	input         Rx_Req_Vld          ;
           	                                   
120095     	input         Sys_Clk             ;
           	                                   
120096     	input         Sys_Clk_ClkS        ;
           	                                   
120097     	input         Sys_Clk_En          ;
           	                                   
120098     	input         Sys_Clk_EnS         ;
           	                                   
120099     	input         Sys_Clk_RetRstN     ;
           	                                   
120100     	input         Sys_Clk_RstN        ;
           	                                   
120101     	input         Sys_Clk_Tm          ;
           	                                   
120102     	output        Sys_Pwr_Idle        ;
           	                                   
120103     	output        Sys_Pwr_WakeUp      ;
           	                                   
120104     	output [31:0] Tx_Req_Addr         ;
           	                                   
120105     	output [3:0]  Tx_Req_Be           ;
           	                                   
120106     	output        Tx_Req_BurstType    ;
           	                                   
120107     	output [31:0] Tx_Req_Data         ;
           	                                   
120108     	output        Tx_Req_Last         ;
           	                                   
120109     	output [5:0]  Tx_Req_Len1         ;
           	                                   
120110     	output        Tx_Req_Lock         ;
           	                                   
120111     	output [2:0]  Tx_Req_Opc          ;
           	                                   
120112     	input         Tx_Req_Rdy          ;
           	                                   
120113     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
120114     	output        Tx_Req_SeqUnOrdered ;
           	                                   
120115     	output        Tx_Req_SeqUnique    ;
           	                                   
120116     	output [7:0]  Tx_Req_User         ;
           	                                   
120117     	output        Tx_Req_Vld          ;
           	                                   
120118     	wire [31:0] u_124_0              ;
           	                                  
120119     	wire [3:0]  u_124_1              ;
           	                                  
120120     	wire [2:0]  u_124_10             ;
           	                                  
120121     	wire [3:0]  u_124_12             ;
           	                                  
120122     	wire        u_124_13             ;
           	                                  
120123     	wire        u_124_14             ;
           	                                  
120124     	wire [7:0]  u_124_17             ;
           	                                  
120125     	wire        u_124_2              ;
           	                                  
120126     	wire [31:0] u_124_3              ;
           	                                  
120127     	wire        u_124_7              ;
           	                                  
120128     	wire [5:0]  u_124_8              ;
           	                                  
120129     	wire        u_124_9              ;
           	                                  
120130     	wire        u_59_1               ;
           	                                  
120131     	wire        u_59_10              ;
           	                                  
120132     	wire        u_59_11              ;
           	                                  
120133     	wire        u_59_2               ;
           	                                  
120134     	wire [4:0]  u_59_4               ;
           	                                  
120135     	wire        u_59_5               ;
           	                                  
120136     	wire [1:0]  u_59_6               ;
           	                                  
120137     	wire [1:0]  u_59_7               ;
           	                                  
120138     	wire        u_59_8               ;
           	                                  
120139     	wire        u_59_9               ;
           	                                  
120140     	wire        u_6389_1             ;
           	                                  
120141     	wire        u_6389_10            ;
           	                                  
120142     	wire        u_6389_11            ;
           	                                  
120143     	wire        u_6389_2             ;
           	                                  
120144     	wire [4:0]  u_6389_4             ;
           	                                  
120145     	wire        u_6389_5             ;
           	                                  
120146     	wire [1:0]  u_6389_6             ;
           	                                  
120147     	wire [1:0]  u_6389_7             ;
           	                                  
120148     	wire        u_6389_8             ;
           	                                  
120149     	wire        u_6389_9             ;
           	                                  
120150     	wire [31:0] u_86_0               ;
           	                                  
120151     	wire [3:0]  u_86_1               ;
           	                                  
120152     	wire [2:0]  u_86_10              ;
           	                                  
120153     	wire [3:0]  u_86_12              ;
           	                                  
120154     	wire        u_86_13              ;
           	                                  
120155     	wire        u_86_14              ;
           	                                  
120156     	wire [7:0]  u_86_17              ;
           	                                  
120157     	wire        u_86_2               ;
           	                                  
120158     	wire [31:0] u_86_3               ;
           	                                  
120159     	wire        u_86_7               ;
           	                                  
120160     	wire [5:0]  u_86_8               ;
           	                                  
120161     	wire        u_86_9               ;
           	                                  
120162     	wire        u_df6b_1             ;
           	                                  
120163     	wire        u_df6b_10            ;
           	                                  
120164     	wire        u_df6b_11            ;
           	                                  
120165     	wire        u_df6b_2             ;
           	                                  
120166     	wire [4:0]  u_df6b_4             ;
           	                                  
120167     	wire        u_df6b_5             ;
           	                                  
120168     	wire [1:0]  u_df6b_6             ;
           	                                  
120169     	wire [1:0]  u_df6b_7             ;
           	                                  
120170     	wire        u_df6b_8             ;
           	                                  
120171     	wire        u_df6b_9             ;
           	                                  
120172     	wire [31:0] u_df6b_125_0         ;
           	                                  
120173     	wire [3:0]  u_df6b_125_1         ;
           	                                  
120174     	wire [2:0]  u_df6b_125_10        ;
           	                                  
120175     	wire [3:0]  u_df6b_125_12        ;
           	                                  
120176     	wire        u_df6b_125_13        ;
           	                                  
120177     	wire        u_df6b_125_14        ;
           	                                  
120178     	wire [7:0]  u_df6b_125_17        ;
           	                                  
120179     	wire        u_df6b_125_2         ;
           	                                  
120180     	wire [31:0] u_df6b_125_3         ;
           	                                  
120181     	wire        u_df6b_125_7         ;
           	                                  
120182     	wire [5:0]  u_df6b_125_8         ;
           	                                  
120183     	wire        u_df6b_125_9         ;
           	                                  
120184     	wire        u_df6b_60_1          ;
           	                                  
120185     	wire        u_df6b_60_10         ;
           	                                  
120186     	wire        u_df6b_60_11         ;
           	                                  
120187     	wire        u_df6b_60_2          ;
           	                                  
120188     	wire [4:0]  u_df6b_60_4          ;
           	                                  
120189     	wire        u_df6b_60_5          ;
           	                                  
120190     	wire [1:0]  u_df6b_60_6          ;
           	                                  
120191     	wire [1:0]  u_df6b_60_7          ;
           	                                  
120192     	wire        u_df6b_60_8          ;
           	                                  
120193     	wire        u_df6b_60_9          ;
           	                                  
120194     	wire [31:0] u_df6b_87_0          ;
           	                                  
120195     	wire [3:0]  u_df6b_87_1          ;
           	                                  
120196     	wire [2:0]  u_df6b_87_10         ;
           	                                  
120197     	wire [3:0]  u_df6b_87_12         ;
           	                                  
120198     	wire        u_df6b_87_13         ;
           	                                  
120199     	wire        u_df6b_87_14         ;
           	                                  
120200     	wire [7:0]  u_df6b_87_17         ;
           	                                  
120201     	wire        u_df6b_87_2          ;
           	                                  
120202     	wire [31:0] u_df6b_87_3          ;
           	                                  
120203     	wire        u_df6b_87_7          ;
           	                                  
120204     	wire [5:0]  u_df6b_87_8          ;
           	                                  
120205     	wire        u_df6b_87_9          ;
           	                                  
120206     	wire [31:0] Cin_Addr             ;
           	                                  
120207     	wire [3:0]  Cin_Be               ;
           	                                  
120208     	wire        Cin_BurstType        ;
           	                                  
120209     	wire [31:0] Cin_Data             ;
           	                                  
120210     	wire        Cin_Last             ;
           	                                  
120211     	wire [5:0]  Cin_Len1             ;
           	                                  
120212     	wire        Cin_Lock             ;
           	                                  
120213     	wire [2:0]  Cin_Opc              ;
           	                                  
120214     	wire [3:0]  Cin_SeqId            ;
           	                                  
120215     	wire        Cin_SeqUnOrdered     ;
           	                                  
120216     	wire        Cin_SeqUnique        ;
           	                                  
120217     	wire [7:0]  Cin_User             ;
           	                                  
120218     	wire [31:0] CoutBwd_Addr         ;
           	                                  
120219     	wire [3:0]  CoutBwd_Be           ;
           	                                  
120220     	wire        CoutBwd_BurstType    ;
           	                                  
120221     	wire [31:0] CoutBwd_Data         ;
           	                                  
120222     	wire        CoutBwd_Last         ;
           	                                  
120223     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
120224     	wire        CoutBwd_Lock         ;
           	                                  
120225     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
120226     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
120227     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
120228     	wire        CoutBwd_SeqUnique    ;
           	                                  
120229     	wire [7:0]  CoutBwd_User         ;
           	                                  
120230     	wire [31:0] CoutFwd_Addr         ;
           	                                  
120231     	wire [3:0]  CoutFwd_Be           ;
           	                                  
120232     	wire        CoutFwd_BurstType    ;
           	                                  
120233     	wire [31:0] CoutFwd_Data         ;
           	                                  
120234     	wire        CoutFwd_Last         ;
           	                                  
120235     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
120236     	wire        CoutFwd_Lock         ;
           	                                  
120237     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
120238     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
120239     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
120240     	wire        CoutFwd_SeqUnique    ;
           	                                  
120241     	wire [7:0]  CoutFwd_User         ;
           	                                  
120242     	wire        CoutFwdRdy           ;
           	                                  
120243     	wire        Pwr_Bwd_Idle         ;
           	                                  
120244     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
120245     	wire        Pwr_Fwd_Idle         ;
           	                                  
120246     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
120247     	assign u_df6b_1 = CmdRx_CurIsWrite;
           	                                   
120248     	assign u_df6b_10 = CmdRx_SubWord;
           	                                 
120249     	assign u_df6b_11 = CmdRx_Vld;
           	                             
120250     	assign u_df6b_2 = CmdRx_Err;
           	                            
120251     	assign u_df6b_4 = CmdRx_MatchId;
           	                                
120252     	assign u_df6b_5 = CmdRx_Split;
           	                              
120253     	assign u_df6b_6 = CmdRx_StrmLen1MSB;
           	                                    
120254     	assign u_df6b_7 = CmdRx_StrmRatio;
           	                                  
120255     	assign u_df6b_8 = CmdRx_StrmType;
           	                                 
120256     	assign u_df6b_9 = CmdRx_StrmValid;
           	                                  
120257     	assign Cin_Addr = Rx_Req_Addr;
           	                              
120258     	assign u_df6b_87_0 = Cin_Addr;
           	                              
120259     	assign Cin_Be = Rx_Req_Be;
           	                          
120260     	assign u_df6b_87_1 = Cin_Be;
           	                            
120261     	assign Cin_Opc = Rx_Req_Opc;
           	                            
120262     	assign u_df6b_87_10 = Cin_Opc;
           	                              
120263     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
120264     	assign u_df6b_87_12 = Cin_SeqId;
           	                                
120265     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
120266     	assign u_df6b_87_13 = Cin_SeqUnOrdered;
           	                                       
120267     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
120268     	assign u_df6b_87_14 = Cin_SeqUnique;
           	                                    
120269     	assign Cin_User = Rx_Req_User;
           	                              
120270     	assign u_df6b_87_17 = Cin_User;
           	                               
120271     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
120272     	assign u_df6b_87_2 = Cin_BurstType;
           	                                   
120273     	assign Cin_Data = Rx_Req_Data;
           	                              
120274     	assign u_df6b_87_3 = Cin_Data;
           	                              
120275     	assign Cin_Last = Rx_Req_Last;
           	                              
120276     	assign u_df6b_87_7 = Cin_Last;
           	                              
120277     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
120278     	assign u_df6b_87_8 = Cin_Len1;
           	                              
120279     	assign Cin_Lock = Rx_Req_Lock;
           	                              
120280     	assign u_df6b_87_9 = Cin_Lock;
           	                              
120281     	rsnoc_z_H_R_U_P_N_b9c61f11_A32413200016130411008 unb9c61f11(
           	                                                            
120282     		.Rx_0( u_df6b_87_0 )
           		                    
120283     	,	.Rx_1( u_df6b_87_1 )
           	 	                    
120284     	,	.Rx_10( u_df6b_87_10 )
           	 	                      
120285     	,	.Rx_12( u_df6b_87_12 )
           	 	                      
120286     	,	.Rx_13( u_df6b_87_13 )
           	 	                      
120287     	,	.Rx_14( u_df6b_87_14 )
           	 	                      
120288     	,	.Rx_17( u_df6b_87_17 )
           	 	                      
120289     	,	.Rx_2( u_df6b_87_2 )
           	 	                    
120290     	,	.Rx_3( u_df6b_87_3 )
           	 	                    
120291     	,	.Rx_7( u_df6b_87_7 )
           	 	                    
120292     	,	.Rx_8( u_df6b_87_8 )
           	 	                    
120293     	,	.Rx_9( u_df6b_87_9 )
           	 	                    
120294     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
120295     	,	.RxVld( Rx_Req_Vld )
           	 	                    
120296     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120297     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120298     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120299     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
120300     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
120301     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
120302     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
120303     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
120304     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
120305     	,	.Tx_0( u_86_0 )
           	 	               
120306     	,	.Tx_1( u_86_1 )
           	 	               
120307     	,	.Tx_10( u_86_10 )
           	 	                 
120308     	,	.Tx_12( u_86_12 )
           	 	                 
120309     	,	.Tx_13( u_86_13 )
           	 	                 
120310     	,	.Tx_14( u_86_14 )
           	 	                 
120311     	,	.Tx_17( u_86_17 )
           	 	                 
120312     	,	.Tx_2( u_86_2 )
           	 	               
120313     	,	.Tx_3( u_86_3 )
           	 	               
120314     	,	.Tx_7( u_86_7 )
           	 	               
120315     	,	.Tx_8( u_86_8 )
           	 	               
120316     	,	.Tx_9( u_86_9 )
           	 	               
120317     	,	.TxRdy( CoutFwdRdy )
           	 	                    
120318     	,	.TxVld( CoutBwdVld )
           	 	                    
120319     	);
           	  
120320     	assign CoutBwd_Addr = u_86_0;
           	                             
120321     	assign u_df6b_125_0 = CoutBwd_Addr;
           	                                   
120322     	assign CoutBwd_Be = u_86_1;
           	                           
120323     	assign u_df6b_125_1 = CoutBwd_Be;
           	                                 
120324     	assign CoutBwd_Opc = u_86_10;
           	                             
120325     	assign u_df6b_125_10 = CoutBwd_Opc;
           	                                   
120326     	assign CoutBwd_SeqId = u_86_12;
           	                               
120327     	assign u_df6b_125_12 = CoutBwd_SeqId;
           	                                     
120328     	assign CoutBwd_SeqUnOrdered = u_86_13;
           	                                      
120329     	assign u_df6b_125_13 = CoutBwd_SeqUnOrdered;
           	                                            
120330     	assign CoutBwd_SeqUnique = u_86_14;
           	                                   
120331     	assign u_df6b_125_14 = CoutBwd_SeqUnique;
           	                                         
120332     	assign CoutBwd_User = u_86_17;
           	                              
120333     	assign u_df6b_125_17 = CoutBwd_User;
           	                                    
120334     	assign CoutBwd_BurstType = u_86_2;
           	                                  
120335     	assign u_df6b_125_2 = CoutBwd_BurstType;
           	                                        
120336     	assign CoutBwd_Data = u_86_3;
           	                             
120337     	assign u_df6b_125_3 = CoutBwd_Data;
           	                                   
120338     	assign CoutBwd_Last = u_86_7;
           	                             
120339     	assign u_df6b_125_7 = CoutBwd_Last;
           	                                   
120340     	assign CoutBwd_Len1 = u_86_8;
           	                             
120341     	assign u_df6b_125_8 = CoutBwd_Len1;
           	                                   
120342     	assign CoutBwd_Lock = u_86_9;
           	                             
120343     	assign u_df6b_125_9 = CoutBwd_Lock;
           	                                   
120344     	rsnoc_z_H_R_U_P_N_b9c61f11_A32413200016130411008 unb9c61f11_144(
           	                                                                
120345     		.Rx_0( u_df6b_125_0 )
           		                     
120346     	,	.Rx_1( u_df6b_125_1 )
           	 	                     
120347     	,	.Rx_10( u_df6b_125_10 )
           	 	                       
120348     	,	.Rx_12( u_df6b_125_12 )
           	 	                       
120349     	,	.Rx_13( u_df6b_125_13 )
           	 	                       
120350     	,	.Rx_14( u_df6b_125_14 )
           	 	                       
120351     	,	.Rx_17( u_df6b_125_17 )
           	 	                       
120352     	,	.Rx_2( u_df6b_125_2 )
           	 	                     
120353     	,	.Rx_3( u_df6b_125_3 )
           	 	                     
120354     	,	.Rx_7( u_df6b_125_7 )
           	 	                     
120355     	,	.Rx_8( u_df6b_125_8 )
           	 	                     
120356     	,	.Rx_9( u_df6b_125_9 )
           	 	                     
120357     	,	.RxRdy( CoutFwdRdy )
           	 	                    
120358     	,	.RxVld( CoutBwdVld )
           	 	                    
120359     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120360     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120361     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120362     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
120363     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
120364     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
120365     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
120366     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
120367     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
120368     	,	.Tx_0( u_124_0 )
           	 	                
120369     	,	.Tx_1( u_124_1 )
           	 	                
120370     	,	.Tx_10( u_124_10 )
           	 	                  
120371     	,	.Tx_12( u_124_12 )
           	 	                  
120372     	,	.Tx_13( u_124_13 )
           	 	                  
120373     	,	.Tx_14( u_124_14 )
           	 	                  
120374     	,	.Tx_17( u_124_17 )
           	 	                  
120375     	,	.Tx_2( u_124_2 )
           	 	                
120376     	,	.Tx_3( u_124_3 )
           	 	                
120377     	,	.Tx_7( u_124_7 )
           	 	                
120378     	,	.Tx_8( u_124_8 )
           	 	                
120379     	,	.Tx_9( u_124_9 )
           	 	                
120380     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
120381     	,	.TxVld( Tx_Req_Vld )
           	 	                    
120382     	);
           	  
120383     	rsnoc_z_H_R_U_P_N_6580ede3_A011051221111 un6580ede3(
           	                                                    
120384     		.Rx_1( u_df6b_1 )
           		                 
120385     	,	.Rx_10( u_df6b_10 )
           	 	                   
120386     	,	.Rx_11( u_df6b_11 )
           	 	                   
120387     	,	.Rx_2( u_df6b_2 )
           	 	                 
120388     	,	.Rx_4( u_df6b_4 )
           	 	                 
120389     	,	.Rx_5( u_df6b_5 )
           	 	                 
120390     	,	.Rx_6( u_df6b_6 )
           	 	                 
120391     	,	.Rx_7( u_df6b_7 )
           	 	                 
120392     	,	.Rx_8( u_df6b_8 )
           	 	                 
120393     	,	.Rx_9( u_df6b_9 )
           	 	                 
120394     	,	.RxRdy( )
           	 	         
120395     	,	.RxVld( Rx_Req_Vld )
           	 	                    
120396     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120397     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120398     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120399     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
120400     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
120401     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
120402     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
120403     	,	.Sys_Pwr_Idle( )
           	 	                
120404     	,	.Sys_Pwr_WakeUp( )
           	 	                  
120405     	,	.Tx_1( u_6389_1 )
           	 	                 
120406     	,	.Tx_10( u_6389_10 )
           	 	                   
120407     	,	.Tx_11( u_6389_11 )
           	 	                   
120408     	,	.Tx_2( u_6389_2 )
           	 	                 
120409     	,	.Tx_4( u_6389_4 )
           	 	                 
120410     	,	.Tx_5( u_6389_5 )
           	 	                 
120411     	,	.Tx_6( u_6389_6 )
           	 	                 
120412     	,	.Tx_7( u_6389_7 )
           	 	                 
120413     	,	.Tx_8( u_6389_8 )
           	 	                 
120414     	,	.Tx_9( u_6389_9 )
           	 	                 
120415     	,	.TxRdy( CoutFwdRdy )
           	 	                    
120416     	,	.TxVld( )
           	 	         
120417     	);
           	  
120418     	assign CmdBwd_CurIsWrite = u_6389_1;
           	                                    
120419     	assign CmdBwd_Err = u_6389_2;
           	                             
120420     	assign CmdBwd_MatchId = u_6389_4;
           	                                 
120421     	assign CmdBwd_Split = u_6389_5;
           	                               
120422     	assign CmdBwd_StrmLen1MSB = u_6389_6;
           	                                     
120423     	assign CmdBwd_StrmRatio = u_6389_7;
           	                                   
120424     	assign CmdBwd_StrmType = u_6389_8;
           	                                  
120425     	assign CmdBwd_StrmValid = u_6389_9;
           	                                   
120426     	assign CmdBwd_SubWord = u_6389_10;
           	                                  
120427     	assign CmdBwd_Vld = u_6389_11;
           	                              
120428     	assign u_df6b_60_1 = CmdBwd_CurIsWrite;
           	                                       
120429     	assign u_df6b_60_10 = CmdBwd_SubWord;
           	                                     
120430     	assign u_df6b_60_11 = CmdBwd_Vld;
           	                                 
120431     	assign u_df6b_60_2 = CmdBwd_Err;
           	                                
120432     	assign u_df6b_60_4 = CmdBwd_MatchId;
           	                                    
120433     	assign u_df6b_60_5 = CmdBwd_Split;
           	                                  
120434     	assign u_df6b_60_6 = CmdBwd_StrmLen1MSB;
           	                                        
120435     	assign u_df6b_60_7 = CmdBwd_StrmRatio;
           	                                      
120436     	assign u_df6b_60_8 = CmdBwd_StrmType;
           	                                     
120437     	assign u_df6b_60_9 = CmdBwd_StrmValid;
           	                                      
120438     	rsnoc_z_H_R_U_P_N_6580ede3_A011051221111 un6580ede3_73(
           	                                                       
120439     		.Rx_1( u_df6b_60_1 )
           		                    
120440     	,	.Rx_10( u_df6b_60_10 )
           	 	                      
120441     	,	.Rx_11( u_df6b_60_11 )
           	 	                      
120442     	,	.Rx_2( u_df6b_60_2 )
           	 	                    
120443     	,	.Rx_4( u_df6b_60_4 )
           	 	                    
120444     	,	.Rx_5( u_df6b_60_5 )
           	 	                    
120445     	,	.Rx_6( u_df6b_60_6 )
           	 	                    
120446     	,	.Rx_7( u_df6b_60_7 )
           	 	                    
120447     	,	.Rx_8( u_df6b_60_8 )
           	 	                    
120448     	,	.Rx_9( u_df6b_60_9 )
           	 	                    
120449     	,	.RxRdy( )
           	 	         
120450     	,	.RxVld( CoutBwdVld )
           	 	                    
120451     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120452     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120453     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120454     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
120455     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
120456     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
120457     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
120458     	,	.Sys_Pwr_Idle( )
           	 	                
120459     	,	.Sys_Pwr_WakeUp( )
           	 	                  
120460     	,	.Tx_1( u_59_1 )
           	 	               
120461     	,	.Tx_10( u_59_10 )
           	 	                 
120462     	,	.Tx_11( u_59_11 )
           	 	                 
120463     	,	.Tx_2( u_59_2 )
           	 	               
120464     	,	.Tx_4( u_59_4 )
           	 	               
120465     	,	.Tx_5( u_59_5 )
           	 	               
120466     	,	.Tx_6( u_59_6 )
           	 	               
120467     	,	.Tx_7( u_59_7 )
           	 	               
120468     	,	.Tx_8( u_59_8 )
           	 	               
120469     	,	.Tx_9( u_59_9 )
           	 	               
120470     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
120471     	,	.TxVld( )
           	 	         
120472     	);
           	  
120473     	assign CmdTx_CurIsWrite = u_59_1;
           	                                 
120474     	assign CmdTx_Err = u_59_2;
           	                          
120475     	assign CmdTx_MatchId = u_59_4;
           	                              
120476     	assign CmdTx_Split = u_59_5;
           	                            
120477     	assign CmdTx_StrmLen1MSB = u_59_6;
           	                                  
120478     	assign CmdTx_StrmRatio = u_59_7;
           	                                
120479     	assign CmdTx_StrmType = u_59_8;
           	                               
120480     	assign CmdTx_StrmValid = u_59_9;
           	                                
120481     	assign CmdTx_SubWord = u_59_10;
           	                               
120482     	assign CmdTx_Vld = u_59_11;
           	                           
120483     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
120484     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
120485     	assign CoutFwd_Addr = u_124_0;
           	                              
120486     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
120487     	assign CoutFwd_Be = u_124_1;
           	                            
120488     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
120489     	assign CoutFwd_BurstType = u_124_2;
           	                                   
120490     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
120491     	assign CoutFwd_Data = u_124_3;
           	                              
120492     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
120493     	assign CoutFwd_Last = u_124_7;
           	                              
120494     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
120495     	assign CoutFwd_Len1 = u_124_8;
           	                              
120496     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
120497     	assign CoutFwd_Lock = u_124_9;
           	                              
120498     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
120499     	assign CoutFwd_Opc = u_124_10;
           	                              
120500     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
120501     	assign CoutFwd_SeqId = u_124_12;
           	                                
120502     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
120503     	assign CoutFwd_SeqUnOrdered = u_124_13;
           	                                       
120504     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
120505     	assign CoutFwd_SeqUnique = u_124_14;
           	                                    
120506     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
120507     	assign CoutFwd_User = u_124_17;
           	                               
120508     	assign Tx_Req_User = CoutFwd_User;
           	                                  
120509     endmodule
                    
120510     
           
120511     `timescale 1ps/1ps
                             
120512     module rsnoc_z_H_R_U_P_N_f98cc18f_A9315001211 (
                                                          
120513     	Rx_0
           	    
120514     ,	Rx_1
            	    
120515     ,	Rx_2
            	    
120516     ,	Rx_3
            	    
120517     ,	Rx_6
            	    
120518     ,	Rx_7
            	    
120519     ,	Rx_8
            	    
120520     ,	Rx_9
            	    
120521     ,	RxRdy
            	     
120522     ,	RxVld
            	     
120523     ,	Sys_Clk
            	       
120524     ,	Sys_Clk_ClkS
            	            
120525     ,	Sys_Clk_En
            	          
120526     ,	Sys_Clk_EnS
            	           
120527     ,	Sys_Clk_RetRstN
            	               
120528     ,	Sys_Clk_RstN
            	            
120529     ,	Sys_Clk_Tm
            	          
120530     ,	Sys_Pwr_Idle
            	            
120531     ,	Sys_Pwr_WakeUp
            	              
120532     ,	Tx_0
            	    
120533     ,	Tx_1
            	    
120534     ,	Tx_2
            	    
120535     ,	Tx_3
            	    
120536     ,	Tx_6
            	    
120537     ,	Tx_7
            	    
120538     ,	Tx_8
            	    
120539     ,	Tx_9
            	    
120540     ,	TxRdy
            	     
120541     ,	TxVld
            	     
120542     );
             
120543     	input  [8:0] Rx_0            ;
           	                              
120544     	input  [2:0] Rx_1            ;
           	                              
120545     	input        Rx_2            ;
           	                              
120546     	input  [4:0] Rx_3            ;
           	                              
120547     	input        Rx_6            ;
           	                              
120548     	input  [1:0] Rx_7            ;
           	                              
120549     	input        Rx_8            ;
           	                              
120550     	input        Rx_9            ;
           	                              
120551     	output       RxRdy           ;
           	                              
120552     	input        RxVld           ;
           	                              
120553     	input        Sys_Clk         ;
           	                              
120554     	input        Sys_Clk_ClkS    ;
           	                              
120555     	input        Sys_Clk_En      ;
           	                              
120556     	input        Sys_Clk_EnS     ;
           	                              
120557     	input        Sys_Clk_RetRstN ;
           	                              
120558     	input        Sys_Clk_RstN    ;
           	                              
120559     	input        Sys_Clk_Tm      ;
           	                              
120560     	output       Sys_Pwr_Idle    ;
           	                              
120561     	output       Sys_Pwr_WakeUp  ;
           	                              
120562     	output [8:0] Tx_0            ;
           	                              
120563     	output [2:0] Tx_1            ;
           	                              
120564     	output       Tx_2            ;
           	                              
120565     	output [4:0] Tx_3            ;
           	                              
120566     	output       Tx_6            ;
           	                              
120567     	output [1:0] Tx_7            ;
           	                              
120568     	output       Tx_8            ;
           	                              
120569     	output       Tx_9            ;
           	                              
120570     	input        TxRdy           ;
           	                              
120571     	output       TxVld           ;
           	                              
120572     	reg  dontStop ;
           	               
120573     	assign RxRdy = TxRdy;
           	                     
120574     	assign Sys_Pwr_Idle = 1'b1;
           	                           
120575     	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
120576     	assign Tx_0 = Rx_0;
           	                   
120577     	assign Tx_1 = Rx_1;
           	                   
120578     	assign Tx_2 = Rx_2;
           	                   
120579     	assign Tx_3 = Rx_3;
           	                   
120580     	assign Tx_6 = Rx_6;
           	                   
120581     	assign Tx_7 = Rx_7;
           	                   
120582     	assign Tx_8 = Rx_8;
           	                   
120583     	assign Tx_9 = Rx_9;
           	                   
120584     	assign TxVld = RxVld;
           	                     
120585     	// synopsys translate_off
           	                         
120586     	// synthesis translate_off
           	                          
120587     	always @( posedge Sys_Clk )
           	                           
120588     		if ( Sys_Clk == 1'b1 )
           		                      
120589     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                            
120590     				dontStop = 0;
           				             
120591     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
120592     				if (!dontStop) begin
           				                    
120593     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Null Pipe: RxVld must be low when PwrOn is low." );
           					                                                                                                                                    
120594     					$stop;
           					      
120595     				end
           				   
120596     			end
           			   
120597     	// synthesis translate_on
           	                         
120598     	// synopsys translate_on
           	                        
120599     	endmodule
           	         
120600     
           
120601     `timescale 1ps/1ps
                             
120602     module rsnoc_z_H_R_G_G2_P_U_b0bbfe71_A0211105193 (
                                                             
120603     	CmdBwd_ApertureId
           	                 
120604     ,	CmdBwd_CxtId
            	            
120605     ,	CmdBwd_Err
            	          
120606     ,	CmdBwd_MatchId
            	              
120607     ,	CmdBwd_Split
            	            
120608     ,	CmdBwd_StrmLen1MSB
            	                  
120609     ,	CmdBwd_StrmValid
            	                
120610     ,	CmdBwd_Vld
            	          
120611     ,	CmdRx_ApertureId
            	                
120612     ,	CmdRx_CxtId
            	           
120613     ,	CmdRx_Err
            	         
120614     ,	CmdRx_MatchId
            	             
120615     ,	CmdRx_Split
            	           
120616     ,	CmdRx_StrmLen1MSB
            	                 
120617     ,	CmdRx_StrmValid
            	               
120618     ,	CmdRx_Vld
            	         
120619     ,	CmdTx_ApertureId
            	                
120620     ,	CmdTx_CxtId
            	           
120621     ,	CmdTx_Err
            	         
120622     ,	CmdTx_MatchId
            	             
120623     ,	CmdTx_Split
            	           
120624     ,	CmdTx_StrmLen1MSB
            	                 
120625     ,	CmdTx_StrmValid
            	               
120626     ,	CmdTx_Vld
            	         
120627     ,	CoutBwdVld
            	          
120628     ,	Empty
            	     
120629     ,	Rx_Req_Addr
            	           
120630     ,	Rx_Req_Be
            	         
120631     ,	Rx_Req_BurstType
            	                
120632     ,	Rx_Req_Data
            	           
120633     ,	Rx_Req_Last
            	           
120634     ,	Rx_Req_Len1
            	           
120635     ,	Rx_Req_Lock
            	           
120636     ,	Rx_Req_Opc
            	          
120637     ,	Rx_Req_Rdy
            	          
120638     ,	Rx_Req_SeqId
            	            
120639     ,	Rx_Req_SeqUnOrdered
            	                   
120640     ,	Rx_Req_SeqUnique
            	                
120641     ,	Rx_Req_User
            	           
120642     ,	Rx_Req_Vld
            	          
120643     ,	Sys_Clk
            	       
120644     ,	Sys_Clk_ClkS
            	            
120645     ,	Sys_Clk_En
            	          
120646     ,	Sys_Clk_EnS
            	           
120647     ,	Sys_Clk_RetRstN
            	               
120648     ,	Sys_Clk_RstN
            	            
120649     ,	Sys_Clk_Tm
            	          
120650     ,	Sys_Pwr_Idle
            	            
120651     ,	Sys_Pwr_WakeUp
            	              
120652     ,	Tx_Req_Addr
            	           
120653     ,	Tx_Req_Be
            	         
120654     ,	Tx_Req_BurstType
            	                
120655     ,	Tx_Req_Data
            	           
120656     ,	Tx_Req_Last
            	           
120657     ,	Tx_Req_Len1
            	           
120658     ,	Tx_Req_Lock
            	           
120659     ,	Tx_Req_Opc
            	          
120660     ,	Tx_Req_Rdy
            	          
120661     ,	Tx_Req_SeqId
            	            
120662     ,	Tx_Req_SeqUnOrdered
            	                   
120663     ,	Tx_Req_SeqUnique
            	                
120664     ,	Tx_Req_User
            	           
120665     ,	Tx_Req_Vld
            	          
120666     );
             
120667     	output [8:0]  CmdBwd_ApertureId   ;
           	                                   
120668     	output [2:0]  CmdBwd_CxtId        ;
           	                                   
120669     	output        CmdBwd_Err          ;
           	                                   
120670     	output [4:0]  CmdBwd_MatchId      ;
           	                                   
120671     	output        CmdBwd_Split        ;
           	                                   
120672     	output [1:0]  CmdBwd_StrmLen1MSB  ;
           	                                   
120673     	output        CmdBwd_StrmValid    ;
           	                                   
120674     	output        CmdBwd_Vld          ;
           	                                   
120675     	input  [8:0]  CmdRx_ApertureId    ;
           	                                   
120676     	input  [2:0]  CmdRx_CxtId         ;
           	                                   
120677     	input         CmdRx_Err           ;
           	                                   
120678     	input  [4:0]  CmdRx_MatchId       ;
           	                                   
120679     	input         CmdRx_Split         ;
           	                                   
120680     	input  [1:0]  CmdRx_StrmLen1MSB   ;
           	                                   
120681     	input         CmdRx_StrmValid     ;
           	                                   
120682     	input         CmdRx_Vld           ;
           	                                   
120683     	output [8:0]  CmdTx_ApertureId    ;
           	                                   
120684     	output [2:0]  CmdTx_CxtId         ;
           	                                   
120685     	output        CmdTx_Err           ;
           	                                   
120686     	output [4:0]  CmdTx_MatchId       ;
           	                                   
120687     	output        CmdTx_Split         ;
           	                                   
120688     	output [1:0]  CmdTx_StrmLen1MSB   ;
           	                                   
120689     	output        CmdTx_StrmValid     ;
           	                                   
120690     	output        CmdTx_Vld           ;
           	                                   
120691     	output        CoutBwdVld          ;
           	                                   
120692     	input         Empty               ;
           	                                   
120693     	input  [31:0] Rx_Req_Addr         ;
           	                                   
120694     	input  [3:0]  Rx_Req_Be           ;
           	                                   
120695     	input         Rx_Req_BurstType    ;
           	                                   
120696     	input  [31:0] Rx_Req_Data         ;
           	                                   
120697     	input         Rx_Req_Last         ;
           	                                   
120698     	input  [5:0]  Rx_Req_Len1         ;
           	                                   
120699     	input         Rx_Req_Lock         ;
           	                                   
120700     	input  [2:0]  Rx_Req_Opc          ;
           	                                   
120701     	output        Rx_Req_Rdy          ;
           	                                   
120702     	input  [3:0]  Rx_Req_SeqId        ;
           	                                   
120703     	input         Rx_Req_SeqUnOrdered ;
           	                                   
120704     	input         Rx_Req_SeqUnique    ;
           	                                   
120705     	input  [7:0]  Rx_Req_User         ;
           	                                   
120706     	input         Rx_Req_Vld          ;
           	                                   
120707     	input         Sys_Clk             ;
           	                                   
120708     	input         Sys_Clk_ClkS        ;
           	                                   
120709     	input         Sys_Clk_En          ;
           	                                   
120710     	input         Sys_Clk_EnS         ;
           	                                   
120711     	input         Sys_Clk_RetRstN     ;
           	                                   
120712     	input         Sys_Clk_RstN        ;
           	                                   
120713     	input         Sys_Clk_Tm          ;
           	                                   
120714     	output        Sys_Pwr_Idle        ;
           	                                   
120715     	output        Sys_Pwr_WakeUp      ;
           	                                   
120716     	output [31:0] Tx_Req_Addr         ;
           	                                   
120717     	output [3:0]  Tx_Req_Be           ;
           	                                   
120718     	output        Tx_Req_BurstType    ;
           	                                   
120719     	output [31:0] Tx_Req_Data         ;
           	                                   
120720     	output        Tx_Req_Last         ;
           	                                   
120721     	output [5:0]  Tx_Req_Len1         ;
           	                                   
120722     	output        Tx_Req_Lock         ;
           	                                   
120723     	output [2:0]  Tx_Req_Opc          ;
           	                                   
120724     	input         Tx_Req_Rdy          ;
           	                                   
120725     	output [3:0]  Tx_Req_SeqId        ;
           	                                   
120726     	output        Tx_Req_SeqUnOrdered ;
           	                                   
120727     	output        Tx_Req_SeqUnique    ;
           	                                   
120728     	output [7:0]  Tx_Req_User         ;
           	                                   
120729     	output        Tx_Req_Vld          ;
           	                                   
120730     	wire [31:0] u_116_0              ;
           	                                  
120731     	wire [3:0]  u_116_1              ;
           	                                  
120732     	wire [2:0]  u_116_10             ;
           	                                  
120733     	wire [3:0]  u_116_12             ;
           	                                  
120734     	wire        u_116_13             ;
           	                                  
120735     	wire        u_116_14             ;
           	                                  
120736     	wire [7:0]  u_116_17             ;
           	                                  
120737     	wire        u_116_2              ;
           	                                  
120738     	wire [31:0] u_116_3              ;
           	                                  
120739     	wire        u_116_7              ;
           	                                  
120740     	wire [5:0]  u_116_8              ;
           	                                  
120741     	wire        u_116_9              ;
           	                                  
120742     	wire [8:0]  u_55_0               ;
           	                                  
120743     	wire [2:0]  u_55_1               ;
           	                                  
120744     	wire        u_55_2               ;
           	                                  
120745     	wire [4:0]  u_55_3               ;
           	                                  
120746     	wire        u_55_6               ;
           	                                  
120747     	wire [1:0]  u_55_7               ;
           	                                  
120748     	wire        u_55_8               ;
           	                                  
120749     	wire        u_55_9               ;
           	                                  
120750     	wire [8:0]  u_6389_0             ;
           	                                  
120751     	wire [2:0]  u_6389_1             ;
           	                                  
120752     	wire        u_6389_2             ;
           	                                  
120753     	wire [4:0]  u_6389_3             ;
           	                                  
120754     	wire        u_6389_6             ;
           	                                  
120755     	wire [1:0]  u_6389_7             ;
           	                                  
120756     	wire        u_6389_8             ;
           	                                  
120757     	wire        u_6389_9             ;
           	                                  
120758     	wire [31:0] u_78_0               ;
           	                                  
120759     	wire [3:0]  u_78_1               ;
           	                                  
120760     	wire [2:0]  u_78_10              ;
           	                                  
120761     	wire [3:0]  u_78_12              ;
           	                                  
120762     	wire        u_78_13              ;
           	                                  
120763     	wire        u_78_14              ;
           	                                  
120764     	wire [7:0]  u_78_17              ;
           	                                  
120765     	wire        u_78_2               ;
           	                                  
120766     	wire [31:0] u_78_3               ;
           	                                  
120767     	wire        u_78_7               ;
           	                                  
120768     	wire [5:0]  u_78_8               ;
           	                                  
120769     	wire        u_78_9               ;
           	                                  
120770     	wire [8:0]  u_df6b_0             ;
           	                                  
120771     	wire [2:0]  u_df6b_1             ;
           	                                  
120772     	wire        u_df6b_2             ;
           	                                  
120773     	wire [4:0]  u_df6b_3             ;
           	                                  
120774     	wire        u_df6b_6             ;
           	                                  
120775     	wire [1:0]  u_df6b_7             ;
           	                                  
120776     	wire        u_df6b_8             ;
           	                                  
120777     	wire        u_df6b_9             ;
           	                                  
120778     	wire [31:0] u_df6b_117_0         ;
           	                                  
120779     	wire [3:0]  u_df6b_117_1         ;
           	                                  
120780     	wire [2:0]  u_df6b_117_10        ;
           	                                  
120781     	wire [3:0]  u_df6b_117_12        ;
           	                                  
120782     	wire        u_df6b_117_13        ;
           	                                  
120783     	wire        u_df6b_117_14        ;
           	                                  
120784     	wire [7:0]  u_df6b_117_17        ;
           	                                  
120785     	wire        u_df6b_117_2         ;
           	                                  
120786     	wire [31:0] u_df6b_117_3         ;
           	                                  
120787     	wire        u_df6b_117_7         ;
           	                                  
120788     	wire [5:0]  u_df6b_117_8         ;
           	                                  
120789     	wire        u_df6b_117_9         ;
           	                                  
120790     	wire [8:0]  u_df6b_56_0          ;
           	                                  
120791     	wire [2:0]  u_df6b_56_1          ;
           	                                  
120792     	wire        u_df6b_56_2          ;
           	                                  
120793     	wire [4:0]  u_df6b_56_3          ;
           	                                  
120794     	wire        u_df6b_56_6          ;
           	                                  
120795     	wire [1:0]  u_df6b_56_7          ;
           	                                  
120796     	wire        u_df6b_56_8          ;
           	                                  
120797     	wire        u_df6b_56_9          ;
           	                                  
120798     	wire [31:0] u_df6b_79_0          ;
           	                                  
120799     	wire [3:0]  u_df6b_79_1          ;
           	                                  
120800     	wire [2:0]  u_df6b_79_10         ;
           	                                  
120801     	wire [3:0]  u_df6b_79_12         ;
           	                                  
120802     	wire        u_df6b_79_13         ;
           	                                  
120803     	wire        u_df6b_79_14         ;
           	                                  
120804     	wire [7:0]  u_df6b_79_17         ;
           	                                  
120805     	wire        u_df6b_79_2          ;
           	                                  
120806     	wire [31:0] u_df6b_79_3          ;
           	                                  
120807     	wire        u_df6b_79_7          ;
           	                                  
120808     	wire [5:0]  u_df6b_79_8          ;
           	                                  
120809     	wire        u_df6b_79_9          ;
           	                                  
120810     	wire [31:0] Cin_Addr             ;
           	                                  
120811     	wire [3:0]  Cin_Be               ;
           	                                  
120812     	wire        Cin_BurstType        ;
           	                                  
120813     	wire [31:0] Cin_Data             ;
           	                                  
120814     	wire        Cin_Last             ;
           	                                  
120815     	wire [5:0]  Cin_Len1             ;
           	                                  
120816     	wire        Cin_Lock             ;
           	                                  
120817     	wire [2:0]  Cin_Opc              ;
           	                                  
120818     	wire [3:0]  Cin_SeqId            ;
           	                                  
120819     	wire        Cin_SeqUnOrdered     ;
           	                                  
120820     	wire        Cin_SeqUnique        ;
           	                                  
120821     	wire [7:0]  Cin_User             ;
           	                                  
120822     	wire [31:0] CoutBwd_Addr         ;
           	                                  
120823     	wire [3:0]  CoutBwd_Be           ;
           	                                  
120824     	wire        CoutBwd_BurstType    ;
           	                                  
120825     	wire [31:0] CoutBwd_Data         ;
           	                                  
120826     	wire        CoutBwd_Last         ;
           	                                  
120827     	wire [5:0]  CoutBwd_Len1         ;
           	                                  
120828     	wire        CoutBwd_Lock         ;
           	                                  
120829     	wire [2:0]  CoutBwd_Opc          ;
           	                                  
120830     	wire [3:0]  CoutBwd_SeqId        ;
           	                                  
120831     	wire        CoutBwd_SeqUnOrdered ;
           	                                  
120832     	wire        CoutBwd_SeqUnique    ;
           	                                  
120833     	wire [7:0]  CoutBwd_User         ;
           	                                  
120834     	wire [31:0] CoutFwd_Addr         ;
           	                                  
120835     	wire [3:0]  CoutFwd_Be           ;
           	                                  
120836     	wire        CoutFwd_BurstType    ;
           	                                  
120837     	wire [31:0] CoutFwd_Data         ;
           	                                  
120838     	wire        CoutFwd_Last         ;
           	                                  
120839     	wire [5:0]  CoutFwd_Len1         ;
           	                                  
120840     	wire        CoutFwd_Lock         ;
           	                                  
120841     	wire [2:0]  CoutFwd_Opc          ;
           	                                  
120842     	wire [3:0]  CoutFwd_SeqId        ;
           	                                  
120843     	wire        CoutFwd_SeqUnOrdered ;
           	                                  
120844     	wire        CoutFwd_SeqUnique    ;
           	                                  
120845     	wire [7:0]  CoutFwd_User         ;
           	                                  
120846     	wire        CoutFwdRdy           ;
           	                                  
120847     	wire        Pwr_Bwd_Idle         ;
           	                                  
120848     	wire        Pwr_Bwd_WakeUp       ;
           	                                  
120849     	wire        Pwr_Fwd_Idle         ;
           	                                  
120850     	wire        Pwr_Fwd_WakeUp       ;
           	                                  
120851     	assign u_df6b_0 = CmdRx_ApertureId;
           	                                   
120852     	assign u_df6b_1 = CmdRx_CxtId;
           	                              
120853     	assign u_df6b_2 = CmdRx_Err;
           	                            
120854     	assign u_df6b_3 = CmdRx_MatchId;
           	                                
120855     	assign u_df6b_6 = CmdRx_Split;
           	                              
120856     	assign u_df6b_7 = CmdRx_StrmLen1MSB;
           	                                    
120857     	assign u_df6b_8 = CmdRx_StrmValid;
           	                                  
120858     	assign u_df6b_9 = CmdRx_Vld;
           	                            
120859     	assign Cin_Addr = Rx_Req_Addr;
           	                              
120860     	assign u_df6b_79_0 = Cin_Addr;
           	                              
120861     	assign Cin_Be = Rx_Req_Be;
           	                          
120862     	assign u_df6b_79_1 = Cin_Be;
           	                            
120863     	assign Cin_Opc = Rx_Req_Opc;
           	                            
120864     	assign u_df6b_79_10 = Cin_Opc;
           	                              
120865     	assign Cin_SeqId = Rx_Req_SeqId;
           	                                
120866     	assign u_df6b_79_12 = Cin_SeqId;
           	                                
120867     	assign Cin_SeqUnOrdered = Rx_Req_SeqUnOrdered;
           	                                              
120868     	assign u_df6b_79_13 = Cin_SeqUnOrdered;
           	                                       
120869     	assign Cin_SeqUnique = Rx_Req_SeqUnique;
           	                                        
120870     	assign u_df6b_79_14 = Cin_SeqUnique;
           	                                    
120871     	assign Cin_User = Rx_Req_User;
           	                              
120872     	assign u_df6b_79_17 = Cin_User;
           	                               
120873     	assign Cin_BurstType = Rx_Req_BurstType;
           	                                        
120874     	assign u_df6b_79_2 = Cin_BurstType;
           	                                   
120875     	assign Cin_Data = Rx_Req_Data;
           	                              
120876     	assign u_df6b_79_3 = Cin_Data;
           	                              
120877     	assign Cin_Last = Rx_Req_Last;
           	                              
120878     	assign u_df6b_79_7 = Cin_Last;
           	                              
120879     	assign Cin_Len1 = Rx_Req_Len1;
           	                              
120880     	assign u_df6b_79_8 = Cin_Len1;
           	                              
120881     	assign Cin_Lock = Rx_Req_Lock;
           	                              
120882     	assign u_df6b_79_9 = Cin_Lock;
           	                              
120883     	rsnoc_z_H_R_U_P_N_b9c61f11_A32413200016130411008 unb9c61f11(
           	                                                            
120884     		.Rx_0( u_df6b_79_0 )
           		                    
120885     	,	.Rx_1( u_df6b_79_1 )
           	 	                    
120886     	,	.Rx_10( u_df6b_79_10 )
           	 	                      
120887     	,	.Rx_12( u_df6b_79_12 )
           	 	                      
120888     	,	.Rx_13( u_df6b_79_13 )
           	 	                      
120889     	,	.Rx_14( u_df6b_79_14 )
           	 	                      
120890     	,	.Rx_17( u_df6b_79_17 )
           	 	                      
120891     	,	.Rx_2( u_df6b_79_2 )
           	 	                    
120892     	,	.Rx_3( u_df6b_79_3 )
           	 	                    
120893     	,	.Rx_7( u_df6b_79_7 )
           	 	                    
120894     	,	.Rx_8( u_df6b_79_8 )
           	 	                    
120895     	,	.Rx_9( u_df6b_79_9 )
           	 	                    
120896     	,	.RxRdy( Rx_Req_Rdy )
           	 	                    
120897     	,	.RxVld( Rx_Req_Vld )
           	 	                    
120898     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120899     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120900     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120901     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
120902     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
120903     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
120904     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
120905     	,	.Sys_Pwr_Idle( Pwr_Bwd_Idle )
           	 	                             
120906     	,	.Sys_Pwr_WakeUp( Pwr_Bwd_WakeUp )
           	 	                                 
120907     	,	.Tx_0( u_78_0 )
           	 	               
120908     	,	.Tx_1( u_78_1 )
           	 	               
120909     	,	.Tx_10( u_78_10 )
           	 	                 
120910     	,	.Tx_12( u_78_12 )
           	 	                 
120911     	,	.Tx_13( u_78_13 )
           	 	                 
120912     	,	.Tx_14( u_78_14 )
           	 	                 
120913     	,	.Tx_17( u_78_17 )
           	 	                 
120914     	,	.Tx_2( u_78_2 )
           	 	               
120915     	,	.Tx_3( u_78_3 )
           	 	               
120916     	,	.Tx_7( u_78_7 )
           	 	               
120917     	,	.Tx_8( u_78_8 )
           	 	               
120918     	,	.Tx_9( u_78_9 )
           	 	               
120919     	,	.TxRdy( CoutFwdRdy )
           	 	                    
120920     	,	.TxVld( CoutBwdVld )
           	 	                    
120921     	);
           	  
120922     	assign CoutBwd_Addr = u_78_0;
           	                             
120923     	assign u_df6b_117_0 = CoutBwd_Addr;
           	                                   
120924     	assign CoutBwd_Be = u_78_1;
           	                           
120925     	assign u_df6b_117_1 = CoutBwd_Be;
           	                                 
120926     	assign CoutBwd_Opc = u_78_10;
           	                             
120927     	assign u_df6b_117_10 = CoutBwd_Opc;
           	                                   
120928     	assign CoutBwd_SeqId = u_78_12;
           	                               
120929     	assign u_df6b_117_12 = CoutBwd_SeqId;
           	                                     
120930     	assign CoutBwd_SeqUnOrdered = u_78_13;
           	                                      
120931     	assign u_df6b_117_13 = CoutBwd_SeqUnOrdered;
           	                                            
120932     	assign CoutBwd_SeqUnique = u_78_14;
           	                                   
120933     	assign u_df6b_117_14 = CoutBwd_SeqUnique;
           	                                         
120934     	assign CoutBwd_User = u_78_17;
           	                              
120935     	assign u_df6b_117_17 = CoutBwd_User;
           	                                    
120936     	assign CoutBwd_BurstType = u_78_2;
           	                                  
120937     	assign u_df6b_117_2 = CoutBwd_BurstType;
           	                                        
120938     	assign CoutBwd_Data = u_78_3;
           	                             
120939     	assign u_df6b_117_3 = CoutBwd_Data;
           	                                   
120940     	assign CoutBwd_Last = u_78_7;
           	                             
120941     	assign u_df6b_117_7 = CoutBwd_Last;
           	                                   
120942     	assign CoutBwd_Len1 = u_78_8;
           	                             
120943     	assign u_df6b_117_8 = CoutBwd_Len1;
           	                                   
120944     	assign CoutBwd_Lock = u_78_9;
           	                             
120945     	assign u_df6b_117_9 = CoutBwd_Lock;
           	                                   
120946     	rsnoc_z_H_R_U_P_N_b9c61f11_A32413200016130411008 unb9c61f11_136(
           	                                                                
120947     		.Rx_0( u_df6b_117_0 )
           		                     
120948     	,	.Rx_1( u_df6b_117_1 )
           	 	                     
120949     	,	.Rx_10( u_df6b_117_10 )
           	 	                       
120950     	,	.Rx_12( u_df6b_117_12 )
           	 	                       
120951     	,	.Rx_13( u_df6b_117_13 )
           	 	                       
120952     	,	.Rx_14( u_df6b_117_14 )
           	 	                       
120953     	,	.Rx_17( u_df6b_117_17 )
           	 	                       
120954     	,	.Rx_2( u_df6b_117_2 )
           	 	                     
120955     	,	.Rx_3( u_df6b_117_3 )
           	 	                     
120956     	,	.Rx_7( u_df6b_117_7 )
           	 	                     
120957     	,	.Rx_8( u_df6b_117_8 )
           	 	                     
120958     	,	.Rx_9( u_df6b_117_9 )
           	 	                     
120959     	,	.RxRdy( CoutFwdRdy )
           	 	                    
120960     	,	.RxVld( CoutBwdVld )
           	 	                    
120961     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120962     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120963     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120964     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
120965     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
120966     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
120967     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
120968     	,	.Sys_Pwr_Idle( Pwr_Fwd_Idle )
           	 	                             
120969     	,	.Sys_Pwr_WakeUp( Pwr_Fwd_WakeUp )
           	 	                                 
120970     	,	.Tx_0( u_116_0 )
           	 	                
120971     	,	.Tx_1( u_116_1 )
           	 	                
120972     	,	.Tx_10( u_116_10 )
           	 	                  
120973     	,	.Tx_12( u_116_12 )
           	 	                  
120974     	,	.Tx_13( u_116_13 )
           	 	                  
120975     	,	.Tx_14( u_116_14 )
           	 	                  
120976     	,	.Tx_17( u_116_17 )
           	 	                  
120977     	,	.Tx_2( u_116_2 )
           	 	                
120978     	,	.Tx_3( u_116_3 )
           	 	                
120979     	,	.Tx_7( u_116_7 )
           	 	                
120980     	,	.Tx_8( u_116_8 )
           	 	                
120981     	,	.Tx_9( u_116_9 )
           	 	                
120982     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
120983     	,	.TxVld( Tx_Req_Vld )
           	 	                    
120984     	);
           	  
120985     	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001211 unf98cc18f(
           	                                                  
120986     		.Rx_0( u_df6b_0 )
           		                 
120987     	,	.Rx_1( u_df6b_1 )
           	 	                 
120988     	,	.Rx_2( u_df6b_2 )
           	 	                 
120989     	,	.Rx_3( u_df6b_3 )
           	 	                 
120990     	,	.Rx_6( u_df6b_6 )
           	 	                 
120991     	,	.Rx_7( u_df6b_7 )
           	 	                 
120992     	,	.Rx_8( u_df6b_8 )
           	 	                 
120993     	,	.Rx_9( u_df6b_9 )
           	 	                 
120994     	,	.RxRdy( )
           	 	         
120995     	,	.RxVld( Rx_Req_Vld )
           	 	                    
120996     	,	.Sys_Clk( Sys_Clk )
           	 	                   
120997     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
120998     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
120999     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
121000     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
121001     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
121002     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
121003     	,	.Sys_Pwr_Idle( )
           	 	                
121004     	,	.Sys_Pwr_WakeUp( )
           	 	                  
121005     	,	.Tx_0( u_6389_0 )
           	 	                 
121006     	,	.Tx_1( u_6389_1 )
           	 	                 
121007     	,	.Tx_2( u_6389_2 )
           	 	                 
121008     	,	.Tx_3( u_6389_3 )
           	 	                 
121009     	,	.Tx_6( u_6389_6 )
           	 	                 
121010     	,	.Tx_7( u_6389_7 )
           	 	                 
121011     	,	.Tx_8( u_6389_8 )
           	 	                 
121012     	,	.Tx_9( u_6389_9 )
           	 	                 
121013     	,	.TxRdy( CoutFwdRdy )
           	 	                    
121014     	,	.TxVld( )
           	 	         
121015     	);
           	  
121016     	assign CmdBwd_ApertureId = u_6389_0;
           	                                    
121017     	assign CmdBwd_CxtId = u_6389_1;
           	                               
121018     	assign CmdBwd_Err = u_6389_2;
           	                             
121019     	assign CmdBwd_MatchId = u_6389_3;
           	                                 
121020     	assign CmdBwd_Split = u_6389_6;
           	                               
121021     	assign CmdBwd_StrmLen1MSB = u_6389_7;
           	                                     
121022     	assign CmdBwd_StrmValid = u_6389_8;
           	                                   
121023     	assign CmdBwd_Vld = u_6389_9;
           	                             
121024     	assign u_df6b_56_0 = CmdBwd_ApertureId;
           	                                       
121025     	assign u_df6b_56_1 = CmdBwd_CxtId;
           	                                  
121026     	assign u_df6b_56_2 = CmdBwd_Err;
           	                                
121027     	assign u_df6b_56_3 = CmdBwd_MatchId;
           	                                    
121028     	assign u_df6b_56_6 = CmdBwd_Split;
           	                                  
121029     	assign u_df6b_56_7 = CmdBwd_StrmLen1MSB;
           	                                        
121030     	assign u_df6b_56_8 = CmdBwd_StrmValid;
           	                                      
121031     	assign u_df6b_56_9 = CmdBwd_Vld;
           	                                
121032     	rsnoc_z_H_R_U_P_N_f98cc18f_A9315001211 unf98cc18f_67(
           	                                                     
121033     		.Rx_0( u_df6b_56_0 )
           		                    
121034     	,	.Rx_1( u_df6b_56_1 )
           	 	                    
121035     	,	.Rx_2( u_df6b_56_2 )
           	 	                    
121036     	,	.Rx_3( u_df6b_56_3 )
           	 	                    
121037     	,	.Rx_6( u_df6b_56_6 )
           	 	                    
121038     	,	.Rx_7( u_df6b_56_7 )
           	 	                    
121039     	,	.Rx_8( u_df6b_56_8 )
           	 	                    
121040     	,	.Rx_9( u_df6b_56_9 )
           	 	                    
121041     	,	.RxRdy( )
           	 	         
121042     	,	.RxVld( CoutBwdVld )
           	 	                    
121043     	,	.Sys_Clk( Sys_Clk )
           	 	                   
121044     	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
121045     	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
121046     	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
121047     	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
121048     	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
121049     	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
121050     	,	.Sys_Pwr_Idle( )
           	 	                
121051     	,	.Sys_Pwr_WakeUp( )
           	 	                  
121052     	,	.Tx_0( u_55_0 )
           	 	               
121053     	,	.Tx_1( u_55_1 )
           	 	               
121054     	,	.Tx_2( u_55_2 )
           	 	               
121055     	,	.Tx_3( u_55_3 )
           	 	               
121056     	,	.Tx_6( u_55_6 )
           	 	               
121057     	,	.Tx_7( u_55_7 )
           	 	               
121058     	,	.Tx_8( u_55_8 )
           	 	               
121059     	,	.Tx_9( u_55_9 )
           	 	               
121060     	,	.TxRdy( Tx_Req_Rdy )
           	 	                    
121061     	,	.TxVld( )
           	 	         
121062     	);
           	  
121063     	assign CmdTx_ApertureId = u_55_0;
           	                                 
121064     	assign CmdTx_CxtId = u_55_1;
           	                            
121065     	assign CmdTx_Err = u_55_2;
           	                          
121066     	assign CmdTx_MatchId = u_55_3;
           	                              
121067     	assign CmdTx_Split = u_55_6;
           	                            
121068     	assign CmdTx_StrmLen1MSB = u_55_7;
           	                                  
121069     	assign CmdTx_StrmValid = u_55_8;
           	                                
121070     	assign CmdTx_Vld = u_55_9;
           	                          
121071     	assign Sys_Pwr_Idle = Pwr_Bwd_Idle & Pwr_Fwd_Idle;
           	                                                  
121072     	assign Sys_Pwr_WakeUp = Rx_Req_Vld;
           	                                   
121073     	assign CoutFwd_Addr = u_116_0;
           	                              
121074     	assign Tx_Req_Addr = CoutFwd_Addr;
           	                                  
121075     	assign CoutFwd_Be = u_116_1;
           	                            
121076     	assign Tx_Req_Be = CoutFwd_Be;
           	                              
121077     	assign CoutFwd_BurstType = u_116_2;
           	                                   
121078     	assign Tx_Req_BurstType = CoutFwd_BurstType;
           	                                            
121079     	assign CoutFwd_Data = u_116_3;
           	                              
121080     	assign Tx_Req_Data = CoutFwd_Data;
           	                                  
121081     	assign CoutFwd_Last = u_116_7;
           	                              
121082     	assign Tx_Req_Last = CoutFwd_Last;
           	                                  
121083     	assign CoutFwd_Len1 = u_116_8;
           	                              
121084     	assign Tx_Req_Len1 = CoutFwd_Len1;
           	                                  
121085     	assign CoutFwd_Lock = u_116_9;
           	                              
121086     	assign Tx_Req_Lock = CoutFwd_Lock;
           	                                  
121087     	assign CoutFwd_Opc = u_116_10;
           	                              
121088     	assign Tx_Req_Opc = CoutFwd_Opc;
           	                                
121089     	assign CoutFwd_SeqId = u_116_12;
           	                                
121090     	assign Tx_Req_SeqId = CoutFwd_SeqId;
           	                                    
121091     	assign CoutFwd_SeqUnOrdered = u_116_13;
           	                                       
121092     	assign Tx_Req_SeqUnOrdered = CoutFwd_SeqUnOrdered;
           	                                                  
121093     	assign CoutFwd_SeqUnique = u_116_14;
           	                                    
121094     	assign Tx_Req_SeqUnique = CoutFwd_SeqUnique;
           	                                            
121095     	assign CoutFwd_User = u_116_17;
           	                               
121096     	assign Tx_Req_User = CoutFwd_User;
           	                                  
121097     endmodule
                    
121098     
           
121099     `timescale 1ps/1ps
                             
121100     module rsnoc_z_H_R_G_G2_R_U_2883cf11 (
                                                 
121101     	Cxt_First
           	         
121102     ,	Cxt_OrdPtr
            	          
121103     ,	Cxt_PktCnt1
            	           
121104     ,	Cxt_StrmLen1wOrAddrw
            	                    
121105     ,	Cxt_StrmRatio
            	             
121106     ,	Cxt_StrmType
            	            
121107     ,	Cxt_WrInErr
            	           
121108     ,	CxtOpen
            	       
121109     ,	ErrPld
            	      
121110     ,	GenTx_Rsp_Data
            	              
121111     ,	GenTx_Rsp_Last
            	              
121112     ,	GenTx_Rsp_Opc
            	             
121113     ,	GenTx_Rsp_Rdy
            	             
121114     ,	GenTx_Rsp_SeqId
            	               
121115     ,	GenTx_Rsp_SeqUnOrdered
            	                      
121116     ,	GenTx_Rsp_Status
            	                
121117     ,	GenTx_Rsp_Vld
            	             
121118     ,	ResponsePipe_Cxt_StrmLen1wOrAddrw
            	                                 
121119     ,	ResponsePipe_Cxt_StrmRatio
            	                          
121120     ,	ResponsePipe_Cxt_StrmType
            	                         
121121     ,	ResponsePipe_Rsp_CxtId
            	                      
121122     ,	ResponsePipe_Rsp_LastFrag
            	                         
121123     ,	Rsp_CxtId
            	         
121124     ,	Rsp_ErrCode
            	           
121125     ,	Rsp_GenLast
            	           
121126     ,	Rsp_GenNext
            	           
121127     ,	Rsp_HeadVld
            	           
121128     ,	Rsp_IsErr
            	         
121129     ,	Rsp_IsWr
            	        
121130     ,	Rsp_LastFrag
            	            
121131     ,	Rsp_Opc
            	       
121132     ,	Rsp_OrdPtr
            	          
121133     ,	Rsp_PktLast
            	           
121134     ,	Rsp_PktNext
            	           
121135     ,	Rx_Data
            	       
121136     ,	Rx_Head
            	       
121137     ,	Rx_Rdy
            	      
121138     ,	Rx_Tail
            	       
121139     ,	Rx_Vld
            	      
121140     ,	Sys_Clk
            	       
121141     ,	Sys_Clk_ClkS
            	            
121142     ,	Sys_Clk_En
            	          
121143     ,	Sys_Clk_EnS
            	           
121144     ,	Sys_Clk_RetRstN
            	               
121145     ,	Sys_Clk_RstN
            	            
121146     ,	Sys_Clk_Tm
            	          
121147     ,	Sys_Pwr_Idle
            	            
121148     ,	Sys_Pwr_WakeUp
            	              
121149     );
             
121150     	input          Cxt_First                         ;
           	                                                  
121151     	input  [3:0]   Cxt_OrdPtr                        ;
           	                                                  
121152     	input  [3:0]   Cxt_PktCnt1                       ;
           	                                                  
121153     	input  [1:0]   Cxt_StrmLen1wOrAddrw              ;
           	                                                  
121154     	input  [1:0]   Cxt_StrmRatio                     ;
           	                                                  
121155     	input          Cxt_StrmType                      ;
           	                                                  
121156     	input          Cxt_WrInErr                       ;
           	                                                  
121157     	input  [7:0]   CxtOpen                           ;
           	                                                  
121158     	input  [7:0]   ErrPld                            ;
           	                                                  
121159     	output [31:0]  GenTx_Rsp_Data                    ;
           	                                                  
121160     	output         GenTx_Rsp_Last                    ;
           	                                                  
121161     	output [2:0]   GenTx_Rsp_Opc                     ;
           	                                                  
121162     	input          GenTx_Rsp_Rdy                     ;
           	                                                  
121163     	output [3:0]   GenTx_Rsp_SeqId                   ;
           	                                                  
121164     	output         GenTx_Rsp_SeqUnOrdered            ;
           	                                                  
121165     	output [1:0]   GenTx_Rsp_Status                  ;
           	                                                  
121166     	output         GenTx_Rsp_Vld                     ;
           	                                                  
121167     	output [1:0]   ResponsePipe_Cxt_StrmLen1wOrAddrw ;
           	                                                  
121168     	output [1:0]   ResponsePipe_Cxt_StrmRatio        ;
           	                                                  
121169     	output         ResponsePipe_Cxt_StrmType         ;
           	                                                  
121170     	output [2:0]   ResponsePipe_Rsp_CxtId            ;
           	                                                  
121171     	output         ResponsePipe_Rsp_LastFrag         ;
           	                                                  
121172     	output [2:0]   Rsp_CxtId                         ;
           	                                                  
121173     	output [2:0]   Rsp_ErrCode                       ;
           	                                                  
121174     	output         Rsp_GenLast                       ;
           	                                                  
121175     	output         Rsp_GenNext                       ;
           	                                                  
121176     	output         Rsp_HeadVld                       ;
           	                                                  
121177     	output         Rsp_IsErr                         ;
           	                                                  
121178     	output         Rsp_IsWr                          ;
           	                                                  
121179     	output         Rsp_LastFrag                      ;
           	                                                  
121180     	output [3:0]   Rsp_Opc                           ;
           	                                                  
121181     	output [3:0]   Rsp_OrdPtr                        ;
           	                                                  
121182     	output         Rsp_PktLast                       ;
           	                                                  
121183     	output         Rsp_PktNext                       ;
           	                                                  
121184     	input  [107:0] Rx_Data                           ;
           	                                                  
121185     	input          Rx_Head                           ;
           	                                                  
121186     	output         Rx_Rdy                            ;
           	                                                  
121187     	input          Rx_Tail                           ;
           	                                                  
121188     	input          Rx_Vld                            ;
           	                                                  
121189     	input          Sys_Clk                           ;
           	                                                  
121190     	input          Sys_Clk_ClkS                      ;
           	                                                  
121191     	input          Sys_Clk_En                        ;
           	                                                  
121192     	input          Sys_Clk_EnS                       ;
           	                                                  
121193     	input          Sys_Clk_RetRstN                   ;
           	                                                  
121194     	input          Sys_Clk_RstN                      ;
           	                                                  
121195     	input          Sys_Clk_Tm                        ;
           	                                                  
121196     	output         Sys_Pwr_Idle                      ;
           	                                                  
121197     	output         Sys_Pwr_WakeUp                    ;
           	                                                  
121198     	wire        u_1036                             ;
           	                                                
121199     	wire [2:0]  u_14f0                             ;
           	                                                
121200     	wire [3:0]  u_2c77                             ;
           	                                                
121201     	wire [3:0]  u_35b1                             ;
           	                                                
121202     	reg  [3:0]  u_44bc                             ;
           	                                                
121203     	wire [7:0]  u_4c36                             ;
           	                                                
121204     	wire [3:0]  u_4f86                             ;
           	                                                
121205     	reg  [5:0]  u_51f2                             ;
           	                                                
121206     	wire [7:0]  u_5ba9                             ;
           	                                                
121207     	wire [30:0] u_624f                             ;
           	                                                
121208     	wire        u_6389_0                           ;
           	                                                
121209     	wire [1:0]  u_6389_1                           ;
           	                                                
121210     	wire [3:0]  u_6389_10                          ;
           	                                                
121211     	wire [1:0]  u_6389_11                          ;
           	                                                
121212     	wire        u_6389_13                          ;
           	                                                
121213     	wire        u_6389_15                          ;
           	                                                
121214     	wire [2:0]  u_6389_16                          ;
           	                                                
121215     	wire        u_6389_18                          ;
           	                                                
121216     	wire        u_6389_19                          ;
           	                                                
121217     	wire [1:0]  u_6389_2                           ;
           	                                                
121218     	wire        u_6389_20                          ;
           	                                                
121219     	wire        u_6389_21                          ;
           	                                                
121220     	wire        u_6389_3                           ;
           	                                                
121221     	wire [31:0] u_6389_4                           ;
           	                                                
121222     	wire        u_6389_7                           ;
           	                                                
121223     	wire [2:0]  u_6389_8                           ;
           	                                                
121224     	wire [13:0] u_63b8                             ;
           	                                                
121225     	wire        u_6a3d                             ;
           	                                                
121226     	wire [7:0]  u_786a                             ;
           	                                                
121227     	reg  [2:0]  u_7c15                             ;
           	                                                
121228     	wire [2:0]  u_7d1d                             ;
           	                                                
121229     	wire [1:0]  u_8bcb                             ;
           	                                                
121230     	wire [1:0]  u_9505                             ;
           	                                                
121231     	wire [7:0]  u_a1a5                             ;
           	                                                
121232     	wire [3:0]  u_a203                             ;
           	                                                
121233     	wire        u_ba23                             ;
           	                                                
121234     	wire [5:0]  u_c4ee                             ;
           	                                                
121235     	wire [1:0]  u_cc61                             ;
           	                                                
121236     	wire [1:0]  u_cc76                             ;
           	                                                
121237     	wire        u_d54f                             ;
           	                                                
121238     	reg  [3:0]  u_db7b                             ;
           	                                                
121239     	wire [3:0]  u_de78                             ;
           	                                                
121240     	wire        u_df6b_0                           ;
           	                                                
121241     	wire [1:0]  u_df6b_1                           ;
           	                                                
121242     	wire [3:0]  u_df6b_10                          ;
           	                                                
121243     	wire [1:0]  u_df6b_11                          ;
           	                                                
121244     	wire        u_df6b_13                          ;
           	                                                
121245     	wire        u_df6b_15                          ;
           	                                                
121246     	wire [2:0]  u_df6b_16                          ;
           	                                                
121247     	wire        u_df6b_18                          ;
           	                                                
121248     	wire        u_df6b_19                          ;
           	                                                
121249     	wire [1:0]  u_df6b_2                           ;
           	                                                
121250     	wire        u_df6b_20                          ;
           	                                                
121251     	wire        u_df6b_21                          ;
           	                                                
121252     	wire        u_df6b_3                           ;
           	                                                
121253     	wire [31:0] u_df6b_4                           ;
           	                                                
121254     	wire        u_df6b_7                           ;
           	                                                
121255     	wire [2:0]  u_df6b_8                           ;
           	                                                
121256     	wire        u_eeda                             ;
           	                                                
121257     	wire        u_fd5e                             ;
           	                                                
121258     	wire [3:0]  Be                                 ;
           	                                                
121259     	wire [31:0] Data                               ;
           	                                                
121260     	wire [31:0] DataMaskErr                        ;
           	                                                
121261     	wire        Expand                             ;
           	                                                
121262     	wire [31:0] GenData                            ;
           	                                                
121263     	wire        LastWord                           ;
           	                                                
121264     	wire [5:0]  RdCnt                              ;
           	                                                
121265     	wire        Response_CondL                     ;
           	                                                
121266     	wire [1:0]  Response_Cxt_StrmLen1wOrAddrw      ;
           	                                                
121267     	wire [1:0]  Response_Cxt_StrmRatio             ;
           	                                                
121268     	wire        Response_Cxt_StrmType              ;
           	                                                
121269     	wire [31:0] Response_DataMaskErr               ;
           	                                                
121270     	wire        Response_GenTx_Rsp_Last            ;
           	                                                
121271     	reg  [2:0]  Response_GenTx_Rsp_Opc             ;
           	                                                
121272     	wire        Response_GenTx_Rsp_Rdy             ;
           	                                                
121273     	wire [3:0]  Response_GenTx_Rsp_SeqId           ;
           	                                                
121274     	reg  [1:0]  Response_GenTx_Rsp_Status          ;
           	                                                
121275     	wire        Response_GenTx_Rsp_Vld             ;
           	                                                
121276     	wire        Response_RdRspData                 ;
           	                                                
121277     	wire [2:0]  Response_Rsp_CxtId                 ;
           	                                                
121278     	wire        Response_Rsp_LastFrag              ;
           	                                                
121279     	wire        Response_RxErr                     ;
           	                                                
121280     	wire        Response_RxRdCont                  ;
           	                                                
121281     	wire        Response_WordErrDflt               ;
           	                                                
121282     	wire        ResponseP_CondL                    ;
           	                                                
121283     	wire [1:0]  ResponseP_Cxt_StrmLen1wOrAddrw     ;
           	                                                
121284     	wire [1:0]  ResponseP_Cxt_StrmRatio            ;
           	                                                
121285     	wire        ResponseP_Cxt_StrmType             ;
           	                                                
121286     	wire [31:0] ResponseP_DataMaskErr              ;
           	                                                
121287     	wire        ResponseP_GenTx_Rsp_Last           ;
           	                                                
121288     	wire [2:0]  ResponseP_GenTx_Rsp_Opc            ;
           	                                                
121289     	wire        ResponseP_GenTx_Rsp_Rdy            ;
           	                                                
121290     	wire [3:0]  ResponseP_GenTx_Rsp_SeqId          ;
           	                                                
121291     	wire [1:0]  ResponseP_GenTx_Rsp_Status         ;
           	                                                
121292     	wire        ResponseP_GenTx_Rsp_Vld            ;
           	                                                
121293     	wire        ResponseP_RdRspData                ;
           	                                                
121294     	wire [2:0]  ResponseP_Rsp_CxtId                ;
           	                                                
121295     	wire        ResponseP_Rsp_LastFrag             ;
           	                                                
121296     	wire        ResponseP_RxErr                    ;
           	                                                
121297     	wire        ResponseP_RxRdCont                 ;
           	                                                
121298     	wire        ResponseP_WordErrDflt              ;
           	                                                
121299     	wire        ResponsePwr_Fwd_Idle               ;
           	                                                
121300     	wire        ResponsePwr_Fwd_WakeUp             ;
           	                                                
121301     	wire        RxCont                             ;
           	                                                
121302     	wire [37:0] RxData                             ;
           	                                                
121303     	wire        RxErr                              ;
           	                                                
121304     	wire        RxFail                             ;
           	                                                
121305     	reg         RxHead                             ;
           	                                                
121306     	wire        RxRd                               ;
           	                                                
121307     	wire        RxRsp                              ;
           	                                                
121308     	wire        RxTail                             ;
           	                                                
121309     	wire        RxUrg                              ;
           	                                                
121310     	wire        RxWr                               ;
           	                                                
121311     	wire        StErr                              ;
           	                                                
121312     	wire        TxVldResponseP                     ;
           	                                                
121313     	wire        WdErr                              ;
           	                                                
121314     	wire        WordErr                            ;
           	                                                
121315     	wire        WrErrRet                           ;
           	                                                
121316     	reg  [1:0]  GenTx_Rsp_Status                   ;
           	                                                
121317     	wire [4:0]  uGenTx_Rsp_Status_caseSel          ;
           	                                                
121318     	wire [3:0]  uResponse_GenTx_Rsp_Opc_caseSel    ;
           	                                                
121319     	wire [3:0]  uResponse_GenTx_Rsp_Status_caseSel ;
           	                                                
121320     	assign u_cc76 = Rx_Data [88:87];
           	                                
121321     	assign RxRsp = Rx_Head & u_cc76 == 2'b10;
           	                                         
121322     	assign u_35b1 = Rx_Data [92:89];
           	                                
121323     	assign RxWr = Rx_Head & ( u_35b1 == 4'b0100 | u_35b1 == 4'b0101 | u_35b1 == 4'b0110 | u_35b1 == 4'b0111 );
           	                                                                                                          
121324     	assign StErr = Cxt_WrInErr;
           	                           
121325     	assign u_fd5e = RxRsp & RxWr & ~ StErr;
           	                                       
121326     	assign u_9505 = Rx_Data [88:87];
           	                                
121327     	assign RxErr = Rx_Head & u_9505 == 2'b01;
           	                                         
121328     	assign u_6a3d = RxRsp & RxWr & StErr;
           	                                     
121329     	assign u_8bcb = Rx_Data [88:87];
           	                                
121330     	assign RxFail = Rx_Head & u_8bcb == 2'b11;
           	                                          
121331     	assign u_eeda = RxFail & RxWr;
           	                              
121332     	assign Response_CondL = u_fd5e | RxErr | u_6a3d | u_eeda;
           	                                                         
121333     	assign u_df6b_0 = Response_CondL;
           	                                 
121334     	assign Response_Cxt_StrmLen1wOrAddrw = Cxt_StrmLen1wOrAddrw;
           	                                                            
121335     	assign u_df6b_1 = Response_Cxt_StrmLen1wOrAddrw;
           	                                                
121336     	assign u_63b8 = Rx_Data [106:93];
           	                                 
121337     	assign u_4f86 = u_63b8 [4:1];
           	                             
121338     	assign u_1036 = Rx_Head & Rx_Vld;
           	                                 
121339     	assign Response_GenTx_Rsp_SeqId = u_1036 ? u_4f86 : u_db7b;
           	                                         <font color = "red">-3-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118916     			 or
           			 <font color = "green">-1-</font>  
118917     			u_e2f1
           <font color = "green">			==></font>
118918     	) begin
           	<font color = "red">-2-</font>       
118919     		if ( u_e2f1 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118922     			u_6cd9 = OrdCam_1_Val ;
           			<font color = "green">-1-</font>                       
118923     		else if ( u_5fa )
           <font color = "green">		==></font>
118924     			u_6cd9 = OrdCam_2_Val ;
           			<font color = "red">-2-</font>                       
118925     		else if ( u_97c4 )
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
118937     	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle;
           	<font color = "red">-1-</font>                                        
118938     	assign Sys_Pwr_WakeUp = GenRx_Req_Vld;
           <font color = "red">	==></font>
118939     	// synopsys translate_off
           	                         <font color = "red">-2-</font>
118940     	// synthesis translate_off
           <font color = "red">	==></font>
118941     	always @( posedge Sys_Clk )
           	<font color = "red">-3-</font>                           
118942     		if ( Sys_Clk == 1'b1 )
           <font color = "red">		==></font>
118943     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119008     	// synopsys translate_on
           	                        <font color = "red">-1-</font>
119009     	// synopsys translate_off
           <font color = "red">	==></font>
119010     	// synthesis translate_off
           	                          <font color = "red">-2-</font>
119011     	always @( posedge Sys_Clk )
           <font color = "red">	==></font>
119012     		if ( Sys_Clk == 1'b1 )
           		<font color = "red">-3-</font>  
119013     			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( OrdCam_2_PndCnt == 4'b1111 & u_afbb & ~ u_f2fb ) !== 1'b0 ) begin
           <font color = "red">			==></font>
119014     				dontStop = 0;
           				<font color = "red">-4-</font>             
119015     				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
119016     				if (!dontStop) begin
           				<font color = "red">-5-</font>  
119017     					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "Counter OrdCam.2.PndCnt overflow." );
           <font color = "red">					==></font>
119018     					$stop;
           					<font color = "red">-6-</font>      
119019     				end
           <font color = "red">				==></font>
119020     			end
           			<font color = "red">-7-</font>   
119021     	// synthesis translate_on
           <font color = "red">	==></font>
119022     	// synopsys translate_on
           	                        <font color = "red">-8-</font>
119023     	// synopsys translate_off
           <font color = "red">	==></font>
119024     	// synthesis translate_off
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78791">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_A_U_cbef4870">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
