Analysis & Synthesis report for Arkanoid
Tue Dec 20 18:59:03 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Top-level Entity: |VGA
 13. Parameter Settings for User Entity Instance: Top-level Entity: |VGA
 14. Parameter Settings for User Entity Instance: div_gen:U0
 15. Parameter Settings for User Entity Instance: sync_generator:u1
 16. Parameter Settings for User Entity Instance: image_generator:u2
 17. Parameter Settings for User Entity Instance: div_gen:u3
 18. Parameter Settings for User Entity Instance: div_gen:u5
 19. Parameter Settings for User Entity Instance: div_gen:u6
 20. Parameter Settings for User Entity Instance: div_gen:u7
 21. Parameter Settings for User Entity Instance: div_gen:u8
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 20 18:59:03 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Arkanoid                                    ;
; Top-level Entity Name              ; VGA                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 624                                         ;
;     Total combinational functions  ; 624                                         ;
;     Dedicated logic registers      ; 151                                         ;
; Total registers                    ; 151                                         ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; VGA                ; Arkanoid           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; VGA.vhd                          ; yes             ; User VHDL File  ; C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd             ;         ;
; sync_generator.vhd               ; yes             ; User VHDL File  ; C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd  ;         ;
; image_generator.vhd              ; yes             ; User VHDL File  ; C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd ;         ;
; div_gen.vhd                      ; yes             ; User VHDL File  ; C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd         ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 624         ;
;                                             ;             ;
; Total combinational functions               ; 624         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 205         ;
;     -- 3 input functions                    ; 132         ;
;     -- <=2 input functions                  ; 287         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 314         ;
;     -- arithmetic mode                      ; 310         ;
;                                             ;             ;
; Total registers                             ; 151         ;
;     -- Dedicated logic registers            ; 151         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 31          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 107         ;
; Total fan-out                               ; 2272        ;
; Average fan-out                             ; 2.71        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------+-----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name     ; Entity Name     ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------+-----------------+--------------+
; |VGA                       ; 624 (2)             ; 151 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 31   ; 0            ; 0          ; |VGA                    ; VGA             ; work         ;
;    |div_gen:U0|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|div_gen:U0         ; div_gen         ; work         ;
;    |div_gen:u3|            ; 33 (33)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|div_gen:u3         ; div_gen         ; work         ;
;    |div_gen:u5|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|div_gen:u5         ; div_gen         ; work         ;
;    |div_gen:u6|            ; 31 (31)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|div_gen:u6         ; div_gen         ; work         ;
;    |div_gen:u7|            ; 33 (33)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|div_gen:u7         ; div_gen         ; work         ;
;    |div_gen:u8|            ; 30 (30)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|div_gen:u8         ; div_gen         ; work         ;
;    |image_generator:u2|    ; 444 (444)           ; 58 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|image_generator:u2 ; image_generator ; work         ;
;    |sync_generator:u1|     ; 49 (49)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA|sync_generator:u1  ; sync_generator  ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+-----------------------------------------------+-------------------------------------------------+
; Register name                                 ; Reason for Removal                              ;
+-----------------------------------------------+-------------------------------------------------+
; image_generator:u2|paddle1_pos_y[0,1,3,4,6,9] ; Stuck at GND due to stuck port data_in          ;
; div_gen:U0|Qt                                 ; Stuck at GND due to stuck port data_in          ;
; image_generator:u2|paddle1_pos_y[5,7,8]       ; Merged with image_generator:u2|paddle1_pos_y[2] ;
; div_gen:u5|Qt[15]                             ; Merged with div_gen:u3|Qt[15]                   ;
; div_gen:u5|Qt[14]                             ; Merged with div_gen:u3|Qt[14]                   ;
; div_gen:u5|Qt[12]                             ; Merged with div_gen:u3|Qt[12]                   ;
; div_gen:u5|Qt[10]                             ; Merged with div_gen:u3|Qt[10]                   ;
; div_gen:u5|Qt[8]                              ; Merged with div_gen:u3|Qt[8]                    ;
; div_gen:u5|Qt[6]                              ; Merged with div_gen:u3|Qt[6]                    ;
; div_gen:u5|Qt[5]                              ; Merged with div_gen:u3|Qt[5]                    ;
; div_gen:u5|Qt[4]                              ; Merged with div_gen:u3|Qt[4]                    ;
; div_gen:u5|Qt[2]                              ; Merged with div_gen:u3|Qt[2]                    ;
; div_gen:u5|Qt[17]                             ; Merged with div_gen:u3|Qt[17]                   ;
; div_gen:u5|Qt[16]                             ; Merged with div_gen:u3|Qt[16]                   ;
; div_gen:u5|Qt[13]                             ; Merged with div_gen:u3|Qt[13]                   ;
; div_gen:u5|Qt[11]                             ; Merged with div_gen:u3|Qt[11]                   ;
; div_gen:u5|Qt[9]                              ; Merged with div_gen:u3|Qt[9]                    ;
; div_gen:u5|Qt[7]                              ; Merged with div_gen:u3|Qt[7]                    ;
; div_gen:u5|Qt[3]                              ; Merged with div_gen:u3|Qt[3]                    ;
; div_gen:u5|Qt[1]                              ; Merged with div_gen:u3|Qt[1]                    ;
; div_gen:u5|Qt[0]                              ; Merged with div_gen:u3|Qt[0]                    ;
; image_generator:u2|Ball_pos_y[0]              ; Merged with image_generator:u2|Ball_pos_x[0]    ;
; div_gen:u7|Qt[0]                              ; Merged with div_gen:u3|Qt[0]                    ;
; div_gen:u6|Qt[0]                              ; Merged with div_gen:u3|Qt[0]                    ;
; div_gen:u8|Qt[0]                              ; Merged with div_gen:u3|Qt[0]                    ;
; div_gen:u6|Qt[1]                              ; Merged with div_gen:u3|Qt[1]                    ;
; div_gen:u7|Qt[1]                              ; Merged with div_gen:u3|Qt[1]                    ;
; div_gen:u8|Qt[1]                              ; Merged with div_gen:u3|Qt[1]                    ;
; div_gen:u7|Qt[2]                              ; Merged with div_gen:u6|Qt[2]                    ;
; div_gen:u8|Qt[2]                              ; Merged with div_gen:u6|Qt[2]                    ;
; image_generator:u2|paddle1_pos_y[2]           ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 38        ;                                                 ;
+-----------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 151   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 147   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; image_generator:u2|bloco1               ; 5       ;
; image_generator:u2|bloco2               ; 6       ;
; image_generator:u2|bloco3               ; 3       ;
; image_generator:u2|bloco4               ; 3       ;
; image_generator:u2|bloco5               ; 3       ;
; image_generator:u2|paddle1_pos_x[8]     ; 6       ;
; image_generator:u2|paddle1_pos_x[4]     ; 6       ;
; image_generator:u2|paddle1_pos_x[3]     ; 6       ;
; image_generator:u2|Ball_pos_x[8]        ; 5       ;
; image_generator:u2|Ball_pos_x[4]        ; 6       ;
; image_generator:u2|Ball_pos_x[3]        ; 6       ;
; image_generator:u2|Ball_pos_y[7]        ; 7       ;
; image_generator:u2|Ball_pos_y[6]        ; 8       ;
; image_generator:u2|Ball_pos_y[5]        ; 7       ;
; image_generator:u2|Ball_pos_y[4]        ; 8       ;
; image_generator:u2|bloco6               ; 3       ;
; Total number of inverted registers = 16 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |VGA|image_generator:u2|paddle1_pos_x[5] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |VGA|image_generator:u2|paddle1_pos_x[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------+
; Source assignments for Top-level Entity: |VGA     ;
+------------+---------+------+---------------------+
; Assignment ; Value   ; From ; To                  ;
+------------+---------+------+---------------------+
; LOCATION   ; Pin_B14 ; -    ; direction_switch[1] ;
; LOCATION   ; Pin_C10 ; -    ; direction_switch[0] ;
; LOCATION   ; Pin_A14 ; -    ; ball_speed[1]       ;
; LOCATION   ; Pin_A13 ; -    ; ball_speed[0]       ;
; LOCATION   ; Pin_AA1 ; -    ; R[3]                ;
; LOCATION   ; Pin_V1  ; -    ; R[2]                ;
; LOCATION   ; Pin_Y2  ; -    ; R[1]                ;
; LOCATION   ; Pin_Y1  ; -    ; R[0]                ;
; LOCATION   ; Pin_W1  ; -    ; G[3]                ;
; LOCATION   ; Pin_T2  ; -    ; G[2]                ;
; LOCATION   ; Pin_R2  ; -    ; G[1]                ;
; LOCATION   ; Pin_R1  ; -    ; G[0]                ;
; LOCATION   ; Pin_P1  ; -    ; B[3]                ;
; LOCATION   ; Pin_T1  ; -    ; B[2]                ;
; LOCATION   ; Pin_P4  ; -    ; B[1]                ;
; LOCATION   ; Pin_N2  ; -    ; B[0]                ;
; LOCATION   ; Pin_A8  ; -    ; leds[9]             ;
; LOCATION   ; Pin_A9  ; -    ; leds[8]             ;
; LOCATION   ; Pin_A10 ; -    ; leds[7]             ;
; LOCATION   ; Pin_B10 ; -    ; leds[6]             ;
; LOCATION   ; Pin_D13 ; -    ; leds[5]             ;
; LOCATION   ; Pin_C13 ; -    ; leds[4]             ;
; LOCATION   ; Pin_E14 ; -    ; leds[3]             ;
; LOCATION   ; Pin_D14 ; -    ; leds[2]             ;
; LOCATION   ; Pin_A11 ; -    ; leds[1]             ;
; LOCATION   ; Pin_B11 ; -    ; leds[0]             ;
; LOCATION   ; Pin_N14 ; -    ; clk                 ;
; LOCATION   ; Pin_B12 ; -    ; reset               ;
; LOCATION   ; Pin_N3  ; -    ; Hsync               ;
; LOCATION   ; Pin_n1  ; -    ; Vsync               ;
; LOCATION   ; Pin_B8  ; -    ; start_game          ;
+------------+---------+------+---------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |VGA ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; div            ; 2      ; Signed Integer                            ;
; div_paddle     ; 415000 ; Signed Integer                            ;
; div_ball1      ; 415000 ; Signed Integer                            ;
; div_ball2      ; 370000 ; Signed Integer                            ;
; div_ball3      ; 310000 ; Signed Integer                            ;
; div_ball4      ; 250000 ; Signed Integer                            ;
; Ha             ; 96     ; Signed Integer                            ;
; Hb             ; 144    ; Signed Integer                            ;
; Hc             ; 784    ; Signed Integer                            ;
; Hd             ; 800    ; Signed Integer                            ;
; Va             ; 2      ; Signed Integer                            ;
; Vb             ; 35     ; Signed Integer                            ;
; Vc             ; 515    ; Signed Integer                            ;
; Vd             ; 525    ; Signed Integer                            ;
; paddlesizeH    ; 60     ; Signed Integer                            ;
; paddlesizeV    ; 2      ; Signed Integer                            ;
; blocosizeH     ; 35     ; Signed Integer                            ;
; blocosizeV     ; 4      ; Signed Integer                            ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_gen:U0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; div            ; 2     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_generator:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; ha             ; 96    ; Signed Integer                        ;
; hb             ; 144   ; Signed Integer                        ;
; hc             ; 784   ; Signed Integer                        ;
; hd             ; 800   ; Signed Integer                        ;
; va             ; 2     ; Signed Integer                        ;
; vb             ; 35    ; Signed Integer                        ;
; vc             ; 515   ; Signed Integer                        ;
; vd             ; 525   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_generator:u2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; va             ; 2     ; Signed Integer                         ;
; vb             ; 35    ; Signed Integer                         ;
; vc             ; 515   ; Signed Integer                         ;
; vd             ; 525   ; Signed Integer                         ;
; ha             ; 96    ; Signed Integer                         ;
; hb             ; 144   ; Signed Integer                         ;
; hc             ; 784   ; Signed Integer                         ;
; hd             ; 800   ; Signed Integer                         ;
; phsize         ; 60    ; Signed Integer                         ;
; pvsize         ; 2     ; Signed Integer                         ;
; bhsize         ; 35    ; Signed Integer                         ;
; bvsize         ; 4     ; Signed Integer                         ;
; ballsize       ; 6     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_gen:u3 ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; div            ; 415000 ; Signed Integer                ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_gen:u5 ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; div            ; 415000 ; Signed Integer                ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_gen:u6 ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; div            ; 370000 ; Signed Integer                ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_gen:u7 ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; div            ; 310000 ; Signed Integer                ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: div_gen:u8 ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; div            ; 250000 ; Signed Integer                ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 151                         ;
;     CLR               ; 117                         ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 30                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 625                         ;
;     arith             ; 310                         ;
;         2 data inputs ; 212                         ;
;         3 data inputs ; 98                          ;
;     normal            ; 315                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 205                         ;
;                       ;                             ;
; Max LUT depth         ; 8.20                        ;
; Average LUT depth     ; 4.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 20 18:58:39 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Arkanoid -c Arkanoid
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-VGA_arch File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 52
    Info (12023): Found entity 1: VGA File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sync_generator.vhd
    Info (12022): Found design unit 1: sync_generator-sync_generator_arch File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd Line: 32
    Info (12023): Found entity 1: sync_generator File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/sync_generator.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file image_generator.vhd
    Info (12022): Found design unit 1: image_generator-image_generator_arch File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 42
    Info (12023): Found entity 1: image_generator File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file div_gen.vhd
    Info (12022): Found design unit 1: div_gen-div_gen_arch File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd Line: 19
    Info (12023): Found entity 1: div_gen File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/div_gen.vhd Line: 11
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at VGA.vhd(235): signal "ball_clk1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 235
Warning (10492): VHDL Process Statement warning at VGA.vhd(236): signal "ball_clk2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 236
Warning (10492): VHDL Process Statement warning at VGA.vhd(237): signal "ball_clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 237
Warning (10492): VHDL Process Statement warning at VGA.vhd(238): signal "ball_clk4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 238
Info (12128): Elaborating entity "div_gen" for hierarchy "div_gen:U0" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 156
Info (12128): Elaborating entity "sync_generator" for hierarchy "sync_generator:u1" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 161
Info (12128): Elaborating entity "image_generator" for hierarchy "image_generator:u2" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 180
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(49): used explicit default value for signal "limSup" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 49
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(50): used explicit default value for signal "limInf" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 50
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(51): used explicit default value for signal "limLeft" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(52): used explicit default value for signal "limRight" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(59): used explicit default value for signal "paddle1_XInicial" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 59
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(60): used explicit default value for signal "paddle1_YInicial" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(64): used explicit default value for signal "distanciaBlock" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(65): used explicit default value for signal "bloco1_pos_x" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 65
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(66): used explicit default value for signal "bloco2_pos_x" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(67): used explicit default value for signal "bloco3_pos_x" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(68): used explicit default value for signal "bloco4_pos_x" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(69): used explicit default value for signal "bloco5_pos_x" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(70): used explicit default value for signal "bloco6_pos_x" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(72): used explicit default value for signal "bloco1_pos_y" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(73): used explicit default value for signal "bloco2_pos_y" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 73
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(74): used explicit default value for signal "bloco3_pos_y" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(75): used explicit default value for signal "bloco4_pos_y" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 75
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(76): used explicit default value for signal "bloco5_pos_y" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(77): used explicit default value for signal "bloco6_pos_y" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 77
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(93): used explicit default value for signal "Ball_pos_x_inicial" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(94): used explicit default value for signal "Ball_pos_y_inicial" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 94
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(104): used explicit default value for signal "DiagDireitaBaixo" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 104
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(105): used explicit default value for signal "DiagEsquerdaBaixo" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 105
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(106): used explicit default value for signal "DiagEsquerdaCima" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 106
Warning (10540): VHDL Signal Declaration warning at image_generator.vhd(107): used explicit default value for signal "DiagDireitaCima" because signal was never assigned a value File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 107
Warning (10492): VHDL Process Statement warning at image_generator.vhd(117): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 117
Warning (10492): VHDL Process Statement warning at image_generator.vhd(135): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 135
Warning (10492): VHDL Process Statement warning at image_generator.vhd(162): signal "paddle1_XInicial" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 162
Warning (10492): VHDL Process Statement warning at image_generator.vhd(163): signal "paddle1_YInicial" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 163
Warning (10492): VHDL Process Statement warning at image_generator.vhd(201): signal "bloco1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at image_generator.vhd(201): signal "bloco2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at image_generator.vhd(201): signal "bloco3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at image_generator.vhd(201): signal "bloco4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at image_generator.vhd(201): signal "bloco5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at image_generator.vhd(201): signal "bloco6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 201
Warning (10492): VHDL Process Statement warning at image_generator.vhd(263): signal "FimDeJogo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
Warning (10492): VHDL Process Statement warning at image_generator.vhd(264): signal "Ball_pos_x_inicial" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 264
Warning (10492): VHDL Process Statement warning at image_generator.vhd(265): signal "Ball_pos_y_inicial" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 265
Warning (10492): VHDL Process Statement warning at image_generator.vhd(267): signal "DiagDireitaBaixo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 267
Warning (10492): VHDL Process Statement warning at image_generator.vhd(268): signal "DiagDireitaCima" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 268
Warning (10492): VHDL Process Statement warning at image_generator.vhd(432): signal "FimDeJogo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 432
Warning (10492): VHDL Process Statement warning at image_generator.vhd(435): signal "paddle1_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 435
Warning (10492): VHDL Process Statement warning at image_generator.vhd(436): signal "limInf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 436
Warning (10492): VHDL Process Statement warning at image_generator.vhd(437): signal "move" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 437
Warning (10492): VHDL Process Statement warning at image_generator.vhd(476): signal "bloco1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 476
Warning (10492): VHDL Process Statement warning at image_generator.vhd(477): signal "bloco1_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 477
Warning (10492): VHDL Process Statement warning at image_generator.vhd(478): signal "bloco1_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 478
Warning (10492): VHDL Process Statement warning at image_generator.vhd(479): signal "bloco1_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 479
Warning (10492): VHDL Process Statement warning at image_generator.vhd(480): signal "bloco1_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 480
Warning (10492): VHDL Process Statement warning at image_generator.vhd(482): signal "bloco2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 482
Warning (10492): VHDL Process Statement warning at image_generator.vhd(483): signal "bloco2_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 483
Warning (10492): VHDL Process Statement warning at image_generator.vhd(484): signal "bloco2_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 484
Warning (10492): VHDL Process Statement warning at image_generator.vhd(485): signal "bloco2_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 485
Warning (10492): VHDL Process Statement warning at image_generator.vhd(486): signal "bloco2_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 486
Warning (10492): VHDL Process Statement warning at image_generator.vhd(488): signal "bloco3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 488
Warning (10492): VHDL Process Statement warning at image_generator.vhd(489): signal "bloco3_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 489
Warning (10492): VHDL Process Statement warning at image_generator.vhd(490): signal "bloco3_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 490
Warning (10492): VHDL Process Statement warning at image_generator.vhd(491): signal "bloco3_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 491
Warning (10492): VHDL Process Statement warning at image_generator.vhd(492): signal "bloco3_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 492
Warning (10492): VHDL Process Statement warning at image_generator.vhd(494): signal "bloco4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 494
Warning (10492): VHDL Process Statement warning at image_generator.vhd(495): signal "bloco4_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 495
Warning (10492): VHDL Process Statement warning at image_generator.vhd(496): signal "bloco4_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 496
Warning (10492): VHDL Process Statement warning at image_generator.vhd(497): signal "bloco4_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 497
Warning (10492): VHDL Process Statement warning at image_generator.vhd(498): signal "bloco4_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 498
Warning (10492): VHDL Process Statement warning at image_generator.vhd(500): signal "bloco5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 500
Warning (10492): VHDL Process Statement warning at image_generator.vhd(501): signal "bloco5_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 501
Warning (10492): VHDL Process Statement warning at image_generator.vhd(502): signal "bloco5_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 502
Warning (10492): VHDL Process Statement warning at image_generator.vhd(503): signal "bloco5_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 503
Warning (10492): VHDL Process Statement warning at image_generator.vhd(504): signal "bloco5_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 504
Warning (10492): VHDL Process Statement warning at image_generator.vhd(506): signal "bloco6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 506
Warning (10492): VHDL Process Statement warning at image_generator.vhd(507): signal "bloco6_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 507
Warning (10492): VHDL Process Statement warning at image_generator.vhd(508): signal "bloco6_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 508
Warning (10492): VHDL Process Statement warning at image_generator.vhd(509): signal "bloco6_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 509
Warning (10492): VHDL Process Statement warning at image_generator.vhd(510): signal "bloco6_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 510
Warning (10492): VHDL Process Statement warning at image_generator.vhd(513): signal "Ball_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 513
Warning (10492): VHDL Process Statement warning at image_generator.vhd(514): signal "Ball_pos_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 514
Warning (10492): VHDL Process Statement warning at image_generator.vhd(515): signal "Ball_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 515
Warning (10492): VHDL Process Statement warning at image_generator.vhd(516): signal "Ball_pos_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 516
Info (12128): Elaborating entity "div_gen" for hierarchy "div_gen:u3" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 210
Info (12128): Elaborating entity "div_gen" for hierarchy "div_gen:u6" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 218
Info (12128): Elaborating entity "div_gen" for hierarchy "div_gen:u7" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 222
Info (12128): Elaborating entity "div_gen" for hierarchy "div_gen:u8" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 226
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Mux0 File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 234
Info (13000): Registers with preset signals will power-up high File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 161
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "image_generator:u2|Ball_direction[1]" is converted into an equivalent circuit using register "image_generator:u2|Ball_direction[1]~_emulated" and latch "image_generator:u2|Ball_direction[1]~1" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Warning (13310): Register "image_generator:u2|Ball_direction[0]" is converted into an equivalent circuit using register "image_generator:u2|Ball_direction[0]~_emulated" and latch "image_generator:u2|Ball_direction[0]~5" File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[0]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[8]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
    Warning (13410): Pin "leds[9]" is stuck at GND File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/VGA.vhd Line: 46
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register image_generator:u2|paddle1_pos_x[8] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 161
    Critical Warning (18010): Register image_generator:u2|paddle1_pos_x[4] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 161
    Critical Warning (18010): Register image_generator:u2|paddle1_pos_x[3] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 161
    Critical Warning (18010): Register image_generator:u2|paddle1_pos_y[2] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 161
    Critical Warning (18010): Register image_generator:u2|Ball_pos_x[8] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Critical Warning (18010): Register image_generator:u2|Ball_pos_x[4] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Critical Warning (18010): Register image_generator:u2|Ball_pos_x[3] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Critical Warning (18010): Register image_generator:u2|Ball_pos_y[7] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Critical Warning (18010): Register image_generator:u2|Ball_pos_y[6] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Critical Warning (18010): Register image_generator:u2|Ball_pos_y[5] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
    Critical Warning (18010): Register image_generator:u2|Ball_pos_y[4] will power up to High File: C:/Users/lucas/Desktop/ForDelivery/Arkanoid-FPGA/image_generator.vhd Line: 263
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 668 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 637 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Tue Dec 20 18:59:03 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:50


