0.4
2016.2
D:/vivado_code/fpga/cpu31_190424/cpu31_190424.sim/sim_1/synth/timing/cpu_tb_time_synth.v,1556126258,verilog,,,,,,../../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sim_1/new/cpu_tb.v,1556125999,verilog,,,,,,../../../../cpu31_190424.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
