///Register `DAC_SWTRGR` writer
pub struct W(crate::W<DAC_SWTRGR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DAC_SWTRGR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DAC_SWTRGR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DAC_SWTRGR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `SWTRIG1` writer - DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
pub type SWTRIG1_W<'a, const O: u8> = crate::BitWriter<'a, u32, DAC_SWTRGR_SPEC, bool, O>;
///Field `SWTRIG2` writer - DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
pub type SWTRIG2_W<'a, const O: u8> = crate::BitWriter<'a, u32, DAC_SWTRGR_SPEC, bool, O>;
///Field `SWTRIGB1` writer - DAC channel1 software trigger B
pub type SWTRIGB1_W<'a, const O: u8> = crate::BitWriter<'a, u32, DAC_SWTRGR_SPEC, bool, O>;
///Field `SWTRIGB2` writer - DAC channel2 software trigger B
pub type SWTRIGB2_W<'a, const O: u8> = crate::BitWriter<'a, u32, DAC_SWTRGR_SPEC, bool, O>;
impl W {
    ///Bit 0 - DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
    #[inline(always)]
    #[must_use]
    pub fn swtrig1(&mut self) -> SWTRIG1_W<0> {
        SWTRIG1_W::new(self)
    }
    ///Bit 1 - DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
    #[inline(always)]
    #[must_use]
    pub fn swtrig2(&mut self) -> SWTRIG2_W<1> {
        SWTRIG2_W::new(self)
    }
    ///Bit 16 - DAC channel1 software trigger B
    #[inline(always)]
    #[must_use]
    pub fn swtrigb1(&mut self) -> SWTRIGB1_W<16> {
        SWTRIGB1_W::new(self)
    }
    ///Bit 17 - DAC channel2 software trigger B
    #[inline(always)]
    #[must_use]
    pub fn swtrigb2(&mut self) -> SWTRIGB2_W<17> {
        SWTRIGB2_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///DAC software trigger register
///
///This register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [dac_swtrgr](index.html) module
pub struct DAC_SWTRGR_SPEC;
impl crate::RegisterSpec for DAC_SWTRGR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [dac_swtrgr::W](W) writer structure
impl crate::Writable for DAC_SWTRGR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets DAC_SWTRGR to value 0
impl crate::Resettable for DAC_SWTRGR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
