---
title: "Regfile Automatic Code Generation"
excerpt: "An automation tool designed to streamline hardware IP design workflows. It parses standardized CSV register definitions to automatically generate synthesizable Verilog register files, C/C++ headers, and technical documentation, ensuring hardware-software interface consistency and significantly accelerating the development cycle."
collection: portfolio
---

## Overview

An automation tool designed to streamline hardware IP design workflows. It parses standardized CSV register definitions to automatically generate synthesizable Verilog register files, C/C++ headers, and technical documentation, ensuring hardware-software interface consistency and significantly accelerating the development cycle.

## Technical Stack

<div class="skills-container">
  <span class="skill-tag">Perl</span>
  <span class="skill-tag">Python</span>
  <span class="skill-tag">Verilog</span>
  <span class="skill-tag">Shell</span>
</div>

