{"vcs1":{"timestamp_begin":1730901618.036707124, "rt":1.40, "ut":0.29, "st":0.22}}
{"vcselab":{"timestamp_begin":1730901619.517331797, "rt":1.00, "ut":0.22, "st":0.20}}
{"link":{"timestamp_begin":1730901620.589017914, "rt":0.34, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730901617.378431168}
{"VCS_COMP_START_TIME": 1730901617.378431168}
{"VCS_COMP_END_TIME": 1730901622.394320029}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329700}}
{"stitch_vcselab": {"peak_mem": 215160}}
