Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 28 15:34:52 2022
| Host         : LAPTOP-6EJINDQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  66          
TIMING-20  Warning   Non-clocked latch              2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (21)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/booleanFSM/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/compareFSM/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/minFSM/M_state_q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                  525        0.175        0.000                      0                  525        4.500        0.000                       0                   202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.003        0.000                      0                  525        0.175        0.000                      0                  525        4.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 5.359ns (53.865%)  route 4.590ns (46.135%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.143    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDSE (Prop_fdse_C_Q)         0.478     5.621 f  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=16, routed)          0.769     6.390    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q_reg[0][0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.296     6.686 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.668     7.354    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[1])
                                                      3.841    11.195 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0/P[1]
                         net (fo=2, routed)           0.975    12.170    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_n_104
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124    12.294 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_22/O
                         net (fo=1, routed)           0.264    12.558    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_22_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I3_O)        0.124    12.682 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_19/O
                         net (fo=2, routed)           0.166    12.848    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_19_n_0
    SLICE_X55Y57         LUT5 (Prop_lut5_I0_O)        0.124    12.972 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_13/O
                         net (fo=4, routed)           0.318    13.290    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_13_n_0
    SLICE_X57Y57         LUT2 (Prop_lut2_I1_O)        0.124    13.414 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[0]_i_5/O
                         net (fo=2, routed)           0.647    14.061    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[0]_i_5_n_0
    SLICE_X57Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.185 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[0]_i_2/O
                         net (fo=1, routed)           0.427    14.612    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[0]_i_2_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.736 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.356    15.092    auto_t/alu_tester/multiplierFSM/multiplierUnit_n_1
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.846    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X54Y56         FDSE (Setup_fdse_C_D)       -0.013    15.095    auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 5.359ns (54.907%)  route 4.401ns (45.093%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.143    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDSE (Prop_fdse_C_Q)         0.478     5.621 f  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=16, routed)          0.769     6.390    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q_reg[0][0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.296     6.686 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.668     7.354    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    11.195 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0/P[14]
                         net (fo=2, routed)           1.158    12.353    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_n_91
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20/O
                         net (fo=1, routed)           0.410    12.887    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.011 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.322    13.333    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14_n_0
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.457 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17/O
                         net (fo=3, routed)           0.438    13.895    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.019 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10/O
                         net (fo=1, routed)           0.151    14.170    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.294 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.154    14.448    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.572 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    14.903    auto_t/alu_tester/multiplierFSM/multiplierUnit_n_2
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.846    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X54Y56         FDSE (Setup_fdse_C_CE)      -0.169    14.939    auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 5.359ns (54.907%)  route 4.401ns (45.093%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.143    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDSE (Prop_fdse_C_Q)         0.478     5.621 f  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=16, routed)          0.769     6.390    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q_reg[0][0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.296     6.686 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.668     7.354    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    11.195 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0/P[14]
                         net (fo=2, routed)           1.158    12.353    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_n_91
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20/O
                         net (fo=1, routed)           0.410    12.887    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.011 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.322    13.333    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14_n_0
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.457 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17/O
                         net (fo=3, routed)           0.438    13.895    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.019 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10/O
                         net (fo=1, routed)           0.151    14.170    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.294 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.154    14.448    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.572 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    14.903    auto_t/alu_tester/multiplierFSM/multiplierUnit_n_2
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.846    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X54Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.939    auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 5.359ns (54.907%)  route 4.401ns (45.093%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.143    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDSE (Prop_fdse_C_Q)         0.478     5.621 f  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=16, routed)          0.769     6.390    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q_reg[0][0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.296     6.686 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.668     7.354    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    11.195 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0/P[14]
                         net (fo=2, routed)           1.158    12.353    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_n_91
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20/O
                         net (fo=1, routed)           0.410    12.887    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.011 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.322    13.333    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14_n_0
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.457 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17/O
                         net (fo=3, routed)           0.438    13.895    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.019 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10/O
                         net (fo=1, routed)           0.151    14.170    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.294 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.154    14.448    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.572 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    14.903    auto_t/alu_tester/multiplierFSM/multiplierUnit_n_2
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.846    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X54Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.939    auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.760ns  (logic 5.359ns (54.907%)  route 4.401ns (45.093%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.143    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDSE (Prop_fdse_C_Q)         0.478     5.621 f  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=16, routed)          0.769     6.390    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q_reg[0][0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.296     6.686 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.668     7.354    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    11.195 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0/P[14]
                         net (fo=2, routed)           1.158    12.353    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_n_91
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20/O
                         net (fo=1, routed)           0.410    12.887    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.011 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.322    13.333    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14_n_0
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.457 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17/O
                         net (fo=3, routed)           0.438    13.895    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I0_O)        0.124    14.019 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10/O
                         net (fo=1, routed)           0.151    14.170    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_10_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.294 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.154    14.448    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_3_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.572 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_1_comp/O
                         net (fo=4, routed)           0.331    14.903    auto_t/alu_tester/multiplierFSM/multiplierUnit_n_2
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.846    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X54Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.939    auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 5.235ns (53.207%)  route 4.604ns (46.793%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.559     5.143    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDSE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDSE (Prop_fdse_C_Q)         0.478     5.621 f  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=16, routed)          0.769     6.390    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q_reg[0][0]
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.296     6.686 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0/O
                         net (fo=13, routed)          0.668     7.354    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_i_6__0_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[5]_P[14])
                                                      3.841    11.195 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/out0/P[14]
                         net (fo=2, routed)           1.158    12.353    auto_t/alu_tester/multiplierFSM/multiplierUnit/out0_n_91
    SLICE_X57Y56         LUT6 (Prop_lut6_I0_O)        0.124    12.477 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20/O
                         net (fo=1, routed)           0.410    12.887    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_20_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.011 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14/O
                         net (fo=3, routed)           0.322    13.333    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_14_n_0
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.457 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17/O
                         net (fo=3, routed)           0.638    14.095    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_17_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.219 f  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.161    14.380    auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_8_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.504 r  auto_t/alu_tester/multiplierFSM/multiplierUnit/FSM_onehot_M_state_q[3]_i_2/O
                         net (fo=1, routed)           0.478    14.982    auto_t/alu_tester/multiplierFSM/multiplierUnit_n_0
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.442    14.846    auto_t/alu_tester/multiplierFSM/CLK
    SLICE_X54Y56         FDRE                                         r  auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.016    15.092    auto_t/alu_tester/multiplierFSM/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.982    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/minFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/minFSM/M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 2.855ns (29.635%)  route 6.779ns (70.365%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.613     5.197    auto_t/alu_tester/minFSM/CLK
    SLICE_X62Y79         FDRE                                         r  auto_t/alu_tester/minFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  auto_t/alu_tester/minFSM/M_state_q_reg[1]/Q
                         net (fo=73, routed)          0.560     6.213    auto_t/alu_tester/minFSM/M_state_q[1]
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.337 r  auto_t/alu_tester/minFSM/out1_carry_i_10/O
                         net (fo=38, routed)          0.618     6.954    auto_t/alu_tester/minFSM/M_state_q_reg[1]_0
    SLICE_X60Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.078 r  auto_t/alu_tester/minFSM/out1_carry_i_11/O
                         net (fo=18, routed)          0.850     7.928    auto_t/alu_tester/minFSM/out1_carry_i_11_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I1_O)        0.124     8.052 r  auto_t/alu_tester/minFSM/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.052    auto_t/alu_tester/minFSM/out1_carry__0_i_7_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.602 r  auto_t/alu_tester/minFSM/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.602    auto_t/alu_tester/minFSM/out1_carry__0_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.716 r  auto_t/alu_tester/minFSM/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.716    auto_t/alu_tester/minFSM/out1_carry__1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.029 r  auto_t/alu_tester/minFSM/out1_carry__2/O[3]
                         net (fo=16, routed)          0.442     9.471    auto_t/alu_tester/minFSM/M_minimumUnit_n
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.306     9.777 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_62/O
                         net (fo=44, routed)          0.872    10.649    auto_t/alu_tester/minFSM/M_state_q[1]_i_62_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.773 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_79/O
                         net (fo=7, routed)           1.285    12.057    auto_t/alu_tester/minFSM/M_state_q[1]_i_79_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.181 f  auto_t/alu_tester/minFSM/M_state_q[1]_i_55/O
                         net (fo=1, routed)           0.846    13.028    auto_t/alu_tester/minFSM/M_state_q[1]_i_55_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.152 f  auto_t/alu_tester/minFSM/M_state_q[1]_i_24/O
                         net (fo=2, routed)           0.448    13.600    auto_t/alu_tester/minFSM/M_state_q[1]_i_24_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.724 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_18/O
                         net (fo=1, routed)           0.555    14.279    auto_t/alu_tester/minFSM/M_state_q[1]_i_18_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_5/O
                         net (fo=2, routed)           0.304    14.707    auto_t/alu_tester/minFSM/M_state_q[1]_i_5_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.831 r  auto_t/alu_tester/minFSM/M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.831    auto_t/alu_tester/minFSM/M_state_q[0]_i_1_n_0
    SLICE_X65Y79         FDRE                                         r  auto_t/alu_tester/minFSM/M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.498    14.902    auto_t/alu_tester/minFSM/CLK
    SLICE_X65Y79         FDRE                                         r  auto_t/alu_tester/minFSM/M_state_q_reg[0]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X65Y79         FDRE (Setup_fdre_C_D)        0.031    15.170    auto_t/alu_tester/minFSM/M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/minFSM/M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/minFSM/M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 2.855ns (29.575%)  route 6.798ns (70.425%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.613     5.197    auto_t/alu_tester/minFSM/CLK
    SLICE_X62Y79         FDRE                                         r  auto_t/alu_tester/minFSM/M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  auto_t/alu_tester/minFSM/M_state_q_reg[1]/Q
                         net (fo=73, routed)          0.560     6.213    auto_t/alu_tester/minFSM/M_state_q[1]
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.337 r  auto_t/alu_tester/minFSM/out1_carry_i_10/O
                         net (fo=38, routed)          0.618     6.954    auto_t/alu_tester/minFSM/M_state_q_reg[1]_0
    SLICE_X60Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.078 r  auto_t/alu_tester/minFSM/out1_carry_i_11/O
                         net (fo=18, routed)          0.850     7.928    auto_t/alu_tester/minFSM/out1_carry_i_11_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I1_O)        0.124     8.052 r  auto_t/alu_tester/minFSM/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.052    auto_t/alu_tester/minFSM/out1_carry__0_i_7_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.602 r  auto_t/alu_tester/minFSM/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.602    auto_t/alu_tester/minFSM/out1_carry__0_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.716 r  auto_t/alu_tester/minFSM/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.716    auto_t/alu_tester/minFSM/out1_carry__1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.029 r  auto_t/alu_tester/minFSM/out1_carry__2/O[3]
                         net (fo=16, routed)          0.442     9.471    auto_t/alu_tester/minFSM/M_minimumUnit_n
    SLICE_X59Y79         LUT6 (Prop_lut6_I1_O)        0.306     9.777 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_62/O
                         net (fo=44, routed)          0.872    10.649    auto_t/alu_tester/minFSM/M_state_q[1]_i_62_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.773 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_79/O
                         net (fo=7, routed)           1.285    12.057    auto_t/alu_tester/minFSM/M_state_q[1]_i_79_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    12.181 f  auto_t/alu_tester/minFSM/M_state_q[1]_i_55/O
                         net (fo=1, routed)           0.846    13.028    auto_t/alu_tester/minFSM/M_state_q[1]_i_55_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I2_O)        0.124    13.152 f  auto_t/alu_tester/minFSM/M_state_q[1]_i_24/O
                         net (fo=2, routed)           0.448    13.600    auto_t/alu_tester/minFSM/M_state_q[1]_i_24_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.724 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_18/O
                         net (fo=1, routed)           0.555    14.279    auto_t/alu_tester/minFSM/M_state_q[1]_i_18_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124    14.403 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_5/O
                         net (fo=2, routed)           0.323    14.726    auto_t/alu_tester/minFSM/M_state_q[1]_i_5_n_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.850 r  auto_t/alu_tester/minFSM/M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.850    auto_t/alu_tester/minFSM/M_state_q[1]_i_1_n_0
    SLICE_X62Y79         FDRE                                         r  auto_t/alu_tester/minFSM/M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.498    14.902    auto_t/alu_tester/minFSM/CLK
    SLICE_X62Y79         FDRE                                         r  auto_t/alu_tester/minFSM/M_state_q_reg[1]/C
                         clock pessimism              0.295    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y79         FDRE (Setup_fdre_C_D)        0.029    15.191    auto_t/alu_tester/minFSM/M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/adderFSM/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 2.998ns (32.042%)  route 6.358ns (67.958%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.545     5.129    auto_t/alu_tester/adderFSM/CLK
    SLICE_X52Y71         FDRE                                         r  auto_t/alu_tester/adderFSM/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  auto_t/alu_tester/adderFSM/M_counter_q_reg[3]/Q
                         net (fo=47, routed)          1.053     6.700    auto_t/alu_tester/adderFSM/M_adderFSM_counter_indicator[3]
    SLICE_X53Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  auto_t/alu_tester/adderFSM/out1_carry_i_4/O
                         net (fo=1, routed)           0.566     7.390    auto_t/alu_tester/adderFSM/M_adderUnit_alufn
    SLICE_X51Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.023 r  auto_t/alu_tester/adderFSM/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.023    auto_t/alu_tester/adderFSM/out1_carry_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  auto_t/alu_tester/adderFSM/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    auto_t/alu_tester/adderFSM/out1_carry__0_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  auto_t/alu_tester/adderFSM/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.251    auto_t/alu_tester/adderFSM/out1_carry__1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  auto_t/alu_tester/adderFSM/out1_carry__2/O[0]
                         net (fo=6, routed)           1.257     9.730    auto_t/alu_tester/adderFSM/out1_carry__2_n_7
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.327    10.057 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_24/O
                         net (fo=1, routed)           0.608    10.665    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_24_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326    10.991 f  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_19/O
                         net (fo=2, routed)           0.347    11.339    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_19_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124    11.463 f  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_6/O
                         net (fo=2, routed)           0.606    12.068    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_6_n_0
    SLICE_X52Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.192 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_30/O
                         net (fo=2, routed)           0.503    12.695    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_30_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.819 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_15/O
                         net (fo=1, routed)           0.810    13.629    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_15_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    13.753 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=2, routed)           0.608    14.361    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I4_O)        0.124    14.485 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.485    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.431    14.835    auto_t/alu_tester/adderFSM/CLK
    SLICE_X52Y70         FDRE                                         r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y70         FDRE (Setup_fdre_C_D)        0.079    15.151    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.485    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 auto_t/alu_tester/adderFSM/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 2.998ns (32.387%)  route 6.259ns (67.613%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.545     5.129    auto_t/alu_tester/adderFSM/CLK
    SLICE_X52Y71         FDRE                                         r  auto_t/alu_tester/adderFSM/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  auto_t/alu_tester/adderFSM/M_counter_q_reg[3]/Q
                         net (fo=47, routed)          1.053     6.700    auto_t/alu_tester/adderFSM/M_adderFSM_counter_indicator[3]
    SLICE_X53Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  auto_t/alu_tester/adderFSM/out1_carry_i_4/O
                         net (fo=1, routed)           0.566     7.390    auto_t/alu_tester/adderFSM/M_adderUnit_alufn
    SLICE_X51Y70         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.023 r  auto_t/alu_tester/adderFSM/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.023    auto_t/alu_tester/adderFSM/out1_carry_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  auto_t/alu_tester/adderFSM/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.137    auto_t/alu_tester/adderFSM/out1_carry__0_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  auto_t/alu_tester/adderFSM/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.251    auto_t/alu_tester/adderFSM/out1_carry__1_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.473 r  auto_t/alu_tester/adderFSM/out1_carry__2/O[0]
                         net (fo=6, routed)           1.257     9.730    auto_t/alu_tester/adderFSM/out1_carry__2_n_7
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.327    10.057 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_24/O
                         net (fo=1, routed)           0.608    10.665    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_24_n_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.326    10.991 f  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_19/O
                         net (fo=2, routed)           0.347    11.339    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_19_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124    11.463 f  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_6/O
                         net (fo=2, routed)           0.606    12.068    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_6_n_0
    SLICE_X52Y72         LUT5 (Prop_lut5_I4_O)        0.124    12.192 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_30/O
                         net (fo=2, routed)           0.503    12.695    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_30_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.819 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_15/O
                         net (fo=1, routed)           0.810    13.629    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_15_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    13.753 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=2, routed)           0.509    14.262    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.386 r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.386    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q[0]_i_1_n_0
    SLICE_X52Y73         FDRE                                         r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.427    14.831    auto_t/alu_tester/adderFSM/CLK
    SLICE_X52Y73         FDRE                                         r  auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X52Y73         FDRE (Setup_fdre_C_D)        0.077    15.145    auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/M_run_test_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.757%)  route 0.093ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    auto_t/alu_tester/CLK
    SLICE_X59Y67         FDRE                                         r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/Q
                         net (fo=36, routed)          0.093     1.763    auto_t/alu_tester/M_testAluFsm_q[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  auto_t/alu_tester/M_run_test_q_i_1/O
                         net (fo=1, routed)           0.000     1.808    auto_t/alu_tester/M_run_test_q_i_1_n_0
    SLICE_X58Y67         FDRE                                         r  auto_t/alu_tester/M_run_test_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.854     2.043    auto_t/alu_tester/CLK
    SLICE_X58Y67         FDRE                                         r  auto_t/alu_tester/M_run_test_q_reg/C
                         clock pessimism             -0.501     1.543    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.091     1.634    auto_t/alu_tester/M_run_test_q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 auto_t/alu_tester/compareFSM/M_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/compareFSM/M_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.705%)  route 0.156ns (45.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.582     1.526    auto_t/alu_tester/compareFSM/CLK
    SLICE_X58Y72         FDRE                                         r  auto_t/alu_tester/compareFSM/M_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  auto_t/alu_tester/compareFSM/M_counter_q_reg[1]/Q
                         net (fo=42, routed)          0.156     1.823    auto_t/alu_tester/compareFSM/Q[1]
    SLICE_X59Y72         LUT5 (Prop_lut5_I3_O)        0.048     1.871 r  auto_t/alu_tester/compareFSM/M_counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    auto_t/alu_tester/compareFSM/p_0_in__3[4]
    SLICE_X59Y72         FDRE                                         r  auto_t/alu_tester/compareFSM/M_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.849     2.038    auto_t/alu_tester/compareFSM/CLK
    SLICE_X59Y72         FDRE                                         r  auto_t/alu_tester/compareFSM/M_counter_q_reg[4]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.105     1.644    auto_t/alu_tester/compareFSM/M_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.162     1.806    reset_cond/M_stage_d[1]
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.828     2.018    reset_cond/CLK
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X48Y63         FDSE (Hold_fdse_C_D)         0.061     1.565    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.592     1.536    button_cond_gen_0[4].button_cond/sync/CLK
    SLICE_X58Y55         FDRE                                         r  button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.851    button_cond_gen_0[4].button_cond/sync/M_pipe_d__3[1]
    SLICE_X58Y55         FDRE                                         r  button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.861     2.051    button_cond_gen_0[4].button_cond/sync/CLK
    SLICE_X58Y55         FDRE                                         r  button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.066     1.602    button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    button_cond_gen_0[3].button_cond/sync/CLK
    SLICE_X62Y68         FDRE                                         r  button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.853    button_cond_gen_0[3].button_cond/sync/M_pipe_d__2[1]
    SLICE_X62Y68         FDRE                                         r  button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.854     2.044    button_cond_gen_0[3].button_cond/sync/CLK
    SLICE_X62Y68         FDRE                                         r  button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.072     1.602    button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_M_tester_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_tester_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  FSM_sequential_M_tester_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 f  FSM_sequential_M_tester_q_reg[0]/Q
                         net (fo=40, routed)          0.175     1.872    button_cond_gen_0[4].button_cond/M_tester_q[0]
    SLICE_X60Y62         LUT5 (Prop_lut5_I3_O)        0.043     1.915 r  button_cond_gen_0[4].button_cond/FSM_sequential_M_tester_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.915    button_cond_gen_0[4].button_cond_n_2
    SLICE_X60Y62         FDRE                                         r  FSM_sequential_M_tester_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.858     2.047    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  FSM_sequential_M_tester_q_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.131     1.664    FSM_sequential_M_tester_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 auto_t/alu_tester/booleanFSM/M_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/alu_tester/booleanFSM/M_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.278%)  route 0.194ns (47.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.557     1.501    auto_t/alu_tester/booleanFSM/CLK
    SLICE_X52Y68         FDRE                                         r  auto_t/alu_tester/booleanFSM/M_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto_t/alu_tester/booleanFSM/M_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.194     1.858    auto_t/alu_tester/booleanFSM/M_counter_q_reg[3]_0[0]
    SLICE_X52Y69         LUT2 (Prop_lut2_I0_O)        0.048     1.906 r  auto_t/alu_tester/booleanFSM/M_counter_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.906    auto_t/alu_tester/booleanFSM/p_0_in__0[1]
    SLICE_X52Y69         FDRE                                         r  auto_t/alu_tester/booleanFSM/M_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.824     2.014    auto_t/alu_tester/booleanFSM/CLK
    SLICE_X52Y69         FDRE                                         r  auto_t/alu_tester/booleanFSM/M_counter_q_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.133     1.647    auto_t/alu_tester/booleanFSM/M_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.590     1.534    button_cond_gen_0[4].button_cond/CLK
    SLICE_X61Y61         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.793    button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]
    SLICE_X61Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.901    button_cond_gen_0[4].button_cond/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X61Y61         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.860     2.049    button_cond_gen_0[4].button_cond/CLK
    SLICE_X61Y61         FDRE                                         r  button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    button_cond_gen_0[4].button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.588     1.532    button_cond_gen_0[3].button_cond/CLK
    SLICE_X63Y66         FDRE                                         r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.791    button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.899    button_cond_gen_0[3].button_cond/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X63Y66         FDRE                                         r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.856     2.046    button_cond_gen_0[3].button_cond/CLK
    SLICE_X63Y66         FDRE                                         r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    button_cond_gen_0[3].button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.589     1.533    button_cond_gen_0[3].button_cond/CLK
    SLICE_X63Y64         FDRE                                         r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.793    button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.901    button_cond_gen_0[3].button_cond/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X63Y64         FDRE                                         r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.858     2.048    button_cond_gen_0[3].button_cond/CLK
    SLICE_X63Y64         FDRE                                         r  button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    button_cond_gen_0[3].button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67   auto_t/alu_tester/M_run_test_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y73   auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70   auto_t/alu_tester/adderFSM/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y71   auto_t/alu_tester/adderFSM/M_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y62   FSM_sequential_M_tester_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67   auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_t/io_seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 4.452ns (41.161%)  route 6.364ns (58.839%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         LDCE                         0.000     0.000 r  auto_t/io_seg_reg[3]/G
    SLICE_X54Y67         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  auto_t/io_seg_reg[3]/Q
                         net (fo=1, routed)           0.519     1.144    auto_t/M_auto_t_io_seg[3]
    SLICE_X54Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.268 r  auto_t/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.999     2.267    manual_t/the_alu/multiplierUnit/io_seg[3]
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.391 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.846     7.237    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    10.816 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.816    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/io_seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.577ns  (logic 4.441ns (41.987%)  route 6.136ns (58.013%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         LDCE                         0.000     0.000 r  auto_t/io_seg_reg[3]/G
    SLICE_X54Y67         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  auto_t/io_seg_reg[3]/Q
                         net (fo=1, routed)           0.519     1.144    auto_t/M_auto_t_io_seg[3]
    SLICE_X54Y67         LUT3 (Prop_lut3_I0_O)        0.124     1.268 r  auto_t/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.982     2.250    manual_t/the_alu/multiplierUnit/io_seg[3]
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.635     7.009    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    10.577 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.577    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/io_seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 4.328ns (42.637%)  route 5.822ns (57.363%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         LDCE                         0.000     0.000 r  auto_t/io_seg_reg[4]/G
    SLICE_X54Y67         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  auto_t/io_seg_reg[4]/Q
                         net (fo=1, routed)           1.005     1.630    manual_t/the_alu/multiplierUnit/io_seg[4]_0[0]
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.124     1.754 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.817     6.571    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    10.150 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.150    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/io_seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.735ns  (logic 1.502ns (40.211%)  route 2.233ns (59.789%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         LDCE                         0.000     0.000 r  auto_t/io_seg_reg[4]/G
    SLICE_X54Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  auto_t/io_seg_reg[4]/Q
                         net (fo=1, routed)           0.367     0.545    manual_t/the_alu/multiplierUnit/io_seg[4]_0[0]
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.590 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.866     2.456    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.735 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.735    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/io_seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.842ns  (logic 1.536ns (39.987%)  route 2.306ns (60.013%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         LDCE                         0.000     0.000 r  auto_t/io_seg_reg[3]/G
    SLICE_X54Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  auto_t/io_seg_reg[3]/Q
                         net (fo=1, routed)           0.163     0.341    auto_t/M_auto_t_io_seg[3]
    SLICE_X54Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.386 r  auto_t/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.362     0.748    manual_t/the_alu/multiplierUnit/io_seg[3]
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.793 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.781     2.574    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.842 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.842    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/io_seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.954ns  (logic 1.547ns (39.130%)  route 2.407ns (60.870%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         LDCE                         0.000     0.000 r  auto_t/io_seg_reg[3]/G
    SLICE_X54Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  auto_t/io_seg_reg[3]/Q
                         net (fo=1, routed)           0.163     0.341    auto_t/M_auto_t_io_seg[3]
    SLICE_X54Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.386 r  auto_t/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.346     0.732    manual_t/the_alu/multiplierUnit/io_seg[3]
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.777 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.898     2.675    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.954 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.954    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.701ns  (logic 9.360ns (39.490%)  route 14.342ns (60.510%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[14]
                         net (fo=1, routed)           0.933    15.337    manual_t/the_alu/multiplierUnit/out0_n_91
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.461 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11/O
                         net (fo=1, routed)           0.706    16.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.291 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9/O
                         net (fo=1, routed)           0.877    17.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    17.291 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.678    17.969    manual_t/the_alu/multiplierUnit/M_reg_b_q_reg[14]
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.124    18.093 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809    18.902    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.026 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.130    20.156    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I2_O)        0.152    20.308 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.800    25.109    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.793    28.901 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.901    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.521ns  (logic 9.338ns (39.701%)  route 14.183ns (60.299%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[11]
                         net (fo=1, routed)           1.026    15.430    manual_t/the_alu/multiplierUnit/out0_n_94
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.816    16.369    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_7_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.493 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.985    17.478    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.602 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.697    18.299    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    18.423 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.466    18.889    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    19.013 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.166    20.179    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.148    20.327 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.619    24.946    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.775    28.721 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.721    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.430ns  (logic 9.107ns (38.867%)  route 14.324ns (61.133%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[11]
                         net (fo=1, routed)           1.026    15.430    manual_t/the_alu/multiplierUnit/out0_n_94
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.816    16.369    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_7_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.493 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.985    17.478    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.602 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.697    18.299    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    18.423 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.466    18.889    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_12_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    19.013 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.166    20.179    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124    20.303 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.760    25.063    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    28.630 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.630    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.413ns  (logic 9.103ns (38.881%)  route 14.310ns (61.119%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[14]
                         net (fo=1, routed)           0.933    15.337    manual_t/the_alu/multiplierUnit/out0_n_91
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.461 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11/O
                         net (fo=1, routed)           0.706    16.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.291 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9/O
                         net (fo=1, routed)           0.877    17.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    17.291 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.678    17.969    manual_t/the_alu/multiplierUnit/M_reg_b_q_reg[14]
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.124    18.093 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809    18.902    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.026 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.130    20.156    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y62         LUT4 (Prop_lut4_I3_O)        0.124    20.280 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.768    25.049    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    28.613 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.613    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.361ns  (logic 9.118ns (39.030%)  route 14.243ns (60.970%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[14]
                         net (fo=1, routed)           0.933    15.337    manual_t/the_alu/multiplierUnit/out0_n_91
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.461 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11/O
                         net (fo=1, routed)           0.706    16.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.291 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9/O
                         net (fo=1, routed)           0.877    17.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    17.291 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.678    17.969    manual_t/the_alu/multiplierUnit/M_reg_b_q_reg[14]
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.124    18.093 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809    18.902    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.026 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.986    20.012    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    20.136 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.846    24.982    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    28.561 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.561    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.156ns  (logic 9.118ns (39.374%)  route 14.039ns (60.626%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[14]
                         net (fo=1, routed)           0.933    15.337    manual_t/the_alu/multiplierUnit/out0_n_91
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.461 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11/O
                         net (fo=1, routed)           0.706    16.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.291 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9/O
                         net (fo=1, routed)           0.877    17.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    17.291 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.678    17.969    manual_t/the_alu/multiplierUnit/M_reg_b_q_reg[14]
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.124    18.093 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809    18.902    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.026 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.810    19.836    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.124    19.960 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.817    24.778    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    28.356 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.356    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.130ns  (logic 9.107ns (39.373%)  route 14.023ns (60.627%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[14]
                         net (fo=1, routed)           0.933    15.337    manual_t/the_alu/multiplierUnit/out0_n_91
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.461 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11/O
                         net (fo=1, routed)           0.706    16.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    16.291 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9/O
                         net (fo=1, routed)           0.877    17.167    manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I5_O)        0.124    17.291 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.678    17.969    manual_t/the_alu/multiplierUnit/M_reg_b_q_reg[14]
    SLICE_X54Y65         LUT6 (Prop_lut6_I4_O)        0.124    18.093 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.809    18.902    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.026 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.977    20.003    manual_t/the_alu/multiplierUnit/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    20.127 r  manual_t/the_alu/multiplierUnit/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.635    24.762    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    28.330 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.330    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.534ns  (logic 9.069ns (46.428%)  route 10.464ns (53.572%))
  Logic Levels:           7  (DSP48E1=1 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[5]
                         net (fo=1, routed)           0.987    15.391    manual_t/the_alu/multiplierUnit/out0_n_100
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.515 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.656    16.171    manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I1_O)        0.124    16.295 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.502    16.796    manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.920 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.274    18.195    manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y68         LUT3 (Prop_lut3_I2_O)        0.152    18.347 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.637    20.983    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.750    24.734 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.734    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.435ns  (logic 8.837ns (45.469%)  route 10.598ns (54.531%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[0]
                         net (fo=1, routed)           0.857    15.260    manual_t/the_alu/multiplierUnit/out0_n_105
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.124    15.384 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.598    15.983    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_10_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I5_O)        0.124    16.107 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.953    17.060    manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.124    17.184 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.251    18.435    auto_t/alu_tester/io_led[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.559 r  auto_t/alu_tester/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.530    21.089    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    24.635 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.635    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_t/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.383ns  (logic 9.046ns (46.667%)  route 10.338ns (53.333%))
  Logic Levels:           7  (DSP48E1=1 LUT3=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.616     5.200    manual_t/CLK
    SLICE_X59Y67         FDRE                                         r  manual_t/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.419     5.619 r  manual_t/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=147, routed)         3.730     9.349    manual_t/the_alu/multiplierUnit/out0_2
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.327     9.676 r  manual_t/the_alu/multiplierUnit/out0_i_18/O
                         net (fo=1, routed)           0.678    10.354    manual_t/the_alu/multiplierUnit/M_the_alu_x[14]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      4.049    14.403 r  manual_t/the_alu/multiplierUnit/out0/P[11]
                         net (fo=1, routed)           1.026    15.430    manual_t/the_alu/multiplierUnit/out0_n_94
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.816    16.369    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_7_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.493 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.985    17.478    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_3_n_0
    SLICE_X54Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.602 f  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.556    18.158    manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X55Y67         LUT3 (Prop_lut3_I2_O)        0.118    18.276 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.546    20.823    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.761    24.583 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    24.583    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/io_seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.254ns (25.693%)  route 0.735ns (74.307%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.557     1.501    auto_t/alu_tester/shifterFSM/CLK
    SLICE_X56Y70         FDRE                                         r  auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=9, routed)           0.287     1.952    auto_t/alu_tester/shifterFSM/M_state_q[1]
    SLICE_X55Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.997 f  auto_t/alu_tester/shifterFSM/io_seg_reg[3]_i_2/O
                         net (fo=1, routed)           0.214     2.211    auto_t/alu_tester/shifterFSM/io_seg_reg[3]_i_2_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.256 r  auto_t/alu_tester/shifterFSM/io_seg_reg[3]_i_1/O
                         net (fo=3, routed)           0.234     2.489    auto_t/alu_tester_n_16
    SLICE_X54Y67         LDCE                                         r  auto_t/io_seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_t/io_seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.299ns (21.806%)  route 1.072ns (78.194%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.557     1.501    auto_t/alu_tester/shifterFSM/CLK
    SLICE_X56Y70         FDRE                                         r  auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 f  auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=9, routed)           0.287     1.952    auto_t/alu_tester/shifterFSM/M_state_q[1]
    SLICE_X55Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.997 r  auto_t/alu_tester/shifterFSM/io_seg_reg[3]_i_2/O
                         net (fo=1, routed)           0.214     2.211    auto_t/alu_tester/shifterFSM/io_seg_reg[3]_i_2_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.045     2.256 f  auto_t/alu_tester/shifterFSM/io_seg_reg[3]_i_1/O
                         net (fo=3, routed)           0.401     2.656    auto_t/alu_tester/shifterFSM/D[0]
    SLICE_X54Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.701 r  auto_t/alu_tester/shifterFSM/io_seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.171     2.872    auto_t/M_auto_t_io_led[9]
    SLICE_X54Y67         LDCE                                         r  auto_t/io_seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.415ns (65.350%)  route 0.750ns (34.650%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    auto_t/alu_tester/CLK
    SLICE_X59Y67         FDRE                                         r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/Q
                         net (fo=36, routed)          0.236     1.907    auto_t/alu_tester/compareFSM/M_testAluFsm_q[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.952 r  auto_t/alu_tester/compareFSM/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.466    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.696 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.696    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.421ns (64.366%)  route 0.786ns (35.634%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    auto_t/alu_tester/CLK
    SLICE_X59Y67         FDRE                                         r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/Q
                         net (fo=36, routed)          0.258     1.929    auto_t/alu_tester/compareFSM/M_testAluFsm_q[0]
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.974 r  auto_t/alu_tester/compareFSM/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.502    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.737 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.737    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.409ns (63.321%)  route 0.816ns (36.679%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    auto_t/alu_tester/CLK
    SLICE_X59Y67         FDRE                                         r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[2]/Q
                         net (fo=36, routed)          0.322     1.993    auto_t/alu_tester/compareFSM/M_testAluFsm_q[2]
    SLICE_X58Y69         LUT5 (Prop_lut5_I3_O)        0.045     2.038 r  auto_t/alu_tester/compareFSM/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.532    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.755 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.755    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_tester_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.553ns (68.616%)  route 0.711ns (31.384%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  FSM_sequential_M_tester_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  FSM_sequential_M_tester_q_reg[1]/Q
                         net (fo=32, routed)          0.278     1.959    manual_t/the_alu/multiplierUnit/M_tester_q[1]
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.098     2.057 r  manual_t/the_alu/multiplierUnit/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.489    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.307     3.797 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.797    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.432ns (62.143%)  route 0.873ns (37.857%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    auto_t/alu_tester/CLK
    SLICE_X59Y67         FDRE                                         r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/Q
                         net (fo=36, routed)          0.167     1.837    auto_t/alu_tester/M_testAluFsm_q[0]
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  auto_t/alu_tester/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.706     2.588    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.835 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.835    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/shifterFSM/M_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.457ns (61.309%)  route 0.919ns (38.691%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.556     1.500    auto_t/alu_tester/shifterFSM/CLK
    SLICE_X57Y71         FDRE                                         r  auto_t/alu_tester/shifterFSM/M_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  auto_t/alu_tester/shifterFSM/M_counter_q_reg[0]/Q
                         net (fo=8, routed)           0.143     1.783    auto_t/alu_tester/minFSM/io_led_OBUF[17]_inst_i_1[0]
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  auto_t/alu_tester/minFSM/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.284     2.112    auto_t/alu_tester/adderFSM/io_led[16]
    SLICE_X56Y67         LUT5 (Prop_lut5_I1_O)        0.045     2.157 r  auto_t/alu_tester/adderFSM/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.650    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.876 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.876    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.456ns (60.458%)  route 0.952ns (39.542%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.557     1.501    auto_t/alu_tester/shifterFSM/CLK
    SLICE_X56Y70         FDRE                                         r  auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  auto_t/alu_tester/shifterFSM/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=9, routed)           0.212     1.876    auto_t/alu_tester/compareFSM/M_state_q[1]
    SLICE_X57Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  auto_t/alu_tester/compareFSM/io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.050     1.972    auto_t/alu_tester/adderFSM/io_led[15]
    SLICE_X57Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  auto_t/alu_tester/adderFSM/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.707    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.909 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.909    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.432ns (59.868%)  route 0.960ns (40.132%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.586     1.530    auto_t/alu_tester/CLK
    SLICE_X59Y67         FDRE                                         r  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  auto_t/alu_tester/FSM_sequential_M_testAluFsm_q_reg[0]/Q
                         net (fo=36, routed)          0.235     1.906    auto_t/alu_tester/M_testAluFsm_q[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.951 r  auto_t/alu_tester/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.725     2.676    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.922 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.922    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.705ns  (logic 1.634ns (24.370%)  route 5.071ns (75.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.001     5.511    reset_cond/rst_n_IBUF
    SLICE_X42Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.635 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.070     6.705    reset_cond/M_reset_cond_in
    SLICE_X52Y66         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.435     4.839    reset_cond/CLK
    SLICE_X52Y66         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.533ns  (logic 1.686ns (25.808%)  route 4.847ns (74.192%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           4.315     5.851    manual_t/io_dip_IBUF[14]
    SLICE_X57Y65         LUT2 (Prop_lut2_I0_O)        0.150     6.001 r  manual_t/M_reg_a_q[14]_i_1/O
                         net (fo=2, routed)           0.531     6.533    manual_t/M_reg_a_d[14]
    SLICE_X55Y65         FDRE                                         r  manual_t/M_reg_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.436     4.840    manual_t/CLK
    SLICE_X55Y65         FDRE                                         r  manual_t/M_reg_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.468ns  (logic 1.658ns (25.637%)  route 4.810ns (74.363%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           3.889     5.423    manual_t/io_dip_IBUF[15]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  manual_t/M_reg_a_q[15]_i_2/O
                         net (fo=2, routed)           0.921     6.468    manual_t/M_reg_a_d[15]
    SLICE_X57Y63         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.438     4.842    manual_t/CLK
    SLICE_X57Y63         FDRE                                         r  manual_t/M_reg_a_q_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.634ns (25.688%)  route 4.727ns (74.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.001     5.511    reset_cond/rst_n_IBUF
    SLICE_X42Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.635 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.726     6.360    reset_cond/M_reset_cond_in
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.436     4.840    reset_cond/CLK
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.634ns (25.688%)  route 4.727ns (74.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.001     5.511    reset_cond/rst_n_IBUF
    SLICE_X42Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.635 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.726     6.360    reset_cond/M_reset_cond_in
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.436     4.840    reset_cond/CLK
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.360ns  (logic 1.634ns (25.688%)  route 4.727ns (74.312%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.001     5.511    reset_cond/rst_n_IBUF
    SLICE_X42Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.635 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.726     6.360    reset_cond/M_reset_cond_in
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.436     4.840    reset_cond/CLK
    SLICE_X48Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.658ns (26.801%)  route 4.529ns (73.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=1, routed)           3.889     5.423    manual_t/io_dip_IBUF[15]
    SLICE_X51Y61         LUT2 (Prop_lut2_I0_O)        0.124     5.547 r  manual_t/M_reg_a_q[15]_i_2/O
                         net (fo=2, routed)           0.640     6.187    manual_t/M_reg_a_d[15]
    SLICE_X55Y63         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437     4.841    manual_t/CLK
    SLICE_X55Y63         FDRE                                         r  manual_t/M_reg_b_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.001ns  (logic 1.686ns (28.094%)  route 4.315ns (71.906%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=1, routed)           4.315     5.851    manual_t/io_dip_IBUF[14]
    SLICE_X57Y65         LUT2 (Prop_lut2_I0_O)        0.150     6.001 r  manual_t/M_reg_a_q[14]_i_1/O
                         net (fo=2, routed)           0.000     6.001    manual_t/M_reg_a_d[14]
    SLICE_X57Y65         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.437     4.841    manual_t/CLK
    SLICE_X57Y65         FDRE                                         r  manual_t/M_reg_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 1.529ns (30.774%)  route 3.440ns (69.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.440     4.969    button_cond_gen_0[4].button_cond/sync/D[0]
    SLICE_X58Y55         FDRE                                         r  button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.508     4.912    button_cond_gen_0[4].button_cond/sync/CLK
    SLICE_X58Y55         FDRE                                         r  button_cond_gen_0[4].button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.598ns (34.484%)  route 3.036ns (65.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=2, routed)           2.037     3.511    manual_t/io_dip_IBUF[0]
    SLICE_X59Y66         LUT2 (Prop_lut2_I0_O)        0.124     3.635 r  manual_t/M_reg_a_q[0]_i_1/O
                         net (fo=2, routed)           0.999     4.633    manual_t/M_reg_b_d[0]
    SLICE_X58Y64         FDRE                                         r  manual_t/M_reg_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.503     4.907    manual_t/CLK
    SLICE_X58Y64         FDRE                                         r  manual_t/M_reg_a_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.302ns (36.467%)  route 0.527ns (63.533%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=2, routed)           0.527     0.780    manual_t/io_dip_IBUF[2]
    SLICE_X59Y65         LUT2 (Prop_lut2_I0_O)        0.049     0.829 r  manual_t/M_reg_fn_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.829    manual_t/M_reg_fn_q[2]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.855     2.045    manual_t/CLK
    SLICE_X59Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.275ns (32.544%)  route 0.570ns (67.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=2, routed)           0.570     0.800    manual_t/io_dip_IBUF[5]
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.845 r  manual_t/M_reg_fn_q[5]_i_2/O
                         net (fo=1, routed)           0.000     0.845    manual_t/M_reg_fn_q[5]_i_2_n_0
    SLICE_X58Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.855     2.045    manual_t/CLK
    SLICE_X58Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            button_cond_gen_0[1].button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.257ns (27.575%)  route 0.674ns (72.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.674     0.931    button_cond_gen_0[1].button_cond/sync/D[0]
    SLICE_X62Y68         FDRE                                         r  button_cond_gen_0[1].button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.854     2.044    button_cond_gen_0[1].button_cond/sync/CLK
    SLICE_X62Y68         FDRE                                         r  button_cond_gen_0[1].button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            manual_t/M_reg_b_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.307ns (31.624%)  route 0.663ns (68.376%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=1, routed)           0.663     0.926    manual_t/io_dip_IBUF[9]
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.043     0.969 r  manual_t/M_reg_a_q[9]_i_1/O
                         net (fo=2, routed)           0.000     0.969    manual_t/M_reg_a_d[9]
    SLICE_X60Y63         FDRE                                         r  manual_t/M_reg_b_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.856     2.046    manual_t/CLK
    SLICE_X60Y63         FDRE                                         r  manual_t/M_reg_b_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.298ns (29.970%)  route 0.696ns (70.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=2, routed)           0.632     0.886    manual_t/io_dip_IBUF[3]
    SLICE_X59Y65         LUT2 (Prop_lut2_I0_O)        0.044     0.930 r  manual_t/M_reg_fn_q[3]_i_1/O
                         net (fo=1, routed)           0.065     0.994    manual_t/M_reg_fn_q[3]_i_1_n_0
    SLICE_X58Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.855     2.045    manual_t/CLK
    SLICE_X58Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            button_cond_gen_0[2].button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.268ns (26.918%)  route 0.729ns (73.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.729     0.997    button_cond_gen_0[2].button_cond/sync/D[0]
    SLICE_X65Y71         FDRE                                         r  button_cond_gen_0[2].button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.851     2.041    button_cond_gen_0[2].button_cond/sync/CLK
    SLICE_X65Y71         FDRE                                         r  button_cond_gen_0[2].button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            manual_t/M_reg_fn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.280ns (27.615%)  route 0.734ns (72.385%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=2, routed)           0.577     0.813    manual_t/io_dip_IBUF[4]
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.044     0.857 r  manual_t/M_reg_fn_q[4]_i_1/O
                         net (fo=1, routed)           0.157     1.014    manual_t/M_reg_fn_q[4]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.855     2.045    manual_t/CLK
    SLICE_X59Y65         FDRE                                         r  manual_t/M_reg_fn_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.281ns (27.445%)  route 0.743ns (72.555%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=2, routed)           0.577     0.813    manual_t/io_dip_IBUF[4]
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.858 r  manual_t/M_reg_a_q[4]_i_1/O
                         net (fo=2, routed)           0.166     1.024    manual_t/M_reg_a_d[4]
    SLICE_X58Y63         FDRE                                         r  manual_t/M_reg_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.856     2.046    manual_t/CLK
    SLICE_X58Y63         FDRE                                         r  manual_t/M_reg_a_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.275ns (26.804%)  route 0.751ns (73.196%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=2, routed)           0.566     0.796    manual_t/io_dip_IBUF[5]
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.841 r  manual_t/M_reg_a_q[5]_i_1/O
                         net (fo=2, routed)           0.185     1.026    manual_t/M_reg_a_d[5]
    SLICE_X58Y62         FDRE                                         r  manual_t/M_reg_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.858     2.047    manual_t/CLK
    SLICE_X58Y62         FDRE                                         r  manual_t/M_reg_a_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            manual_t/M_reg_a_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.308ns (29.814%)  route 0.725ns (70.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=1, routed)           0.609     0.868    manual_t/io_dip_IBUF[8]
    SLICE_X60Y65         LUT2 (Prop_lut2_I0_O)        0.048     0.916 r  manual_t/M_reg_a_q[8]_i_1/O
                         net (fo=2, routed)           0.116     1.033    manual_t/M_reg_a_d[8]
    SLICE_X58Y64         FDRE                                         r  manual_t/M_reg_a_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.856     2.046    manual_t/CLK
    SLICE_X58Y64         FDRE                                         r  manual_t/M_reg_a_q_reg[8]/C





