

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc14'
================================================================
* Date:           Thu Oct 13 07:49:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        1|    70753|  5.000 ns|  0.354 ms|    1|  70753|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |        5|     4421|  25.000 ns|  22.105 us|    5|  4421|       no|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_439_2  |        0|    70752|  7 ~ 4423|          -|          -|  0 ~ 16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|     120|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|     0|     374|     649|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     0|     510|     697|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |dataflow_parent_loop_proc_U0  |dataflow_parent_loop_proc  |       16|   0|  374|  649|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                         |                           |       16|   0|  374|  649|    0|
    +------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  40|  10|           8|           1|
    |loop_dataflow_output_count  |         +|   0|  40|  10|           8|           1|
    |bound_minus_1               |         -|   0|  40|  10|           8|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 120|  30|          24|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    8|         16|
    |loop_dataflow_output_count  |   9|          2|    8|         16|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   16|         32|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  8|   0|    8|          0|
    |loop_dataflow_output_count  |  8|   0|    8|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 16|   0|   16|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|ctrl2_reg_load_cast         |   in|    8|     ap_none|          ctrl2_reg_load_cast|        scalar|
|ctrl2_reg_load_cast_ap_vld  |   in|    1|     ap_none|          ctrl2_reg_load_cast|        scalar|
|c_row_op_st_dout            |   in|   32|     ap_fifo|                  c_row_op_st|       pointer|
|c_row_op_st_empty_n         |   in|    1|     ap_fifo|                  c_row_op_st|       pointer|
|c_row_op_st_read            |  out|    1|     ap_fifo|                  c_row_op_st|       pointer|
|p_read                      |   in|    8|     ap_none|                       p_read|        scalar|
|p_read_ap_vld               |   in|    1|     ap_none|                       p_read|        scalar|
|c_row_op_trans_st_din       |  out|   32|     ap_fifo|            c_row_op_trans_st|       pointer|
|c_row_op_trans_st_full_n    |   in|    1|     ap_fifo|            c_row_op_trans_st|       pointer|
|c_row_op_trans_st_write     |  out|    1|     ap_fifo|            c_row_op_trans_st|       pointer|
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc14|  return value|
+----------------------------+-----+-----+------------+-----------------------------+--------------+

