[{"DBLP title": "An Accuracy Tunable Non-Boolean Co-Processor Using Coupled Nano-Oscillators.", "DBLP authors": ["Neel Gala", "Sarada Krithivasan", "Wei-Yu Tsai", "Xueqing Li", "Vijaykrishnan Narayanan", "V. Kamakoti"], "year": 2018, "doi": "https://doi.org/10.1145/3094263", "OA papers": [{"PaperId": "https://openalex.org/W2756546217", "PaperTitle": "An Accuracy Tunable Non-Boolean Co-Processor Using Coupled Nano-Oscillators", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0, "National Institute of Technology Tiruchirappalli": 1.0, "Pennsylvania State University": 3.0}, "Authors": ["Neel Gala", "Sarada Krithivasan", "Wei-Yu Tsai", "Xueqing Li", "Vijaykrishnan Narayanan", "V. Kamakoti"]}]}, {"DBLP title": "Design Considerations for Memristive Crossbar Physical Unclonable Functions.", "DBLP authors": ["Mesbah Uddin", "Md. Badruddoja Majumder", "Karsten Beckmann", "Harika Manem", "Zahiruddin Alamgir", "Nathaniel C. Cady", "Garrett S. Rose"], "year": 2018, "doi": "https://doi.org/10.1145/3094414", "OA papers": [{"PaperId": "https://openalex.org/W2758998126", "PaperTitle": "Design Considerations for Memristive Crossbar Physical Unclonable Functions", "Year": 2017, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Tennessee at Knoxville": 3.0, "SUNY Polytechnic Institute": 4.0}, "Authors": ["Mesbah Uddin", "Md. Badruddoja Majumder", "Karsten Beckmann", "Harika Manem", "Zahiruddin Alamgir", "Nathaniel C. Cady", "Garrett S. Rose"]}]}, {"DBLP title": "Statistical Optimization of FinFET Processor Architectures under PVT Variations Using Dual Device-Type Assignment.", "DBLP authors": ["Ye Yu", "Niraj K. Jha"], "year": 2018, "doi": "https://doi.org/10.1145/3110714", "OA papers": [{"PaperId": "https://openalex.org/W2757297807", "PaperTitle": "Statistical Optimization of FinFET Processor Architectures under PVT Variations Using Dual Device-Type Assignment", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Ye Yu", "Niraj K. Jha"]}]}, {"DBLP title": "Heterogeneous HMC+DDRx Memory Management for Performance-Temperature Tradeoffs.", "DBLP authors": ["Mohammad Hossein Hajkazemi", "Mohammad Khavari Tavana", "Tinoosh Mohsenin", "Houman Homayoun"], "year": 2018, "doi": "https://doi.org/10.1145/3106233", "OA papers": [{"PaperId": "https://openalex.org/W2758168304", "PaperTitle": "Heterogeneous HMC+DDRx Memory Management for Performance-Temperature Tradeoffs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"George Mason University": 3.0, "University of Maryland, Baltimore County": 1.0}, "Authors": ["Mohammad Hossein Hajkazemi", "Mohammad Khavari Tavana", "Tinoosh Mohsenin", "Houman Homayoun"]}]}, {"DBLP title": "Robust In-Field Testing of Digital Microfluidic Biochips.", "DBLP authors": ["Sukanta Bhattacharjee", "Debasis Mitra", "Bhargab B. Bhattacharya"], "year": 2018, "doi": "https://doi.org/10.1145/3123586", "OA papers": [{"PaperId": "https://openalex.org/W2757187224", "PaperTitle": "Robust In-Field Testing of Digital Microfluidic Biochips", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Statistical Institute": 2.0, "National Institute of Technology Durgapur": 1.0}, "Authors": ["Sukanta Bhattacharjee", "Debasis Mitra", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Improving AES Core Performance via an Advanced ASBUS Protocol.", "DBLP authors": ["Xiaokun Yang", "Wujie Wen", "Ming Fan"], "year": 2018, "doi": "https://doi.org/10.1145/3110713", "OA papers": [{"PaperId": "https://openalex.org/W2775493870", "PaperTitle": "Improving AES Core Performance via an Advanced ASBUS Protocol", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Houston - Clear Lake": 1.0, "Florida International University": 1.0, "Broadcom (Israel)": 1.0}, "Authors": ["Xiaokun Yang", "Wujie Wen", "Ming Fan"]}]}, {"DBLP title": "Resource-Constrained Scheduling for Digital Microfluidic Biochips.", "DBLP authors": ["Kenneth O'Neal", "Daniel T. Grissom", "Philip Brisk"], "year": 2018, "doi": "https://doi.org/10.1145/3093930", "OA papers": [{"PaperId": "https://openalex.org/W2762896201", "PaperTitle": "Resource-Constrained Scheduling for Digital Microfluidic Biochips", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Riverside": 2.0, "Azusa Pacific University": 1.0}, "Authors": ["Kenneth O'Neal", "Daniel Grissom", "Philip Brisk"]}]}, {"DBLP title": "Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive Current Modulation for Robust STTRAM Sensing.", "DBLP authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh", "Jaydeep Kulkarni"], "year": 2018, "doi": "https://doi.org/10.1145/3132577", "OA papers": [{"PaperId": "https://openalex.org/W2766580201", "PaperTitle": "Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive Current Modulation for Robust STTRAM Sensing", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pennsylvania State University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh", "Jaydeep P. Kulkarni"]}]}, {"DBLP title": "Improving Energy Efficiency in Wireless Network-on-Chip Architectures.", "DBLP authors": ["Vincenzo Catania", "Andrea Mineo", "Salvatore Monteleone", "Maurizio Palesi", "Davide Patti"], "year": 2018, "doi": "https://doi.org/10.1145/3138807", "OA papers": [{"PaperId": "https://openalex.org/W2766667538", "PaperTitle": "Improving Energy Efficiency in Wireless Network-on-Chip Architectures", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Catania": 5.0}, "Authors": ["Vincenzo Catania", "Andrea Mineo", "Salvatore Monteleone", "Maurizio Palesi", "Davide Patti"]}]}, {"DBLP title": "Efficient LDPC Code Design for Combating Asymmetric Errors in STT-RAM.", "DBLP authors": ["Bohua Li", "Yukui Pei", "Wujie Wen"], "year": 2018, "doi": "https://doi.org/10.1145/3154836", "OA papers": [{"PaperId": "https://openalex.org/W2792538686", "PaperTitle": "Efficient LDPC Code Design for Combating Asymmetric Errors in STT-RAM", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 2.0, "Florida International University": 1.0}, "Authors": ["Bohua Li", "Yukui Pei", "Wujie Wen"]}]}, {"DBLP title": "Online Adaptation and Energy Minimization for Hardware Recurrent Spiking Neural Networks.", "DBLP authors": ["Yu Liu", "Yingyezhe Jin", "Peng Li"], "year": 2018, "doi": "https://doi.org/10.1145/3145479", "OA papers": [{"PaperId": "https://openalex.org/W2783304281", "PaperTitle": "Online Adaptation and Energy Minimization for Hardware Recurrent Spiking Neural Networks", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Texas A8M University, TX, USA": 3.0}, "Authors": ["Yu Liu", "Yingyezhe Jin", "Peng Li"]}]}, {"DBLP title": "Scalable Path-Setup Scheme for All-Optical Dynamic Circuit Switched NoCs in Cache Coherent CMPs.", "DBLP authors": ["Paolo Grani", "Sandro Bartolini"], "year": 2018, "doi": "https://doi.org/10.1145/3154840", "OA papers": [{"PaperId": "https://openalex.org/W2792885915", "PaperTitle": "Scalable Path-Setup Scheme for All-Optical Dynamic Circuit Switched NoCs in Cache Coherent CMPs", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Siena": 2.0}, "Authors": ["Paolo Grani", "Sandro Bartolini"]}]}, {"DBLP title": "A Quantum Computing Performance Simulator Based on Circuit Failure Probability and Fault Path Counting.", "DBLP authors": ["Andre van Rynbach", "Muhammad Ahsan", "Jungsang Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3154837", "OA papers": [{"PaperId": "https://openalex.org/W2791433952", "PaperTitle": "A Quantum Computing Performance Simulator Based on Circuit Failure Probability and Fault Path Counting", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 3.0}, "Authors": ["Andre Van Rynbach", "Muhammad Ahsan", "Jungsang Kim"]}]}, {"DBLP title": "Deep Neural Network Optimized to Resistive Memory with Nonlinear Current-Voltage Characteristics.", "DBLP authors": ["Hyungjun Kim", "Taesu Kim", "Jinseok Kim", "Jae-Joon Kim"], "year": 2018, "doi": "https://doi.org/10.1145/3145478", "OA papers": [{"PaperId": "https://openalex.org/W2605257365", "PaperTitle": "Deep Neural Network Optimized to Resistive Memory with Nonlinear Current-Voltage Characteristics", "Year": 2018, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Pohang University of Science and Technology": 4.0}, "Authors": ["Hyungjun Kim", "Tae-Su Kim", "Jinseok Kim", "Jae-Joon Kim"]}]}, {"DBLP title": "Energy-Efficient Neural Computing with Approximate Multipliers.", "DBLP authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Aayush Ankit", "Anand Raghunathan", "Kaushik Roy"], "year": 2018, "doi": "https://doi.org/10.1145/3097264", "OA papers": [{"PaperId": "https://openalex.org/W2871705258", "PaperTitle": "Energy-Efficient Neural Computing with Approximate Multipliers", "Year": 2018, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Aayush Ankit", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Real-Time and Low-Power Streaming Source Separation Using Markov Random Field.", "DBLP authors": ["Glenn G. Ko", "Rob A. Rutenbar"], "year": 2018, "doi": "https://doi.org/10.1145/3183351", "OA papers": [{"PaperId": "https://openalex.org/W2804899035", "PaperTitle": "Real-Time and Low-Power Streaming Source Separation Using Markov Random Field", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Glenn G. Ko", "Rob A. Rutenbar"]}]}, {"DBLP title": "A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks.", "DBLP authors": ["Yixing Li", "Zichuan Liu", "Kai Xu", "Hao Yu", "Fengbo Ren"], "year": 2018, "doi": "https://doi.org/10.1145/3154839", "OA papers": [{"PaperId": "https://openalex.org/W2699539367", "PaperTitle": "A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Arizona State University": 3.0, "Nanyang Technological University": 1.0, "Southern University of Science and Technology": 1.0}, "Authors": ["Yixing Li", "Zichuan Liu", "Kai Xu", "Hao Yu", "Fengbo Ren"]}]}, {"DBLP title": "A Study of Complex Deep Learning Networks on High-Performance, Neuromorphic, and Quantum Computers.", "DBLP authors": ["Thomas E. Potok", "Catherine D. Schuman", "Steven R. Young", "Robert M. Patton", "Federico M. Spedalieri", "Jeremy Liu", "Ke-Thia Yao", "Garrett S. Rose", "Gangotree Chakma"], "year": 2018, "doi": "https://doi.org/10.1145/3178454", "OA papers": [{"PaperId": "https://openalex.org/W2821976686", "PaperTitle": "A Study of Complex Deep Learning Networks on High-Performance, Neuromorphic, and Quantum Computers", "Year": 2018, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Oak Ridge National Laboratory": 4.0, "USC Information Sciences Institute, Marina del Rey, CA": 3.0, "University of Tennessee at Knoxville": 2.0}, "Authors": ["Thomas E. Potok", "Catherine D. Schuman", "Steven L. Young", "Robert M. Patton", "Federico M. Spedalieri", "Jeremy Liu", "Ke-Thia Yao", "Garrett S. Rose", "Gangotree Chakma"]}]}, {"DBLP title": "A Process-Variation-Tolerant Method for Nanophotonic On-Chip Network.", "DBLP authors": ["Yi Xu", "Jun Yang", "Rami G. Melhem"], "year": 2018, "doi": "https://doi.org/10.1145/3208073", "OA papers": [{"PaperId": "https://openalex.org/W2878295330", "PaperTitle": "A Process-Variation-Tolerant Method for Nanophotonic On-Chip Network", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Macau University of Science and Technology": 1.0, "University of Pittsburgh": 2.0}, "Authors": ["Yi Xu", "Jun Yang", "Rami Melhem"]}]}, {"DBLP title": "Reducing Power Consumption of Lasers in Photonic NoCs through Application-Specific Mapping.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2018, "doi": "https://doi.org/10.1145/3173463", "OA papers": [{"PaperId": "https://openalex.org/W2854435871", "PaperTitle": "Reducing Power Consumption of Lasers in Photonic NoCs through Application-Specific Mapping", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Naples Federico II": 2.0}, "Authors": ["Edoardo Fusella", "Alessandro Cilardo"]}]}, {"DBLP title": "Offline Optimization of Wavelength Allocation and Laser Power in Nanophotonic Interconnects.", "DBLP authors": ["Jiating Luo", "C\u00e9dric Killian", "S\u00e9bastien Le Beux", "Daniel Chillet", "Olivier Sentieys", "Ian O'Connor"], "year": 2018, "doi": "https://doi.org/10.1145/3178453", "OA papers": [{"PaperId": "https://openalex.org/W2850573751", "PaperTitle": "Offline Optimization of Wavelength Allocation and Laser Power in Nanophotonic Interconnects", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"French Institute for Research in Computer Science and Automation": 2.0, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0, "\u00c9cole Centrale de Lyon": 2.0}, "Authors": ["Jiating Luo", "Cedric Killian", "S\u00e9bastien Le Beux", "Daniel Chillet", "Olivier Sentieys", "Ian O'Connor"]}]}, {"DBLP title": "SHARP: Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip.", "DBLP authors": ["Scott Vanwinkle", "Avinash Karanth Kodi"], "year": 2018, "doi": "https://doi.org/10.1145/3185383", "OA papers": [{"PaperId": "https://openalex.org/W2816636183", "PaperTitle": "SHARP", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ohio University": 2.0}, "Authors": ["Scott Vanwinkle", "Avinash Kodi"]}]}, {"DBLP title": "An Integrated Nanophotonic Parallel Adder.", "DBLP authors": ["Tohru Ishihara", "Akihiko Shinya", "Koji Inoue", "Kengo Nozaki", "Masaya Notomi"], "year": 2018, "doi": "https://doi.org/10.1145/3178452", "OA papers": [{"PaperId": "https://openalex.org/W2884388026", "PaperTitle": "An Integrated Nanophotonic Parallel Adder", "Year": 2018, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Kyoto University": 1.0, "NTT Basic Research Laboratories": 3.0, "Kyushu University": 1.0}, "Authors": ["Tohru Ishihara", "Akihiko Shinya", "Koji Inoue", "Kengo Nozaki", "Masaya Notomi"]}]}, {"DBLP title": "Integrated High-Speed Optical SerDes over 100GBd Based on Optical Time Division Multiplexing.", "DBLP authors": ["Shi Xu", "Zhang Luo", "Mingche Lai", "Zhengbin Pang", "Renfa Li"], "year": 2018, "doi": "https://doi.org/10.1145/3154838", "OA papers": [{"PaperId": "https://openalex.org/W2803177349", "PaperTitle": "Integrated High-Speed Optical SerDes over 100GBd Based on Optical Time Division Multiplexing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Hunan University": 2.0, "National University of Defense Technology": 3.0}, "Authors": ["Shi Xu", "Luo Zhang", "Mingche Lai", "Zhengbin Pang", "Renfa Li"]}]}, {"DBLP title": "MFNW: An MLC/TLC Flip-N-Write Architecture.", "DBLP authors": ["Ali Alsuwaiyan", "Kartik Mohanram"], "year": 2018, "doi": "https://doi.org/10.1145/3154841", "OA papers": [{"PaperId": "https://openalex.org/W2833453026", "PaperTitle": "MFNW", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Ali Alsuwaiyan", "Kartik Mohanram"]}]}, {"DBLP title": "A Chip-Level Anti-Reverse Engineering Technique.", "DBLP authors": ["Shuai Chen", "Junlin Chen", "Lei Wang"], "year": 2018, "doi": "https://doi.org/10.1145/3173462", "OA papers": [{"PaperId": "https://openalex.org/W2884022241", "PaperTitle": "A Chip-Level Anti-Reverse Engineering Technique", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Shuai Chen", "Junhua Chen", "Lei Wang"]}]}, {"DBLP title": "Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays.", "DBLP authors": ["Debjyoti Bhattacharjee", "Anne Siemon", "Eike Linn", "Stephan Menzel", "Anupam Chattopadhyay"], "year": 2018, "doi": "https://doi.org/10.1145/3183352", "OA papers": [{"PaperId": "https://openalex.org/W2848535007", "PaperTitle": "Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nanyang Technological University": 2.0, "RWTH Aachen University": 2.0, "Forschungszentrum J\u00fclich": 1.0}, "Authors": ["Debjyoti Bhattacharjee", "Anne Siemon", "Eike Linn", "Stephan Menzel", "Anupam Chattopadhyay"]}]}, {"DBLP title": "Framework for Quantifying and Managing Accuracy in Stochastic Circuit Design.", "DBLP authors": ["Florian Neugebauer", "Ilia Polian", "John P. Hayes"], "year": 2018, "doi": "https://doi.org/10.1145/3183345", "OA papers": [{"PaperId": "https://openalex.org/W2883818061", "PaperTitle": "Framework for Quantifying and Managing Accuracy in Stochastic Circuit Design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Passau": 2.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Florian Neugebauer", "Ilia Polian", "John P. Hayes"]}]}, {"DBLP title": "Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach.", "DBLP authors": ["Dongjin Lee", "Sourav Das", "Dae Hyun Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2018, "doi": "https://doi.org/10.1145/3197567", "OA papers": [{"PaperId": "https://openalex.org/W2898556717", "PaperTitle": "Design Space Exploration of 3D Network-on-Chip", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Washington State University": 5.0}, "Authors": ["Dongjin Lee", "Sourav Das", "Dae Won Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"]}]}, {"DBLP title": "Hardware Trojan Detection Using the Order of Path Delay.", "DBLP authors": ["Xiaotong Cui", "Elnaz Koopahi", "Kaijie Wu", "Ramesh Karri"], "year": 2018, "doi": "https://doi.org/10.1145/3229050", "OA papers": [{"PaperId": "https://openalex.org/W2898173429", "PaperTitle": "Hardware Trojan Detection Using the Order of Path Delay", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Chongqing University": 1.0, "University of Isfahan": 1.0, "New York University": 2.0}, "Authors": ["Xiaotong Cui", "Elnaz Koopahi", "Kaijie Wu", "Ramesh Karri"]}]}, {"DBLP title": "Reliability Hardening Mechanisms in Cyber-Physical Digital-Microfluidic Biochips.", "DBLP authors": ["Guan-Ruei Lu", "Ansuman Banerjee", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Hung-Ming Chen"], "year": 2018, "doi": "https://doi.org/10.1145/3229052", "OA papers": [{"PaperId": "https://openalex.org/W2898560523", "PaperTitle": "Reliability Hardening Mechanisms in Cyber-Physical Digital-Microfluidic Biochips", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Indian Statistical Institute": 2.0, "National Tsing Hua University": 1.0}, "Authors": ["Guan-Ruei Lu", "Ansuman Banerjee", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Hung-Ming Chen"]}]}, {"DBLP title": "IMFlexCom: Energy Efficient In-Memory Flexible Computing Using Dual-Mode SOT-MRAM.", "DBLP authors": ["Farhana Parveen", "Shaahin Angizi", "Deliang Fan"], "year": 2018, "doi": "https://doi.org/10.1145/3223047", "OA papers": [{"PaperId": "https://openalex.org/W2898181439", "PaperTitle": "IMFlexCom", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Central Florida": 3.0}, "Authors": ["Farhana Parveen", "Shaahin Angizi", "Deliang Fan"]}]}, {"DBLP title": "T-count and Qubit Optimized Quantum Circuit Design of the Non-Restoring Square Root Algorithm.", "DBLP authors": ["Edgard Mu\u00f1oz-Coreas", "Himanshu Thapliyal"], "year": 2018, "doi": "https://doi.org/10.1145/3264816", "OA papers": [{"PaperId": "https://openalex.org/W2964317419", "PaperTitle": "T-count and Qubit Optimized Quantum Circuit Design of the Non-Restoring Square Root Algorithm", "Year": 2018, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Kentucky": 2.0}, "Authors": ["Edgard Munoz-Coreas", "Himanshu Thapliyal"]}]}, {"DBLP title": "System-Level Analysis of 3D ICs with Thermal TSVs.", "DBLP authors": ["Ayed Alqahtani", "Zongqing Ren", "Jaeho Lee", "Nader Bagherzadeh"], "year": 2018, "doi": "https://doi.org/10.1145/3264736", "OA papers": [{"PaperId": "https://openalex.org/W2898404448", "PaperTitle": "System-Level Analysis of 3D ICs with Thermal TSVs", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Ayed Alqahtani", "Zongqing Ren", "Jae-Ho Lee", "Nader Bagherzadeh"]}]}, {"DBLP title": "Memristor-CMOS Analog Coprocessor for Acceleration of High-Performance Computing Applications.", "DBLP authors": ["Nihar Athreyas", "Wenhao Song", "J. Blair Perot", "Qiangfei Xia", "Abbie Mathew", "Jai Gupta", "Dev Gupta", "J. Joshua Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3269985", "OA papers": [{"PaperId": "https://openalex.org/W2899068323", "PaperTitle": "Memristor-CMOS Analog Coprocessor for Acceleration of High-Performance Computing Applications", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Massachusetts Amherst": 6.0, "Spero Devices (United States)": 2.0}, "Authors": ["Nihar Athreyas", "Wenhao Song", "Blair Perot", "Qiangfei Xia", "Abbie Mathew", "Jai P. Gupta", "Dev Gupta", "Jun Yang"]}]}, {"DBLP title": "Sparse Hardware Embedding of Spiking Neuron Systems for Community Detection.", "DBLP authors": ["Kathleen E. Hamilton", "Neena Imam", "Travis S. Humble"], "year": 2018, "doi": "https://doi.org/10.1145/3223048", "OA papers": [{"PaperId": "https://openalex.org/W2903251073", "PaperTitle": "Sparse Hardware Embedding of Spiking Neuron Systems for Community Detection", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Oak Ridge National Laboratory": 3.0}, "Authors": ["Kathleen E. Hamilton", "Neena Imam", "Travis S. Humble"]}]}, {"DBLP title": "Efficient Memristor-Based Architecture for Intrusion Detection and High-Speed Packet Classification.", "DBLP authors": ["Venkata Ramesh Bontupalli", "Chris Yakopcic", "Raqibul Hasan", "Tarek M. Taha"], "year": 2018, "doi": "https://doi.org/10.1145/3264819", "OA papers": [{"PaperId": "https://openalex.org/W2902382446", "PaperTitle": "Efficient Memristor-Based Architecture for Intrusion Detection and High-Speed Packet Classification", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Dayton": 4.0}, "Authors": ["VenkataRamesh Bontupalli", "Chris Yakopcic", "Raqibul Hasan", "Tarek M. Taha"]}]}, {"DBLP title": "Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition.", "DBLP authors": ["Kyungwook Chang", "Deepak Kadetotad", "Yu Cao", "Jae-sun Seo", "Sung Kyu Lim"], "year": 2018, "doi": "https://doi.org/10.1145/3273956", "OA papers": [{"PaperId": "https://openalex.org/W2902874459", "PaperTitle": "Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0, "Arizona State University": 3.0}, "Authors": ["Kyungwook Chang", "Deepak Kadetotad", "Yu Cao", "Jae-sun Seo", "Sung Kyu Lim"]}]}, {"DBLP title": "Semi-Trained Memristive Crossbar Computing Engine with In Situ Learning Accelerator.", "DBLP authors": ["Abdullah M. Zyarah", "Dhireesha Kudithipudi"], "year": 2018, "doi": "https://doi.org/10.1145/3233987", "OA papers": [{"PaperId": "https://openalex.org/W3123782736", "PaperTitle": "Semi-Trained Memristive Crossbar Computing Engine with In Situ Learning Accelerator", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rochester Institute of Technology": 2.0}, "Authors": ["Abdullah M. Zyarah", "Dhireesha Kudithipudi"]}]}, {"DBLP title": "STDP-based Unsupervised Feature Learning using Convolution-over-time in Spiking Neural Networks for Energy-Efficient Neuromorphic Computing.", "DBLP authors": ["Gopalakrishnan Srinivasan", "Priyadarshini Panda", "Kaushik Roy"], "year": 2018, "doi": "https://doi.org/10.1145/3266229", "OA papers": [{"PaperId": "https://openalex.org/W2903271863", "PaperTitle": "STDP-based Unsupervised Feature Learning using Convolution-over-time in Spiking Neural Networks for Energy-Efficient Neuromorphic Computing", "Year": 2018, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Gopalakrishnan Srinivasan", "Priyadarshini Panda", "Kaushik Roy"]}]}, {"DBLP title": "DFR: An Energy-efficient Analog Delay Feedback Reservoir Computing System for Brain-inspired Computing.", "DBLP authors": ["Kangjun Bai", "Yang Yi"], "year": 2018, "doi": "https://doi.org/10.1145/3264659", "OA papers": [{"PaperId": "https://openalex.org/W2905059955", "PaperTitle": "DFR", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Kangjun Bai", "Yang Yi"]}]}, {"DBLP title": "An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic.", "DBLP authors": ["Lisa Loomis", "Nathan McDonald", "Cory E. Merkel"], "year": 2018, "doi": "https://doi.org/10.1145/3269984", "OA papers": [{"PaperId": "https://openalex.org/W2963955913", "PaperTitle": "An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"United States Air Force Research Laboratory": 2.0, "Rochester Institute of Technology": 1.0}, "Authors": ["Lisa Loomis", "Nathan McDonald", "Cory Merkel"]}]}, {"DBLP title": "A Multi-Level-Optimization Framework for FPGA-Based Cellular Neural Network Implementation.", "DBLP authors": ["Zhongyang Liu", "Shaoheng Luo", "Xiaowei Xu", "Yiyu Shi", "Cheng Zhuo"], "year": 2018, "doi": "https://doi.org/10.1145/3273957", "OA papers": [{"PaperId": "https://openalex.org/W2903140524", "PaperTitle": "A Multi-Level-Optimization Framework for FPGA-Based Cellular Neural Network Implementation", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Zhejiang University": 3.0, "University of Notre Dame": 2.0}, "Authors": ["Zhongyang Liu", "Shaoheng Luo", "Xiaowei Xu", "Yiyu Shi", "Cheng Zhuo"]}]}, {"DBLP title": "Efficient Hardware Implementation of Cellular Neural Networks with Incremental Quantization and Early Exit.", "DBLP authors": ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Yu Hu", "Chen Zhuo", "Jinglan Liu", "Yiyu Shi"], "year": 2018, "doi": "https://doi.org/10.1145/3264817", "OA papers": [{"PaperId": "https://openalex.org/W2902267152", "PaperTitle": "Efficient Hardware Implementation of Cellular Neural Networks with Incremental Quantization and Early Exit", "Year": 2018, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Notre Dame": 5.0, "Huazhong University of Science and Technology": 1.0, "Zhejiang University": 1.0}, "Authors": ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Yu Hu", "Chen Zhuo", "Jinglan Liu", "Yiyu Shi"]}]}]