#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ada019b0960 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -12 -12;
v0x5ada019e52f0_0 .net "bfout", 17 0, v0x5ada019e3c10_0;  1 drivers
v0x5ada019e53d0_0 .var "clk", 0 0;
v0x5ada019e5490_0 .net "debug_state", 1 0, L_0x5ada0199ae90;  1 drivers
v0x5ada019e5560_0 .var "reset", 0 0;
v0x5ada019e5810_0 .var "start", 0 0;
S_0x5ada019a0100 .scope module, "top_mod" "top_bf" 2 30, 3 1 0, S_0x5ada019b0960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /OUTPUT 18 "beamformed_output";
    .port_info 6 /OUTPUT 2 "debug_state";
P_0x5ada019a0dc0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x5ada019a0e00 .param/l "DONE" 1 3 21, C4<11>;
P_0x5ada019a0e40 .param/l "IDLE" 1 3 18, C4<00>;
P_0x5ada019a0e80 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x5ada019a0ec0 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5ada019a0f00 .param/l "SUMMING" 1 3 20, C4<10>;
P_0x5ada019a0f40 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x5ada019a0f80 .param/l "WAIT_DELAY" 1 3 19, C4<01>;
L_0x5ada0199ae90 .functor BUFZ 2, v0x5ada019e4a90_0, C4<00>, C4<00>, C4<00>;
L_0x5ada01996de0 .functor BUFZ 1, L_0x5ada019f9ca0, C4<0>, C4<0>, C4<0>;
v0x5ada019e3ed0_0 .net "beamformed_output", 17 0, v0x5ada019e3c10_0;  alias, 1 drivers
v0x5ada019e3fb0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  1 drivers
v0x5ada019e4260_0 .net "debug_state", 1 0, L_0x5ada0199ae90;  alias, 1 drivers
v0x5ada019e4330_0 .net "delayed_flat", 63 0, L_0x5ada019f9a20;  1 drivers
v0x5ada019e43f0_0 .net "enable", 0 0, L_0x5ada019f9ca0;  1 drivers
v0x5ada019e44e0_0 .net "inc_count", 0 0, L_0x5ada01996de0;  1 drivers
v0x5ada019e4580_0 .var "next_state", 1 0;
v0x5ada019e4620_0 .net "ready", 0 0, v0x5ada019e1760_0;  1 drivers
v0x5ada019e46f0_0 .net "reset", 0 0, v0x5ada019e5560_0;  1 drivers
v0x5ada019e4820_0 .var "rf_data", 63 0;
v0x5ada019e48f0_0 .net "start", 0 0, v0x5ada019e5810_0;  1 drivers
v0x5ada019e49c0_0 .var "start_sum", 0 0;
v0x5ada019e4a90_0 .var "state", 1 0;
v0x5ada019e4b30_0 .var "sum_en", 0 0;
v0x5ada019e4c00_0 .net "val1", 15 0, v0x5ada019e2be0_0;  1 drivers
v0x5ada019e4cd0_0 .net "val2", 15 0, v0x5ada019e2d50_0;  1 drivers
v0x5ada019e4da0_0 .net "val3", 15 0, v0x5ada019e2e30_0;  1 drivers
v0x5ada019e4e70_0 .net "val4", 15 0, v0x5ada019e2f10_0;  1 drivers
v0x5ada019e4f40_0 .net "valid_b", 3 0, L_0x5ada019f8a00;  1 drivers
v0x5ada019e5010_0 .net "valid_bu", 0 0, L_0x5ada019f9dd0;  1 drivers
L_0x749606e455b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019e50b0_0 .net "x_f", 15 0, L_0x749606e455b8;  1 drivers
L_0x749606e45600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019e5150_0 .net "z_f", 15 0, L_0x749606e45600;  1 drivers
E_0x5ada01957580/0 .event edge, v0x5ada019ce3a0_0, v0x5ada019e4a90_0, v0x5ada019e18c0_0, v0x5ada019e1760_0;
E_0x5ada01957580/1 .event edge, v0x5ada019e1a60_0, v0x5ada019e2be0_0, v0x5ada019e2d50_0, v0x5ada019e2e30_0;
E_0x5ada01957580/2 .event edge, v0x5ada019e2f10_0;
E_0x5ada01957580 .event/or E_0x5ada01957580/0, E_0x5ada01957580/1, E_0x5ada01957580/2;
L_0x5ada019f9dd0 .part L_0x5ada019f8a00, 0, 1;
S_0x5ada0198a690 .scope module, "delay_ctrl" "delay_con" 3 58, 4 1 0, S_0x5ada019a0100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "enable";
    .port_info 9 /OUTPUT 1 "ready";
P_0x5ada018d1cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x5ada018d1d30 .param/l "DONE" 1 4 28, +C4<00000000000000000000000000000110>;
P_0x5ada018d1d70 .param/l "IDLE" 1 4 27, +C4<00000000000000000000000000000000>;
P_0x5ada018d1db0 .param/l "INCREMENT" 1 4 28, +C4<00000000000000000000000000000101>;
P_0x5ada018d1df0 .param/l "LOAD_COORD" 1 4 27, +C4<00000000000000000000000000000001>;
P_0x5ada018d1e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x5ada018d1e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5ada018d1eb0 .param/l "START_CALC" 1 4 27, +C4<00000000000000000000000000000010>;
P_0x5ada018d1ef0 .param/l "STORE" 1 4 28, +C4<00000000000000000000000000000100>;
P_0x5ada018d1f30 .param/l "WAIT_VALID" 1 4 28, +C4<00000000000000000000000000000011>;
L_0x5ada019f8a00 .functor BUFZ 4, L_0x5ada019f97c0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019e0d60_0 .var "calc_start", 0 0;
v0x5ada019e0e00_0 .var "channel_idx", 1 0;
v0x5ada019e0ef0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019e0fc0 .array "delay_values", 3 0;
v0x5ada019e0fc0_0 .net v0x5ada019e0fc0 0, 7 0, v0x5ada019ceba0_0; 1 drivers
v0x5ada019e0fc0_1 .net v0x5ada019e0fc0 1, 7 0, v0x5ada019d1d40_0; 1 drivers
v0x5ada019e0fc0_2 .net v0x5ada019e0fc0 2, 7 0, v0x5ada019d5190_0; 1 drivers
v0x5ada019e0fc0_3 .net v0x5ada019e0fc0 3, 7 0, v0x5ada019d8770_0; 1 drivers
v0x5ada019e1180_0 .net "delayed_flat", 63 0, L_0x5ada019f9a20;  alias, 1 drivers
v0x5ada019e1290_0 .net "din_flat", 63 0, v0x5ada019e4820_0;  1 drivers
v0x5ada019e1370_0 .net "done", 3 0, L_0x5ada019e5ea0;  1 drivers
v0x5ada019e1450_0 .net "enable", 0 0, L_0x5ada019f9ca0;  alias, 1 drivers
v0x5ada019e1510_0 .var "enable_buff", 3 0;
v0x5ada019e1680_0 .var "next_state", 2 0;
v0x5ada019e1760_0 .var "ready", 0 0;
v0x5ada019e1820_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019e18c0_0 .net "start", 0 0, v0x5ada019e5810_0;  alias, 1 drivers
v0x5ada019e1980_0 .var "state", 2 0;
v0x5ada019e1a60_0 .net "valid_b", 3 0, L_0x5ada019f8a00;  alias, 1 drivers
v0x5ada019e1b40_0 .net "valid_buff", 3 0, L_0x5ada019f97c0;  1 drivers
v0x5ada019e1c20_0 .net "x_f", 15 0, L_0x749606e455b8;  alias, 1 drivers
v0x5ada019e1df0_0 .net "x_i", 15 0, v0x5ada0198e880_0;  1 drivers
v0x5ada019e1eb0 .array "x_ic", 3 0, 15 0;
v0x5ada019e1f80_0 .net "z_f", 15 0, L_0x749606e45600;  alias, 1 drivers
v0x5ada019e20b0_0 .net "z_i", 15 0, v0x5ada0198a300_0;  1 drivers
v0x5ada019e2180 .array "z_ic", 3 0, 15 0;
E_0x5ada018f5a70/0 .event edge, v0x5ada019e1980_0, v0x5ada019e18c0_0, v0x5ada01996f50_0, v0x5ada019e1370_0;
E_0x5ada018f5a70/1 .event edge, v0x5ada0198e880_0, v0x5ada0198a300_0;
E_0x5ada018f5a70 .event/or E_0x5ada018f5a70/0, E_0x5ada018f5a70/1;
L_0x5ada019e5ea0 .concat8 [ 1 1 1 1], v0x5ada019cec80_0, v0x5ada019d1e20_0, v0x5ada019d5270_0, v0x5ada019d8850_0;
L_0x5ada019e69b0 .part v0x5ada019e1510_0, 0, 1;
L_0x5ada019e6a50 .part v0x5ada019e1510_0, 0, 1;
L_0x5ada019e6b40 .part v0x5ada019e4820_0, 0, 16;
L_0x5ada019f77d0 .part v0x5ada019e1510_0, 1, 1;
L_0x5ada019f7870 .part v0x5ada019e1510_0, 1, 1;
L_0x5ada019f79e0 .part v0x5ada019e4820_0, 16, 16;
L_0x5ada019f8500 .part v0x5ada019e1510_0, 2, 1;
L_0x5ada019f85f0 .part v0x5ada019e1510_0, 2, 1;
L_0x5ada019f8690 .part v0x5ada019e4820_0, 32, 16;
L_0x5ada019f9280 .part v0x5ada019e1510_0, 3, 1;
L_0x5ada019f9320 .part v0x5ada019e1510_0, 3, 1;
L_0x5ada019f9540 .part v0x5ada019e4820_0, 48, 16;
L_0x5ada019f97c0 .concat8 [ 1 1 1 1], L_0x5ada019e6820, L_0x5ada019f7690, L_0x5ada019f8370, L_0x5ada019f90f0;
L_0x5ada019f9a20 .concat8 [ 16 16 16 16], L_0x5ada019e6100, L_0x5ada019f6f40, L_0x5ada019f7cb0, L_0x5ada019f94d0;
L_0x5ada019f9ca0 .reduce/and v0x5ada019e1510_0;
S_0x5ada0198a930 .scope module, "coord_inst" "coord_rom" 4 82, 5 1 0, S_0x5ada0198a690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x5ada019b37f0 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x5ada019b3830 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x5ada01996f50_0 .net "addr", 1 0, v0x5ada019e0e00_0;  1 drivers
v0x5ada01992930_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada0198e880_0 .var "x_out", 15 0;
v0x5ada0198e920 .array "x_rom", 3 0, 15 0;
v0x5ada0198a300_0 .var "z_out", 15 0;
v0x5ada01986250 .array "z_rom", 3 0, 15 0;
v0x5ada0198e920_0 .array/port v0x5ada0198e920, 0;
v0x5ada0198e920_1 .array/port v0x5ada0198e920, 1;
v0x5ada0198e920_2 .array/port v0x5ada0198e920, 2;
E_0x5ada0199b510/0 .event edge, v0x5ada01996f50_0, v0x5ada0198e920_0, v0x5ada0198e920_1, v0x5ada0198e920_2;
v0x5ada0198e920_3 .array/port v0x5ada0198e920, 3;
v0x5ada01986250_0 .array/port v0x5ada01986250, 0;
v0x5ada01986250_1 .array/port v0x5ada01986250, 1;
v0x5ada01986250_2 .array/port v0x5ada01986250, 2;
E_0x5ada0199b510/1 .event edge, v0x5ada0198e920_3, v0x5ada01986250_0, v0x5ada01986250_1, v0x5ada01986250_2;
v0x5ada01986250_3 .array/port v0x5ada01986250, 3;
E_0x5ada0199b510/2 .event edge, v0x5ada01986250_3;
E_0x5ada0199b510 .event/or E_0x5ada0199b510/0, E_0x5ada0199b510/1, E_0x5ada0199b510/2;
S_0x5ada01992cc0 .scope generate, "delay_calc_arr[0]" "delay_calc_arr[0]" 4 92, 4 92 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019cd280 .param/l "j" 0 4 92, +C4<00>;
S_0x5ada01992f60 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x5ada01992cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5ada018d3c40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5ada018d3c80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5ada018d3cc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5ada018d3d00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5ada018d3d40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5ada018d3d80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5ada018d3dc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5ada0198e7b0 .functor BUFZ 4, v0x5ada019cf540_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019ce980_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019cea40_0 .net "csv", 3 0, L_0x5ada01992860;  1 drivers
v0x5ada019ceb00_0 .net "debug_state", 3 0, L_0x5ada0198e7b0;  1 drivers
v0x5ada019ceba0_0 .var "delay_out", 7 0;
v0x5ada019cec80_0 .var "done", 0 0;
v0x5ada019ced90_0 .var "dx", 15 0;
v0x5ada019cee70_0 .var "dx2", 31 0;
v0x5ada019cef50_0 .var "dz", 15 0;
v0x5ada019cf030_0 .var "dz2", 31 0;
v0x5ada019cf1a0_0 .var "enable", 0 0;
v0x5ada019cf240_0 .var "next_state", 3 0;
v0x5ada019cf300_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019cf3d0_0 .net "sqrt_out", 15 0, v0x5ada019cdf10_0;  1 drivers
v0x5ada019cf4a0_0 .net "start", 0 0, v0x5ada019e0d60_0;  1 drivers
v0x5ada019cf540_0 .var "state", 3 0;
v0x5ada019cf620_0 .var "sum_sq", 31 0;
v0x5ada019cf710_0 .net "valid", 0 0, v0x5ada019ce620_0;  1 drivers
v0x5ada019cf7e0_0 .net "x_f", 15 0, L_0x749606e455b8;  alias, 1 drivers
v0x5ada019e1eb0_0 .array/port v0x5ada019e1eb0, 0;
v0x5ada019cf880_0 .net "x_i", 15 0, v0x5ada019e1eb0_0;  1 drivers
v0x5ada019cf960_0 .net "z_f", 15 0, L_0x749606e45600;  alias, 1 drivers
v0x5ada019e2180_0 .array/port v0x5ada019e2180, 0;
v0x5ada019cfa40_0 .net "z_i", 15 0, v0x5ada019e2180_0;  1 drivers
E_0x5ada0199b740 .event posedge, v0x5ada01992930_0;
E_0x5ada019a64a0 .event edge, v0x5ada019cf540_0, v0x5ada019cf4a0_0, v0x5ada019ce620_0;
S_0x5ada0199b2f0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5ada01992f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada018d39d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5ada018d3a10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5ada018d3a50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5ada018d3a90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5ada018d3ad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5ada018d3b10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5ada018d3b50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5ada01992860 .functor BUFZ 4, v0x5ada019ce460_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019862f0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019cdd60_0 .net "cstate", 3 0, L_0x5ada01992860;  alias, 1 drivers
v0x5ada019cde20_0 .net "din", 31 0, v0x5ada019cf620_0;  1 drivers
v0x5ada019cdf10_0 .var "dout", 15 0;
v0x5ada019cdff0_0 .net "enable", 0 0, v0x5ada019cf1a0_0;  1 drivers
v0x5ada019ce100_0 .var "iter", 3 0;
v0x5ada019ce1e0_0 .var "next_state", 3 0;
v0x5ada019ce2c0_0 .var "quotient", 15 0;
v0x5ada019ce3a0_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019ce460_0 .var "state", 3 0;
v0x5ada019ce540_0 .var "sum", 16 0;
v0x5ada019ce620_0 .var "valid", 0 0;
v0x5ada019ce6e0_0 .var "y_curr", 15 0;
v0x5ada019ce7c0_0 .var "y_next", 15 0;
E_0x5ada019b98c0 .event posedge, v0x5ada019ce3a0_0, v0x5ada01992930_0;
E_0x5ada019b9d10 .event edge, v0x5ada019ce460_0, v0x5ada019ce100_0;
S_0x5ada0198b0c0 .scope generate, "delay_calc_arr[1]" "delay_calc_arr[1]" 4 92, 4 92 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019cfd10 .param/l "j" 0 4 92, +C4<01>;
S_0x5ada019936f0 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x5ada0198b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5ada019cfe20 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5ada019cfe60 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5ada019cfea0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5ada019cfee0 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5ada019cff20 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5ada019cff60 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5ada019cffa0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5ada01986180 .functor BUFZ 4, v0x5ada019d26b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019d1a90_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019d1be0_0 .net "csv", 3 0, L_0x5ada0198a230;  1 drivers
v0x5ada019d1ca0_0 .net "debug_state", 3 0, L_0x5ada01986180;  1 drivers
v0x5ada019d1d40_0 .var "delay_out", 7 0;
v0x5ada019d1e20_0 .var "done", 0 0;
v0x5ada019d1ee0_0 .var "dx", 15 0;
v0x5ada019d1fc0_0 .var "dx2", 31 0;
v0x5ada019d20a0_0 .var "dz", 15 0;
v0x5ada019d2180_0 .var "dz2", 31 0;
v0x5ada019d22f0_0 .var "enable", 0 0;
v0x5ada019d2390_0 .var "next_state", 3 0;
v0x5ada019d2450_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019d24f0_0 .net "sqrt_out", 15 0, v0x5ada019d1000_0;  1 drivers
v0x5ada019d25e0_0 .net "start", 0 0, v0x5ada019e0d60_0;  alias, 1 drivers
v0x5ada019d26b0_0 .var "state", 3 0;
v0x5ada019d2750_0 .var "sum_sq", 31 0;
v0x5ada019d2840_0 .net "valid", 0 0, v0x5ada019d16f0_0;  1 drivers
v0x5ada019d2910_0 .net "x_f", 15 0, L_0x749606e455b8;  alias, 1 drivers
v0x5ada019e1eb0_1 .array/port v0x5ada019e1eb0, 1;
v0x5ada019d29e0_0 .net "x_i", 15 0, v0x5ada019e1eb0_1;  1 drivers
v0x5ada019d2a80_0 .net "z_f", 15 0, L_0x749606e45600;  alias, 1 drivers
v0x5ada019e2180_1 .array/port v0x5ada019e2180, 1;
v0x5ada019d2b70_0 .net "z_i", 15 0, v0x5ada019e2180_1;  1 drivers
E_0x5ada019ab830 .event edge, v0x5ada019d26b0_0, v0x5ada019cf4a0_0, v0x5ada019d16f0_0;
S_0x5ada019d04b0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5ada019936f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019d06b0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5ada019d06f0 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5ada019d0730 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5ada019d0770 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5ada019d07b0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5ada019d07f0 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5ada019d0830 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5ada0198a230 .functor BUFZ 4, v0x5ada019d1530_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019d0d70_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019d0e30_0 .net "cstate", 3 0, L_0x5ada0198a230;  alias, 1 drivers
v0x5ada019d0f10_0 .net "din", 31 0, v0x5ada019d2750_0;  1 drivers
v0x5ada019d1000_0 .var "dout", 15 0;
v0x5ada019d10e0_0 .net "enable", 0 0, v0x5ada019d22f0_0;  1 drivers
v0x5ada019d11f0_0 .var "iter", 3 0;
v0x5ada019d12d0_0 .var "next_state", 3 0;
v0x5ada019d13b0_0 .var "quotient", 15 0;
v0x5ada019d1490_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019d1530_0 .var "state", 3 0;
v0x5ada019d1610_0 .var "sum", 16 0;
v0x5ada019d16f0_0 .var "valid", 0 0;
v0x5ada019d17b0_0 .var "y_curr", 15 0;
v0x5ada019d1890_0 .var "y_next", 15 0;
E_0x5ada019d0cf0 .event edge, v0x5ada019d1530_0, v0x5ada019d11f0_0;
S_0x5ada019d2dd0 .scope generate, "delay_calc_arr[2]" "delay_calc_arr[2]" 4 92, 4 92 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019d2f80 .param/l "j" 0 4 92, +C4<010>;
S_0x5ada019d3060 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x5ada019d2dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5ada019d3240 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5ada019d3280 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5ada019d32c0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5ada019d3300 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5ada019d3340 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5ada019d3380 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5ada019d33c0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5ada019e5c00 .functor BUFZ 4, v0x5ada019d5ad0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019d4f40_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019d5000_0 .net "csv", 3 0, L_0x5ada019e5b40;  1 drivers
v0x5ada019d50c0_0 .net "debug_state", 3 0, L_0x5ada019e5c00;  1 drivers
v0x5ada019d5190_0 .var "delay_out", 7 0;
v0x5ada019d5270_0 .var "done", 0 0;
v0x5ada019d5330_0 .var "dx", 15 0;
v0x5ada019d5410_0 .var "dx2", 31 0;
v0x5ada019d54f0_0 .var "dz", 15 0;
v0x5ada019d55d0_0 .var "dz2", 31 0;
v0x5ada019d5740_0 .var "enable", 0 0;
v0x5ada019d57e0_0 .var "next_state", 3 0;
v0x5ada019d58a0_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019d5940_0 .net "sqrt_out", 15 0, v0x5ada019d4420_0;  1 drivers
v0x5ada019d5a30_0 .net "start", 0 0, v0x5ada019e0d60_0;  alias, 1 drivers
v0x5ada019d5ad0_0 .var "state", 3 0;
v0x5ada019d5b90_0 .var "sum_sq", 31 0;
v0x5ada019d5c50_0 .net "valid", 0 0, v0x5ada019d4ba0_0;  1 drivers
v0x5ada019d5e30_0 .net "x_f", 15 0, L_0x749606e455b8;  alias, 1 drivers
v0x5ada019e1eb0_2 .array/port v0x5ada019e1eb0, 2;
v0x5ada019d5ed0_0 .net "x_i", 15 0, v0x5ada019e1eb0_2;  1 drivers
v0x5ada019d5f90_0 .net "z_f", 15 0, L_0x749606e45600;  alias, 1 drivers
v0x5ada019e2180_2 .array/port v0x5ada019e2180, 2;
v0x5ada019d60a0_0 .net "z_i", 15 0, v0x5ada019e2180_2;  1 drivers
E_0x5ada019d0c00 .event edge, v0x5ada019d5ad0_0, v0x5ada019cf4a0_0, v0x5ada019d4ba0_0;
S_0x5ada019d38d0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5ada019d3060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019d3ad0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5ada019d3b10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5ada019d3b50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5ada019d3b90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5ada019d3bd0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5ada019d3c10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5ada019d3c50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5ada019e5b40 .functor BUFZ 4, v0x5ada019d49e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019d4190_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019d4250_0 .net "cstate", 3 0, L_0x5ada019e5b40;  alias, 1 drivers
v0x5ada019d4330_0 .net "din", 31 0, v0x5ada019d5b90_0;  1 drivers
v0x5ada019d4420_0 .var "dout", 15 0;
v0x5ada019d4500_0 .net "enable", 0 0, v0x5ada019d5740_0;  1 drivers
v0x5ada019d4610_0 .var "iter", 3 0;
v0x5ada019d46f0_0 .var "next_state", 3 0;
v0x5ada019d47d0_0 .var "quotient", 15 0;
v0x5ada019d48b0_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019d49e0_0 .var "state", 3 0;
v0x5ada019d4ac0_0 .var "sum", 16 0;
v0x5ada019d4ba0_0 .var "valid", 0 0;
v0x5ada019d4c60_0 .var "y_curr", 15 0;
v0x5ada019d4d40_0 .var "y_next", 15 0;
E_0x5ada019d4110 .event edge, v0x5ada019d49e0_0, v0x5ada019d4610_0;
S_0x5ada019d6320 .scope generate, "delay_calc_arr[3]" "delay_calc_arr[3]" 4 92, 4 92 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019d6570 .param/l "j" 0 4 92, +C4<011>;
S_0x5ada019d6650 .scope module, "delay_calc_inst" "delay_calc" 4 93, 6 1 0, S_0x5ada019d6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x5ada019d6830 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x5ada019d6870 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x5ada019d68b0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x5ada019d68f0 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x5ada019d6930 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x5ada019d6970 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x5ada019d69b0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x5ada019e5db0 .functor BUFZ 4, v0x5ada019d9020_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019d8410_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019d85e0_0 .net "csv", 3 0, L_0x5ada019e5cf0;  1 drivers
v0x5ada019d86a0_0 .net "debug_state", 3 0, L_0x5ada019e5db0;  1 drivers
v0x5ada019d8770_0 .var "delay_out", 7 0;
v0x5ada019d8850_0 .var "done", 0 0;
v0x5ada019d8910_0 .var "dx", 15 0;
v0x5ada019d89f0_0 .var "dx2", 31 0;
v0x5ada019d8ad0_0 .var "dz", 15 0;
v0x5ada019d8bb0_0 .var "dz2", 31 0;
v0x5ada019d8c90_0 .var "enable", 0 0;
v0x5ada019d8d30_0 .var "next_state", 3 0;
v0x5ada019d8df0_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019d8e90_0 .net "sqrt_out", 15 0, v0x5ada019d7980_0;  1 drivers
v0x5ada019d8f80_0 .net "start", 0 0, v0x5ada019e0d60_0;  alias, 1 drivers
v0x5ada019d9020_0 .var "state", 3 0;
v0x5ada019d90e0_0 .var "sum_sq", 31 0;
v0x5ada019d91d0_0 .net "valid", 0 0, v0x5ada019d8070_0;  1 drivers
v0x5ada019d93b0_0 .net "x_f", 15 0, L_0x749606e455b8;  alias, 1 drivers
v0x5ada019e1eb0_3 .array/port v0x5ada019e1eb0, 3;
v0x5ada019d9450_0 .net "x_i", 15 0, v0x5ada019e1eb0_3;  1 drivers
v0x5ada019d9510_0 .net "z_f", 15 0, L_0x749606e45600;  alias, 1 drivers
v0x5ada019e2180_3 .array/port v0x5ada019e2180, 3;
v0x5ada019d95d0_0 .net "z_i", 15 0, v0x5ada019e2180_3;  1 drivers
E_0x5ada019d4020 .event edge, v0x5ada019d9020_0, v0x5ada019cf4a0_0, v0x5ada019d8070_0;
S_0x5ada019d6e30 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x5ada019d6650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019d7030 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x5ada019d7070 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x5ada019d70b0 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x5ada019d70f0 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x5ada019d7130 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x5ada019d7170 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x5ada019d71b0 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x5ada019e5cf0 .functor BUFZ 4, v0x5ada019d7eb0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ada019d76f0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019d77b0_0 .net "cstate", 3 0, L_0x5ada019e5cf0;  alias, 1 drivers
v0x5ada019d7890_0 .net "din", 31 0, v0x5ada019d90e0_0;  1 drivers
v0x5ada019d7980_0 .var "dout", 15 0;
v0x5ada019d7a60_0 .net "enable", 0 0, v0x5ada019d8c90_0;  1 drivers
v0x5ada019d7b70_0 .var "iter", 3 0;
v0x5ada019d7c50_0 .var "next_state", 3 0;
v0x5ada019d7d30_0 .var "quotient", 15 0;
v0x5ada019d7e10_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019d7eb0_0 .var "state", 3 0;
v0x5ada019d7f90_0 .var "sum", 16 0;
v0x5ada019d8070_0 .var "valid", 0 0;
v0x5ada019d8130_0 .var "y_curr", 15 0;
v0x5ada019d8210_0 .var "y_next", 15 0;
E_0x5ada019d7670 .event edge, v0x5ada019d7eb0_0, v0x5ada019d7b70_0;
S_0x5ada019d9850 .scope generate, "sample_array[0]" "sample_array[0]" 4 110, 4 110 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019d9a00 .param/l "i" 0 4 110, +C4<00>;
L_0x5ada019e6100 .functor BUFZ 16, L_0x5ada019e6560, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ada019db1e0_0 .net *"_ivl_1", 0 0, L_0x5ada019e6a50;  1 drivers
v0x5ada019db2e0_0 .net *"_ivl_2", 15 0, L_0x5ada019e6b40;  1 drivers
L_0x749606e45138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019db3c0_0 .net/2u *"_ivl_3", 15 0, L_0x749606e45138;  1 drivers
v0x5ada019db4b0_0 .net *"_ivl_9", 15 0, L_0x5ada019e6100;  1 drivers
v0x5ada019db590_0 .net "dout_i", 15 0, L_0x5ada019e6560;  1 drivers
L_0x5ada019f6cc0 .functor MUXZ 16, L_0x749606e45138, L_0x5ada019e6b40, L_0x5ada019e6a50, C4<>;
S_0x5ada019d9ae0 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ada019d9850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019d9cc0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ada019d9d00 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ada019d9d40 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x749606e45060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ada019d9fc0_0 .net *"_ivl_11", 1 0, L_0x749606e45060;  1 drivers
v0x5ada019da0c0_0 .net *"_ivl_14", 0 0, L_0x5ada019e66f0;  1 drivers
L_0x749606e450a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ada019da180_0 .net/2u *"_ivl_16", 0 0, L_0x749606e450a8;  1 drivers
L_0x749606e450f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ada019da270_0 .net/2u *"_ivl_18", 0 0, L_0x749606e450f0;  1 drivers
L_0x749606e45018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019da350_0 .net/2u *"_ivl_2", 7 0, L_0x749606e45018;  1 drivers
v0x5ada019da480_0 .net *"_ivl_4", 0 0, L_0x5ada019e6200;  1 drivers
v0x5ada019da540_0 .net *"_ivl_6", 15 0, L_0x5ada019e62d0;  1 drivers
v0x5ada019da620_0 .net *"_ivl_8", 9 0, L_0x5ada019e63a0;  1 drivers
v0x5ada019da700 .array "buffer", 255 0, 15 0;
v0x5ada019da7c0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019da860_0 .net "delay", 7 0, v0x5ada019ceba0_0;  alias, 1 drivers
v0x5ada019da920_0 .net "din", 15 0, L_0x5ada019f6cc0;  1 drivers
v0x5ada019da9e0_0 .net "dout", 15 0, L_0x5ada019e6560;  alias, 1 drivers
v0x5ada019daac0_0 .net "enable", 0 0, L_0x5ada019e69b0;  1 drivers
v0x5ada019dab80_0 .net "read_ptr", 7 0, L_0x5ada019e6060;  1 drivers
v0x5ada019dac60_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019dae10_0 .net "valid", 0 0, L_0x5ada019e6820;  1 drivers
v0x5ada019dafe0_0 .var "write_ptr", 7 0;
L_0x5ada019e6060 .arith/sub 8, v0x5ada019dafe0_0, v0x5ada019ceba0_0;
L_0x5ada019e6200 .cmp/eq 8, v0x5ada019ceba0_0, L_0x749606e45018;
L_0x5ada019e62d0 .array/port v0x5ada019da700, L_0x5ada019e63a0;
L_0x5ada019e63a0 .concat [ 8 2 0 0], L_0x5ada019e6060, L_0x749606e45060;
L_0x5ada019e6560 .functor MUXZ 16, L_0x5ada019e62d0, L_0x5ada019f6cc0, L_0x5ada019e6200, C4<>;
L_0x5ada019e66f0 .cmp/ge 8, v0x5ada019dafe0_0, v0x5ada019ceba0_0;
L_0x5ada019e6820 .functor MUXZ 1, L_0x749606e450f0, L_0x749606e450a8, L_0x5ada019e66f0, C4<>;
S_0x5ada019db650 .scope generate, "sample_array[1]" "sample_array[1]" 4 110, 4 110 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019db830 .param/l "i" 0 4 110, +C4<01>;
L_0x5ada019f6f40 .functor BUFZ 16, L_0x5ada019f7340, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ada019dcf00_0 .net *"_ivl_1", 0 0, L_0x5ada019f7870;  1 drivers
v0x5ada019dd000_0 .net *"_ivl_2", 15 0, L_0x5ada019f79e0;  1 drivers
L_0x749606e452a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019dd0e0_0 .net/2u *"_ivl_3", 15 0, L_0x749606e452a0;  1 drivers
v0x5ada019dd1d0_0 .net *"_ivl_9", 15 0, L_0x5ada019f6f40;  1 drivers
v0x5ada019dd2b0_0 .net "dout_i", 15 0, L_0x5ada019f7340;  1 drivers
L_0x5ada019f7a80 .functor MUXZ 16, L_0x749606e452a0, L_0x5ada019f79e0, L_0x5ada019f7870, C4<>;
S_0x5ada019db910 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ada019db650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019dbaf0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ada019dbb30 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ada019dbb70 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x749606e451c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ada019dbdf0_0 .net *"_ivl_11", 1 0, L_0x749606e451c8;  1 drivers
v0x5ada019dbef0_0 .net *"_ivl_14", 0 0, L_0x5ada019f74d0;  1 drivers
L_0x749606e45210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ada019dbfb0_0 .net/2u *"_ivl_16", 0 0, L_0x749606e45210;  1 drivers
L_0x749606e45258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ada019dc0a0_0 .net/2u *"_ivl_18", 0 0, L_0x749606e45258;  1 drivers
L_0x749606e45180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019dc180_0 .net/2u *"_ivl_2", 7 0, L_0x749606e45180;  1 drivers
v0x5ada019dc2b0_0 .net *"_ivl_4", 0 0, L_0x5ada019f6fb0;  1 drivers
v0x5ada019dc370_0 .net *"_ivl_6", 15 0, L_0x5ada019f70e0;  1 drivers
v0x5ada019dc450_0 .net *"_ivl_8", 9 0, L_0x5ada019f7180;  1 drivers
v0x5ada019dc530 .array "buffer", 255 0, 15 0;
v0x5ada019dc5f0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019dc690_0 .net "delay", 7 0, v0x5ada019d1d40_0;  alias, 1 drivers
v0x5ada019dc750_0 .net "din", 15 0, L_0x5ada019f7a80;  1 drivers
v0x5ada019dc810_0 .net "dout", 15 0, L_0x5ada019f7340;  alias, 1 drivers
v0x5ada019dc8f0_0 .net "enable", 0 0, L_0x5ada019f77d0;  1 drivers
v0x5ada019dc9b0_0 .net "read_ptr", 7 0, L_0x5ada019f6ea0;  1 drivers
v0x5ada019dca90_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019dcb30_0 .net "valid", 0 0, L_0x5ada019f7690;  1 drivers
v0x5ada019dcd00_0 .var "write_ptr", 7 0;
L_0x5ada019f6ea0 .arith/sub 8, v0x5ada019dcd00_0, v0x5ada019d1d40_0;
L_0x5ada019f6fb0 .cmp/eq 8, v0x5ada019d1d40_0, L_0x749606e45180;
L_0x5ada019f70e0 .array/port v0x5ada019dc530, L_0x5ada019f7180;
L_0x5ada019f7180 .concat [ 8 2 0 0], L_0x5ada019f6ea0, L_0x749606e451c8;
L_0x5ada019f7340 .functor MUXZ 16, L_0x5ada019f70e0, L_0x5ada019f7a80, L_0x5ada019f6fb0, C4<>;
L_0x5ada019f74d0 .cmp/ge 8, v0x5ada019dcd00_0, v0x5ada019d1d40_0;
L_0x5ada019f7690 .functor MUXZ 1, L_0x749606e45258, L_0x749606e45210, L_0x5ada019f74d0, C4<>;
S_0x5ada019dd370 .scope generate, "sample_array[2]" "sample_array[2]" 4 110, 4 110 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019dd550 .param/l "i" 0 4 110, +C4<010>;
L_0x5ada019f7cb0 .functor BUFZ 16, L_0x5ada019f80b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ada019dec20_0 .net *"_ivl_1", 0 0, L_0x5ada019f85f0;  1 drivers
v0x5ada019ded20_0 .net *"_ivl_2", 15 0, L_0x5ada019f8690;  1 drivers
L_0x749606e45408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019dee00_0 .net/2u *"_ivl_3", 15 0, L_0x749606e45408;  1 drivers
v0x5ada019deef0_0 .net *"_ivl_9", 15 0, L_0x5ada019f7cb0;  1 drivers
v0x5ada019defd0_0 .net "dout_i", 15 0, L_0x5ada019f80b0;  1 drivers
L_0x5ada019f8820 .functor MUXZ 16, L_0x749606e45408, L_0x5ada019f8690, L_0x5ada019f85f0, C4<>;
S_0x5ada019dd630 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ada019dd370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019dd810 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ada019dd850 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ada019dd890 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x749606e45330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ada019ddb10_0 .net *"_ivl_11", 1 0, L_0x749606e45330;  1 drivers
v0x5ada019ddc10_0 .net *"_ivl_14", 0 0, L_0x5ada019f8240;  1 drivers
L_0x749606e45378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ada019ddcd0_0 .net/2u *"_ivl_16", 0 0, L_0x749606e45378;  1 drivers
L_0x749606e453c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ada019dddc0_0 .net/2u *"_ivl_18", 0 0, L_0x749606e453c0;  1 drivers
L_0x749606e452e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019ddea0_0 .net/2u *"_ivl_2", 7 0, L_0x749606e452e8;  1 drivers
v0x5ada019ddfd0_0 .net *"_ivl_4", 0 0, L_0x5ada019f7d20;  1 drivers
v0x5ada019de090_0 .net *"_ivl_6", 15 0, L_0x5ada019f7e50;  1 drivers
v0x5ada019de170_0 .net *"_ivl_8", 9 0, L_0x5ada019f7ef0;  1 drivers
v0x5ada019de250 .array "buffer", 255 0, 15 0;
v0x5ada019de310_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019de3b0_0 .net "delay", 7 0, v0x5ada019d5190_0;  alias, 1 drivers
v0x5ada019de470_0 .net "din", 15 0, L_0x5ada019f8820;  1 drivers
v0x5ada019de530_0 .net "dout", 15 0, L_0x5ada019f80b0;  alias, 1 drivers
v0x5ada019de610_0 .net "enable", 0 0, L_0x5ada019f8500;  1 drivers
v0x5ada019de6d0_0 .net "read_ptr", 7 0, L_0x5ada019f7c10;  1 drivers
v0x5ada019de7b0_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019de850_0 .net "valid", 0 0, L_0x5ada019f8370;  1 drivers
v0x5ada019dea20_0 .var "write_ptr", 7 0;
L_0x5ada019f7c10 .arith/sub 8, v0x5ada019dea20_0, v0x5ada019d5190_0;
L_0x5ada019f7d20 .cmp/eq 8, v0x5ada019d5190_0, L_0x749606e452e8;
L_0x5ada019f7e50 .array/port v0x5ada019de250, L_0x5ada019f7ef0;
L_0x5ada019f7ef0 .concat [ 8 2 0 0], L_0x5ada019f7c10, L_0x749606e45330;
L_0x5ada019f80b0 .functor MUXZ 16, L_0x5ada019f7e50, L_0x5ada019f8820, L_0x5ada019f7d20, C4<>;
L_0x5ada019f8240 .cmp/ge 8, v0x5ada019dea20_0, v0x5ada019d5190_0;
L_0x5ada019f8370 .functor MUXZ 1, L_0x749606e453c0, L_0x749606e45378, L_0x5ada019f8240, C4<>;
S_0x5ada019df090 .scope generate, "sample_array[3]" "sample_array[3]" 4 110, 4 110 0, S_0x5ada0198a690;
 .timescale 0 0;
P_0x5ada019d6520 .param/l "i" 0 4 110, +C4<011>;
L_0x5ada019f94d0 .functor BUFZ 16, L_0x5ada019f8e30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5ada019e08f0_0 .net *"_ivl_1", 0 0, L_0x5ada019f9320;  1 drivers
v0x5ada019e09f0_0 .net *"_ivl_2", 15 0, L_0x5ada019f9540;  1 drivers
L_0x749606e45570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019e0ad0_0 .net/2u *"_ivl_3", 15 0, L_0x749606e45570;  1 drivers
v0x5ada019e0bc0_0 .net *"_ivl_9", 15 0, L_0x5ada019f94d0;  1 drivers
v0x5ada019e0ca0_0 .net "dout_i", 15 0, L_0x5ada019f8e30;  1 drivers
L_0x5ada019f95e0 .functor MUXZ 16, L_0x749606e45570, L_0x5ada019f9540, L_0x5ada019f9320, C4<>;
S_0x5ada019df300 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x5ada019df090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019df4e0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x5ada019df520 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x5ada019df560 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x749606e45498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ada019df7e0_0 .net *"_ivl_11", 1 0, L_0x749606e45498;  1 drivers
v0x5ada019df8e0_0 .net *"_ivl_14", 0 0, L_0x5ada019f8fc0;  1 drivers
L_0x749606e454e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ada019df9a0_0 .net/2u *"_ivl_16", 0 0, L_0x749606e454e0;  1 drivers
L_0x749606e45528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ada019dfa90_0 .net/2u *"_ivl_18", 0 0, L_0x749606e45528;  1 drivers
L_0x749606e45450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5ada019dfb70_0 .net/2u *"_ivl_2", 7 0, L_0x749606e45450;  1 drivers
v0x5ada019dfca0_0 .net *"_ivl_4", 0 0, L_0x5ada019f8a70;  1 drivers
v0x5ada019dfd60_0 .net *"_ivl_6", 15 0, L_0x5ada019f8ba0;  1 drivers
v0x5ada019dfe40_0 .net *"_ivl_8", 9 0, L_0x5ada019f8c70;  1 drivers
v0x5ada019dff20 .array "buffer", 255 0, 15 0;
v0x5ada019dffe0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019e0080_0 .net "delay", 7 0, v0x5ada019d8770_0;  alias, 1 drivers
v0x5ada019e0140_0 .net "din", 15 0, L_0x5ada019f95e0;  1 drivers
v0x5ada019e0200_0 .net "dout", 15 0, L_0x5ada019f8e30;  alias, 1 drivers
v0x5ada019e02e0_0 .net "enable", 0 0, L_0x5ada019f9280;  1 drivers
v0x5ada019e03a0_0 .net "read_ptr", 7 0, L_0x5ada019f8960;  1 drivers
v0x5ada019e0480_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019e0520_0 .net "valid", 0 0, L_0x5ada019f90f0;  1 drivers
v0x5ada019e06f0_0 .var "write_ptr", 7 0;
L_0x5ada019f8960 .arith/sub 8, v0x5ada019e06f0_0, v0x5ada019d8770_0;
L_0x5ada019f8a70 .cmp/eq 8, v0x5ada019d8770_0, L_0x749606e45450;
L_0x5ada019f8ba0 .array/port v0x5ada019dff20, L_0x5ada019f8c70;
L_0x5ada019f8c70 .concat [ 8 2 0 0], L_0x5ada019f8960, L_0x749606e45498;
L_0x5ada019f8e30 .functor MUXZ 16, L_0x5ada019f8ba0, L_0x5ada019f95e0, L_0x5ada019f8a70, C4<>;
L_0x5ada019f8fc0 .cmp/ge 8, v0x5ada019e06f0_0, v0x5ada019d8770_0;
L_0x5ada019f90f0 .functor MUXZ 1, L_0x749606e45528, L_0x749606e454e0, L_0x5ada019f8fc0, C4<>;
S_0x5ada019e2390 .scope module, "read_vals" "readrf_vals" 3 44, 9 1 0, S_0x5ada019a0100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc_count";
    .port_info 3 /OUTPUT 16 "val1";
    .port_info 4 /OUTPUT 16 "val2";
    .port_info 5 /OUTPUT 16 "val3";
    .port_info 6 /OUTPUT 16 "val4";
v0x5ada019e25f0_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019e2690_0 .var "count", 15 0;
v0x5ada019e2770_0 .net "inc_count", 0 0, L_0x5ada01996de0;  alias, 1 drivers
v0x5ada019e2840_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019e28e0 .array "rf_vals_1", 15 0, 15 0;
v0x5ada019e29a0 .array "rf_vals_2", 15 0, 15 0;
v0x5ada019e2a60 .array "rf_vals_3", 15 0, 15 0;
v0x5ada019e2b20 .array "rf_vals_4", 15 0, 15 0;
v0x5ada019e2be0_0 .var "val1", 15 0;
v0x5ada019e2d50_0 .var "val2", 15 0;
v0x5ada019e2e30_0 .var "val3", 15 0;
v0x5ada019e2f10_0 .var "val4", 15 0;
S_0x5ada019e3110 .scope module, "summation_unit" "summ_sa" 3 75, 10 1 0, S_0x5ada019a0100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 64 "delayed_sample";
    .port_info 5 /OUTPUT 18 "sum_result";
    .port_info 6 /OUTPUT 1 "valid";
P_0x5ada019e32a0 .param/l "DATA_WIDTH" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x5ada019e32e0 .param/l "NUM_CHANNELS" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x5ada019e3320 .param/l "SUM_WIDTH" 0 10 4, +C4<000000000000000000000000000010010>;
v0x5ada019e3690_0 .net "clk", 0 0, v0x5ada019e53d0_0;  alias, 1 drivers
v0x5ada019e3750_0 .net "delayed_sample", 63 0, L_0x5ada019f9a20;  alias, 1 drivers
v0x5ada019e3840_0 .var/i "i", 31 0;
v0x5ada019e3910_0 .net "reset", 0 0, v0x5ada019e5560_0;  alias, 1 drivers
v0x5ada019e39b0_0 .net "start_sum", 0 0, v0x5ada019e49c0_0;  1 drivers
v0x5ada019e3a70_0 .var "sum", 17 0;
v0x5ada019e3b50_0 .net "sum_en", 0 0, v0x5ada019e4b30_0;  1 drivers
v0x5ada019e3c10_0 .var "sum_result", 17 0;
v0x5ada019e3cf0_0 .var "valid", 0 0;
E_0x5ada019e3630 .event edge, v0x5ada019e3b50_0, v0x5ada019e3a70_0, v0x5ada019e1180_0;
    .scope S_0x5ada019e2390;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5ada019e2690_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x5ada019e2390;
T_1 ;
    %vpi_call 9 18 "$readmemh", "data/RF_DATA_4.txt", v0x5ada019e28e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 19 "$readmemh", "data/RF_DATA_3.txt", v0x5ada019e29a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 20 "$readmemh", "data/RF_DATA_2.txt", v0x5ada019e2a60, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 9 21 "$readmemh", "data/RF_DATA_1.txt", v0x5ada019e2b20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5ada019e2390;
T_2 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019e2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019e2be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019e2d50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019e2e30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019e2f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019e2690_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x5ada019e2690_0;
    %load/vec4a v0x5ada019e28e0, 4;
    %assign/vec4 v0x5ada019e2be0_0, 0;
    %ix/getv 4, v0x5ada019e2690_0;
    %load/vec4a v0x5ada019e29a0, 4;
    %assign/vec4 v0x5ada019e2d50_0, 0;
    %ix/getv 4, v0x5ada019e2690_0;
    %load/vec4a v0x5ada019e2a60, 4;
    %assign/vec4 v0x5ada019e2e30_0, 0;
    %ix/getv 4, v0x5ada019e2690_0;
    %load/vec4a v0x5ada019e2b20, 4;
    %assign/vec4 v0x5ada019e2f10_0, 0;
    %load/vec4 v0x5ada019e2690_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019e2690_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5ada019e2770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x5ada019e2690_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5ada019e2690_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5ada019e2690_0;
    %assign/vec4 v0x5ada019e2690_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ada0199b2f0;
T_3 ;
    %wait E_0x5ada019b9d10;
    %load/vec4 v0x5ada019ce460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5ada019ce100_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019ce1e0_0, 0, 4;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ada0199b2f0;
T_4 ;
    %wait E_0x5ada019b98c0;
    %load/vec4 v0x5ada019ce3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019ce460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019ce6e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019ce2c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5ada019ce540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019ce100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019ce620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ada019cdff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5ada019ce460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019ce620_0, 0;
    %load/vec4 v0x5ada019cde20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019ce6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019ce100_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x5ada019cde20_0;
    %load/vec4 v0x5ada019ce6e0_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5ada019ce2c0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x5ada019ce6e0_0;
    %pad/u 17;
    %load/vec4 v0x5ada019ce2c0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5ada019ce540_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x5ada019ce540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019ce7c0_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x5ada019ce7c0_0;
    %assign/vec4 v0x5ada019ce6e0_0, 0;
    %load/vec4 v0x5ada019ce100_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ada019ce100_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x5ada019ce6e0_0;
    %assign/vec4 v0x5ada019cdf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019ce620_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019ce1e0_0;
    %assign/vec4 v0x5ada019ce460_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ada01992f60;
T_5 ;
    %wait E_0x5ada019a64a0;
    %load/vec4 v0x5ada019cf540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x5ada019cf4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x5ada019cf710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019cf240_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ada01992f60;
T_6 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019cf300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019cf540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019ced90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019cef50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ada019cf620_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019ceba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019cec80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019cf1a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5ada019cf540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019cec80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019cf1a0_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5ada019cf880_0;
    %load/vec4 v0x5ada019cf7e0_0;
    %sub;
    %assign/vec4 v0x5ada019ced90_0, 0;
    %load/vec4 v0x5ada019cfa40_0;
    %load/vec4 v0x5ada019cf960_0;
    %sub;
    %assign/vec4 v0x5ada019cef50_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5ada019ced90_0;
    %pad/u 32;
    %load/vec4 v0x5ada019ced90_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019cee70_0, 0;
    %load/vec4 v0x5ada019cef50_0;
    %pad/u 32;
    %load/vec4 v0x5ada019cef50_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019cf030_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5ada019cee70_0;
    %load/vec4 v0x5ada019cf030_0;
    %add;
    %assign/vec4 v0x5ada019cf620_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019cf1a0_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5ada019cf3d0_0;
    %pad/u 8;
    %assign/vec4 v0x5ada019ceba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019cec80_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019cf240_0;
    %assign/vec4 v0x5ada019cf540_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5ada019d04b0;
T_7 ;
    %wait E_0x5ada019d0cf0;
    %load/vec4 v0x5ada019d1530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5ada019d11f0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019d12d0_0, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5ada019d04b0;
T_8 ;
    %wait E_0x5ada019b98c0;
    %load/vec4 v0x5ada019d1490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d1530_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d17b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d13b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5ada019d1610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d11f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d16f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5ada019d10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5ada019d1530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d16f0_0, 0;
    %load/vec4 v0x5ada019d0f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019d17b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d11f0_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x5ada019d0f10_0;
    %load/vec4 v0x5ada019d17b0_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5ada019d13b0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5ada019d17b0_0;
    %pad/u 17;
    %load/vec4 v0x5ada019d13b0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5ada019d1610_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x5ada019d1610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019d1890_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x5ada019d1890_0;
    %assign/vec4 v0x5ada019d17b0_0, 0;
    %load/vec4 v0x5ada019d11f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ada019d11f0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x5ada019d17b0_0;
    %assign/vec4 v0x5ada019d1000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d16f0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019d12d0_0;
    %assign/vec4 v0x5ada019d1530_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5ada019936f0;
T_9 ;
    %wait E_0x5ada019ab830;
    %load/vec4 v0x5ada019d26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x5ada019d25e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %pad/s 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5ada019d2840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %pad/s 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019d2390_0, 0, 4;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ada019936f0;
T_10 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019d2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d26b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d1ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d20a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ada019d2750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019d1d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d1e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d22f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5ada019d26b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d1e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d22f0_0, 0;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5ada019d29e0_0;
    %load/vec4 v0x5ada019d2910_0;
    %sub;
    %assign/vec4 v0x5ada019d1ee0_0, 0;
    %load/vec4 v0x5ada019d2b70_0;
    %load/vec4 v0x5ada019d2a80_0;
    %sub;
    %assign/vec4 v0x5ada019d20a0_0, 0;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5ada019d1ee0_0;
    %pad/u 32;
    %load/vec4 v0x5ada019d1ee0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019d1fc0_0, 0;
    %load/vec4 v0x5ada019d20a0_0;
    %pad/u 32;
    %load/vec4 v0x5ada019d20a0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019d2180_0, 0;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5ada019d1fc0_0;
    %load/vec4 v0x5ada019d2180_0;
    %add;
    %assign/vec4 v0x5ada019d2750_0, 0;
    %jmp T_10.9;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d22f0_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x5ada019d24f0_0;
    %pad/u 8;
    %assign/vec4 v0x5ada019d1d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d1e20_0, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019d2390_0;
    %assign/vec4 v0x5ada019d26b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ada019d38d0;
T_11 ;
    %wait E_0x5ada019d4110;
    %load/vec4 v0x5ada019d49e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.7;
T_11.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5ada019d4610_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_11.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
T_11.9 ;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019d46f0_0, 0, 4;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ada019d38d0;
T_12 ;
    %wait E_0x5ada019b98c0;
    %load/vec4 v0x5ada019d48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d49e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d4c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d47d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5ada019d4ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d4610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d4ba0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5ada019d4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5ada019d49e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d4ba0_0, 0;
    %load/vec4 v0x5ada019d4330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019d4c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d4610_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x5ada019d4330_0;
    %load/vec4 v0x5ada019d4c60_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5ada019d47d0_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x5ada019d4c60_0;
    %pad/u 17;
    %load/vec4 v0x5ada019d47d0_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5ada019d4ac0_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x5ada019d4ac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019d4d40_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x5ada019d4d40_0;
    %assign/vec4 v0x5ada019d4c60_0, 0;
    %load/vec4 v0x5ada019d4610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ada019d4610_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x5ada019d4c60_0;
    %assign/vec4 v0x5ada019d4420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d4ba0_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019d46f0_0;
    %assign/vec4 v0x5ada019d49e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ada019d3060;
T_13 ;
    %wait E_0x5ada019d0c00;
    %load/vec4 v0x5ada019d5ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x5ada019d5a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x5ada019d5c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %pad/s 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019d57e0_0, 0, 4;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5ada019d3060;
T_14 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019d58a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d5ad0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d5330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d54f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ada019d5b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019d5190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d5270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d5740_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ada019d5ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d5270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d5740_0, 0;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v0x5ada019d5ed0_0;
    %load/vec4 v0x5ada019d5e30_0;
    %sub;
    %assign/vec4 v0x5ada019d5330_0, 0;
    %load/vec4 v0x5ada019d60a0_0;
    %load/vec4 v0x5ada019d5f90_0;
    %sub;
    %assign/vec4 v0x5ada019d54f0_0, 0;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x5ada019d5330_0;
    %pad/u 32;
    %load/vec4 v0x5ada019d5330_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019d5410_0, 0;
    %load/vec4 v0x5ada019d54f0_0;
    %pad/u 32;
    %load/vec4 v0x5ada019d54f0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019d55d0_0, 0;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x5ada019d5410_0;
    %load/vec4 v0x5ada019d55d0_0;
    %add;
    %assign/vec4 v0x5ada019d5b90_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d5740_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x5ada019d5940_0;
    %pad/u 8;
    %assign/vec4 v0x5ada019d5190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d5270_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019d57e0_0;
    %assign/vec4 v0x5ada019d5ad0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ada019d6e30;
T_15 ;
    %wait E_0x5ada019d7670;
    %load/vec4 v0x5ada019d7eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x5ada019d7b70_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_15.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
T_15.9 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019d7c50_0, 0, 4;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5ada019d6e30;
T_16 ;
    %wait E_0x5ada019b98c0;
    %load/vec4 v0x5ada019d7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d7eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d8130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d7d30_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5ada019d7f90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d7b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d8070_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5ada019d7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5ada019d7eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d8070_0, 0;
    %load/vec4 v0x5ada019d7890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019d8130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d7b70_0, 0;
    %jmp T_16.10;
T_16.5 ;
    %load/vec4 v0x5ada019d7890_0;
    %load/vec4 v0x5ada019d8130_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x5ada019d7d30_0, 0;
    %jmp T_16.10;
T_16.6 ;
    %load/vec4 v0x5ada019d8130_0;
    %pad/u 17;
    %load/vec4 v0x5ada019d7d30_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5ada019d7f90_0, 0;
    %jmp T_16.10;
T_16.7 ;
    %load/vec4 v0x5ada019d7f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x5ada019d8210_0, 0;
    %jmp T_16.10;
T_16.8 ;
    %load/vec4 v0x5ada019d8210_0;
    %assign/vec4 v0x5ada019d8130_0, 0;
    %load/vec4 v0x5ada019d7b70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5ada019d7b70_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %load/vec4 v0x5ada019d8130_0;
    %assign/vec4 v0x5ada019d7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d8070_0, 0;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019d7c50_0;
    %assign/vec4 v0x5ada019d7eb0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5ada019d6650;
T_17 ;
    %wait E_0x5ada019d4020;
    %load/vec4 v0x5ada019d9020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.0 ;
    %load/vec4 v0x5ada019d8f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_17.9, 8;
T_17.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.9, 8;
 ; End of false expr.
    %blend;
T_17.9;
    %pad/s 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x5ada019d91d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %pad/s 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ada019d8d30_0, 0, 4;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5ada019d6650;
T_18 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019d8df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019d9020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d8910_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5ada019d8ad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ada019d90e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019d8770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d8850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d8c90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5ada019d9020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %jmp T_18.9;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d8850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019d8c90_0, 0;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v0x5ada019d9450_0;
    %load/vec4 v0x5ada019d93b0_0;
    %sub;
    %assign/vec4 v0x5ada019d8910_0, 0;
    %load/vec4 v0x5ada019d95d0_0;
    %load/vec4 v0x5ada019d9510_0;
    %sub;
    %assign/vec4 v0x5ada019d8ad0_0, 0;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v0x5ada019d8910_0;
    %pad/u 32;
    %load/vec4 v0x5ada019d8910_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019d89f0_0, 0;
    %load/vec4 v0x5ada019d8ad0_0;
    %pad/u 32;
    %load/vec4 v0x5ada019d8ad0_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x5ada019d8bb0_0, 0;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0x5ada019d89f0_0;
    %load/vec4 v0x5ada019d8bb0_0;
    %add;
    %assign/vec4 v0x5ada019d90e0_0, 0;
    %jmp T_18.9;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d8c90_0, 0;
    %jmp T_18.9;
T_18.7 ;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x5ada019d8e90_0;
    %pad/u 8;
    %assign/vec4 v0x5ada019d8770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019d8850_0, 0;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019d8d30_0;
    %assign/vec4 v0x5ada019d9020_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5ada019d9ae0;
T_19 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019dac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019dafe0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5ada019daac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5ada019da920_0;
    %load/vec4 v0x5ada019dafe0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ada019da700, 0, 4;
    %load/vec4 v0x5ada019dafe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ada019dafe0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5ada019db910;
T_20 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019dca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019dcd00_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5ada019dc8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5ada019dc750_0;
    %load/vec4 v0x5ada019dcd00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ada019dc530, 0, 4;
    %load/vec4 v0x5ada019dcd00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ada019dcd00_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5ada019dd630;
T_21 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019de7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019dea20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5ada019de610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5ada019de470_0;
    %load/vec4 v0x5ada019dea20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ada019de250, 0, 4;
    %load/vec4 v0x5ada019dea20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ada019dea20_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5ada019df300;
T_22 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019e0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5ada019e06f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5ada019e02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5ada019e0140_0;
    %load/vec4 v0x5ada019e06f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ada019dff20, 0, 4;
    %load/vec4 v0x5ada019e06f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5ada019e06f0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5ada0198a930;
T_23 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x5ada0198e920 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x5ada01986250 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5ada0198a930;
T_24 ;
    %wait E_0x5ada0199b510;
    %load/vec4 v0x5ada01996f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5ada0198e920, 4;
    %store/vec4 v0x5ada0198e880_0, 0, 16;
    %load/vec4 v0x5ada01996f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5ada01986250, 4;
    %store/vec4 v0x5ada0198a300_0, 0, 16;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5ada0198a690;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ada019e0e00_0, 0, 2;
    %end;
    .thread T_25;
    .scope S_0x5ada0198a690;
T_26 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019e1820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ada019e1980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ada019e0e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019e0d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019e1760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ada019e1510_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5ada019e1680_0;
    %assign/vec4 v0x5ada019e1980_0, 0;
    %load/vec4 v0x5ada019e1980_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019e0d60_0, 0;
    %jmp T_26.6;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019e0d60_0, 0;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0x5ada019e0e00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5ada019e0e00_0, 0;
    %jmp T_26.6;
T_26.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5ada019e1510_0, 0;
    %load/vec4 v0x5ada019e1b40_0;
    %and/r;
    %assign/vec4 v0x5ada019e1760_0, 0;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5ada0198a690;
T_27 ;
    %wait E_0x5ada018f5a70;
    %load/vec4 v0x5ada019e1980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ada019e1680_0, 0, 3;
    %jmp T_27.6;
T_27.0 ;
    %load/vec4 v0x5ada019e18c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_27.8, 8;
T_27.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_27.8, 8;
 ; End of false expr.
    %blend;
T_27.8;
    %pad/s 3;
    %store/vec4 v0x5ada019e1680_0, 0, 3;
    %jmp T_27.6;
T_27.1 ;
    %load/vec4 v0x5ada019e0e00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_27.9, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_27.10, 8;
T_27.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_27.10, 8;
 ; End of false expr.
    %blend;
T_27.10;
    %pad/s 3;
    %store/vec4 v0x5ada019e1680_0, 0, 3;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ada019e1680_0, 0, 3;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x5ada019e1370_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %pad/s 3;
    %store/vec4 v0x5ada019e1680_0, 0, 3;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5ada019e1680_0, 0, 3;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019e1df0_0;
    %load/vec4 v0x5ada019e0e00_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x5ada019e1eb0, 4, 0;
    %load/vec4 v0x5ada019e20b0_0;
    %load/vec4 v0x5ada019e0e00_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x5ada019e2180, 4, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5ada019e3110;
T_28 ;
    %wait E_0x5ada019e3630;
    %load/vec4 v0x5ada019e3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5ada019e3a70_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ada019e3840_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x5ada019e3840_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.3, 5;
    %load/vec4 v0x5ada019e3a70_0;
    %load/vec4 v0x5ada019e3750_0;
    %load/vec4 v0x5ada019e3840_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pad/u 18;
    %add;
    %store/vec4 v0x5ada019e3a70_0, 0, 18;
    %load/vec4 v0x5ada019e3840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ada019e3840_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5ada019e3a70_0, 0, 18;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5ada019e3110;
T_29 ;
    %wait E_0x5ada019b98c0;
    %load/vec4 v0x5ada019e3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5ada019e3c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019e3cf0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5ada019e3b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5ada019e3a70_0;
    %assign/vec4 v0x5ada019e3c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ada019e3cf0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ada019e3cf0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5ada019a0100;
T_30 ;
    %wait E_0x5ada0199b740;
    %load/vec4 v0x5ada019e46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ada019e4a90_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5ada019e4580_0;
    %assign/vec4 v0x5ada019e4a90_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5ada019a0100;
T_31 ;
    %wait E_0x5ada01957580;
    %load/vec4 v0x5ada019e46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ada019e49c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ada019e4b30_0, 0, 1;
T_31.0 ;
    %load/vec4 v0x5ada019e4a90_0;
    %store/vec4 v0x5ada019e4580_0, 0, 2;
    %load/vec4 v0x5ada019e4a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0x5ada019e48f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ada019e4580_0, 0, 2;
T_31.7 ;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0x5ada019e4620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ada019e4580_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ada019e4b30_0, 0, 1;
T_31.9 ;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0x5ada019e4f40_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ada019e49c0_0, 0, 1;
T_31.11 ;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ada019e4580_0, 0, 2;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5ada019e4c00_0;
    %load/vec4 v0x5ada019e4cd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ada019e4da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ada019e4e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ada019e4820_0, 0, 64;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5ada019b0960;
T_32 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ada019e53d0_0, 0, 1;
T_32.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ada019e53d0_0;
    %inv;
    %store/vec4 v0x5ada019e53d0_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x5ada019b0960;
T_33 ;
    %vpi_call 2 18 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ada019b0960 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ada019e5560_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ada019e5810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ada019e5560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ada019e5810_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beam_tb.v";
    "verilog/beamforming/top_bf.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/readrf_vals.v";
    "verilog/beamforming/summ_sa.v";
