

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Wed Nov 12 14:51:16 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        Bitwidth
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a15t-cpg236-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |    Modules    | Issue|      |      Latency     | Iteration|         | Trip |          |      |        |           |          |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ matrix_mult  |     -|  1.91|        9|  90.000|         -|        4|     -|    rewind|     -|  1 (2%)|  182 (~0%)|  259 (2%)|    -|
    | o row_col     |     -|  7.30|        7|  70.000|         5|        1|     4|       yes|     -|       -|          -|         -|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| AB_address0 | out       | 2        |
| AB_d0       | out       | 16       |
| A_address0  | out       | 2        |
| A_address1  | out       | 2        |
| A_q0        | in        | 8        |
| A_q1        | in        | 8        |
| B_address0  | out       | 2        |
| B_address1  | out       | 2        |
| B_q0        | in        | 8        |
| B_q1        | in        | 8        |
+-------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| A        | in        | ap_int<8>*  |
| B        | in        | ap_int<8>*  |
| AB       | out       | ap_int<16>* |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| B        | B_address1   | port    | offset   |
| B        | B_ce1        | port    |          |
| B        | B_q1         | port    |          |
| AB       | AB_address0  | port    | offset   |
| AB       | AB_ce0       | port    |          |
| AB       | AB_we0       | port    |          |
| AB       | AB_d0        | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+------------+--------+-----------+---------+
| Name                             | DSP | Pragma | Variable   | Op     | Impl      | Latency |
+----------------------------------+-----+--------+------------+--------+-----------+---------+
| + matrix_mult                    | 1   |        |            |        |           |         |
|   add_ln9_fu_161_p2              |     |        | add_ln9    | add    | fabric    | 0       |
|   select_ln9_fu_167_p3           |     |        | select_ln9 | select | auto_sel  | 0       |
|   i_fu_175_p3                    |     |        | i          | select | auto_sel  | 0       |
|   xor_ln15_fu_224_p2             |     |        | xor_ln15   | xor    | auto      | 0       |
|   add_ln17_fu_306_p2             |     |        | add_ln17   | add    | fabric    | 0       |
|   mul_8s_8s_16_1_1_U1            |     |        | mul_ln15   | mul    | auto      | 0       |
|   mac_muladd_8s_8s_16s_16_4_1_U2 | 1   |        | mul_ln15_1 | mul    | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2 | 1   |        | add_ln15   | add    | dsp_slice | 3       |
|   j_fu_247_p2                    |     |        | j          | add    | fabric    | 0       |
|   add_ln9_1_fu_253_p2            |     |        | add_ln9_1  | add    | fabric    | 0       |
|   icmp_ln11_fu_259_p2            |     |        | icmp_ln11  | seteq  | auto      | 0       |
|   icmp_ln9_fu_265_p2             |     |        | icmp_ln9   | seteq  | auto      | 0       |
+----------------------------------+-----+--------+------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+----------------------------------+
| Type   | Options | Location                         |
+--------+---------+----------------------------------+
| INLINE | off     | matrix_mult.cpp:7 in matrix_mult |
+--------+---------+----------------------------------+


