# compile vhdl design source files
vhdl blk_mem_gen_v8_3_1  "../../../music_box.ip_user_files/ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd"
vhdl xil_defaultlib  "../../../music_box.srcs/sources_1/ip/triangle_wave_mem/sim/triangle_wave_mem.vhd"
vhdl xil_defaultlib  "../../../music_box.srcs/sources_1/ip/square_wave_mem/sim/square_wave_mem.vhd"
vhdl xil_defaultlib  "../../../music_box.srcs/sources_1/ip/sine_wave_mem/sim/sine_wave_mem.vhd"
vhdl xil_defaultlib  "../../../music_box.srcs/sources_1/ip/saw_wave_mem/sim/saw_wave_mem.vhd"
vhdl dist_mem_gen_v8_0_9  "../../../music_box.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd"
vhdl xil_defaultlib  "../../../music_box.srcs/sources_1/ip/offset_mem/sim/offset_mem.vhd"
vhdl xil_defaultlib  "../../../music_box.srcs/sources_1/ip/length_mem/sim/length_mem.vhd"

# Do not sort compile order
nosort
