#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029f98b15190 .scope module, "alu" "alu" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 8 "out";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "cflag";
    .port_info 7 /OUTPUT 1 "zflag";
L_0000029f98beb468 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
o0000029f98b79e98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000029f98be4ba0 .functor XOR 8, L_0000029f98beb468, o0000029f98b79e98, C4<00000000>, C4<00000000>;
v0000029f98bd1130_0 .net/2u *"_ivl_0", 7 0, L_0000029f98beb468;  1 drivers
o0000029f98b78698 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000029f98bd1a90_0 .net "a", 7 0, o0000029f98b78698;  0 drivers
v0000029f98bd1db0_0 .net "add", 7 0, L_0000029f98be8e20;  1 drivers
v0000029f98bd2a30_0 .net "b", 7 0, o0000029f98b79e98;  0 drivers
RS_0000029f98b78548 .resolv tri, L_0000029f98be42e0, L_0000029f98c35da0;
v0000029f98bd2df0_0 .net8 "c", 0 0, RS_0000029f98b78548;  2 drivers
v0000029f98bd1950_0 .var "cflag", 0 0;
o0000029f98b78998 .functor BUFZ 1, C4<z>; HiZ drive
v0000029f98bd2ad0_0 .net "cin", 0 0, o0000029f98b78998;  0 drivers
v0000029f98bd20d0_0 .var "cout", 0 0;
v0000029f98bd1270_0 .net "neg", 7 0, L_0000029f98be8c40;  1 drivers
v0000029f98bd1590_0 .net "negB", 7 0, L_0000029f98be4ba0;  1 drivers
o0000029f98b7a0a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000029f98bd2cb0_0 .net "opcode", 2 0, o0000029f98b7a0a8;  0 drivers
v0000029f98bd2e90_0 .var "out", 7 0;
v0000029f98bd2f30_0 .var "zflag", 0 0;
E_0000029f98b6bcd0/0 .event anyedge, v0000029f98bd2cb0_0, v0000029f98bd11d0_0, v0000029f98bcdd20_0, v0000029f98bcc100_0;
E_0000029f98b6bcd0/1 .event anyedge, v0000029f98bcd460_0, v0000029f98bd1d10_0, v0000029f98bd2e90_0;
E_0000029f98b6bcd0 .event/or E_0000029f98b6bcd0/0, E_0000029f98b6bcd0/1;
S_0000029f98b0ba50 .scope module, "sub" "fulladder" 2 17, 3 1 0, S_0000029f98b15190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000029f98bcd460_0 .net "a", 7 0, o0000029f98b78698;  alias, 0 drivers
v0000029f98bcdf00_0 .net "b", 7 0, L_0000029f98be4ba0;  alias, 1 drivers
v0000029f98bccba0_0 .net "c", 6 0, L_0000029f98be81a0;  1 drivers
L_0000029f98beb4b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029f98bcdfa0_0 .net "cin", 0 0, L_0000029f98beb4b0;  1 drivers
v0000029f98bccd80_0 .net8 "cout", 0 0, RS_0000029f98b78548;  alias, 2 drivers
v0000029f98bcc100_0 .net "sum", 7 0, L_0000029f98be8c40;  alias, 1 drivers
L_0000029f98be7de0 .part o0000029f98b78698, 0, 1;
L_0000029f98be7ac0 .part L_0000029f98be4ba0, 0, 1;
L_0000029f98be8240 .part o0000029f98b78698, 1, 1;
L_0000029f98be8880 .part L_0000029f98be4ba0, 1, 1;
L_0000029f98be89c0 .part L_0000029f98be81a0, 0, 1;
L_0000029f98be7b60 .part o0000029f98b78698, 2, 1;
L_0000029f98be7e80 .part L_0000029f98be4ba0, 2, 1;
L_0000029f98be8a60 .part L_0000029f98be81a0, 1, 1;
L_0000029f98be9140 .part o0000029f98b78698, 3, 1;
L_0000029f98be8060 .part L_0000029f98be4ba0, 3, 1;
L_0000029f98be7f20 .part L_0000029f98be81a0, 2, 1;
L_0000029f98be90a0 .part o0000029f98b78698, 4, 1;
L_0000029f98be84c0 .part L_0000029f98be4ba0, 4, 1;
L_0000029f98be7ca0 .part L_0000029f98be81a0, 3, 1;
L_0000029f98be8f60 .part o0000029f98b78698, 5, 1;
L_0000029f98be7c00 .part L_0000029f98be4ba0, 5, 1;
L_0000029f98be8ce0 .part L_0000029f98be81a0, 4, 1;
L_0000029f98be8100 .part o0000029f98b78698, 6, 1;
L_0000029f98be7d40 .part L_0000029f98be4ba0, 6, 1;
L_0000029f98be87e0 .part L_0000029f98be81a0, 5, 1;
LS_0000029f98be81a0_0_0 .concat8 [ 1 1 1 1], L_0000029f98be4890, L_0000029f98be4c10, L_0000029f98c33fb0, L_0000029f98c335a0;
LS_0000029f98be81a0_0_4 .concat8 [ 1 1 1 0], L_0000029f98c336f0, L_0000029f98c33d80, L_0000029f98c33ca0;
L_0000029f98be81a0 .concat8 [ 4 3 0 0], LS_0000029f98be81a0_0_0, LS_0000029f98be81a0_0_4;
L_0000029f98be9000 .part o0000029f98b78698, 7, 1;
L_0000029f98be8ec0 .part L_0000029f98be4ba0, 7, 1;
L_0000029f98be8b00 .part L_0000029f98be81a0, 6, 1;
LS_0000029f98be8c40_0_0 .concat8 [ 1 1 1 1], L_0000029f98be4740, L_0000029f98be4270, L_0000029f98be4e40, L_0000029f98c34250;
LS_0000029f98be8c40_0_4 .concat8 [ 1 1 1 1], L_0000029f98c33920, L_0000029f98c33bc0, L_0000029f98c33990, L_0000029f98c33840;
L_0000029f98be8c40 .concat8 [ 4 4 0 0], LS_0000029f98be8c40_0_0, LS_0000029f98be8c40_0_4;
S_0000029f98b0bbe0 .scope module, "f1" "FA_1" 3 11, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be44a0 .functor XOR 1, L_0000029f98be7de0, L_0000029f98be7ac0, C4<0>, C4<0>;
L_0000029f98be4740 .functor XOR 1, L_0000029f98be44a0, L_0000029f98beb4b0, C4<0>, C4<0>;
L_0000029f98be47b0 .functor AND 1, L_0000029f98be7de0, L_0000029f98be7ac0, C4<1>, C4<1>;
L_0000029f98be49e0 .functor AND 1, L_0000029f98be7de0, L_0000029f98beb4b0, C4<1>, C4<1>;
L_0000029f98be4350 .functor OR 1, L_0000029f98be47b0, L_0000029f98be49e0, C4<0>, C4<0>;
L_0000029f98be4a50 .functor AND 1, L_0000029f98be7ac0, L_0000029f98beb4b0, C4<1>, C4<1>;
L_0000029f98be4890 .functor OR 1, L_0000029f98be4350, L_0000029f98be4a50, C4<0>, C4<0>;
v0000029f98b6f500_0 .net *"_ivl_0", 0 0, L_0000029f98be44a0;  1 drivers
v0000029f98b70180_0 .net *"_ivl_10", 0 0, L_0000029f98be4a50;  1 drivers
v0000029f98b6f780_0 .net *"_ivl_4", 0 0, L_0000029f98be47b0;  1 drivers
v0000029f98b6e920_0 .net *"_ivl_6", 0 0, L_0000029f98be49e0;  1 drivers
v0000029f98b6eb00_0 .net *"_ivl_8", 0 0, L_0000029f98be4350;  1 drivers
v0000029f98b6e420_0 .net "a", 0 0, L_0000029f98be7de0;  1 drivers
v0000029f98b6eba0_0 .net "b", 0 0, L_0000029f98be7ac0;  1 drivers
v0000029f98b6e560_0 .net "cin", 0 0, L_0000029f98beb4b0;  alias, 1 drivers
v0000029f98b6ece0_0 .net "cout", 0 0, L_0000029f98be4890;  1 drivers
v0000029f98b6e4c0_0 .net "sum", 0 0, L_0000029f98be4740;  1 drivers
S_0000029f98b0bd70 .scope module, "f2" "FA_1" 3 12, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be4f90 .functor XOR 1, L_0000029f98be8240, L_0000029f98be8880, C4<0>, C4<0>;
L_0000029f98be4270 .functor XOR 1, L_0000029f98be4f90, L_0000029f98be89c0, C4<0>, C4<0>;
L_0000029f98be4900 .functor AND 1, L_0000029f98be8240, L_0000029f98be8880, C4<1>, C4<1>;
L_0000029f98be4200 .functor AND 1, L_0000029f98be8240, L_0000029f98be89c0, C4<1>, C4<1>;
L_0000029f98be4430 .functor OR 1, L_0000029f98be4900, L_0000029f98be4200, C4<0>, C4<0>;
L_0000029f98be4b30 .functor AND 1, L_0000029f98be8880, L_0000029f98be89c0, C4<1>, C4<1>;
L_0000029f98be4c10 .functor OR 1, L_0000029f98be4430, L_0000029f98be4b30, C4<0>, C4<0>;
v0000029f98b6ed80_0 .net *"_ivl_0", 0 0, L_0000029f98be4f90;  1 drivers
v0000029f98b6ef60_0 .net *"_ivl_10", 0 0, L_0000029f98be4b30;  1 drivers
v0000029f98b6f6e0_0 .net *"_ivl_4", 0 0, L_0000029f98be4900;  1 drivers
v0000029f98b6e600_0 .net *"_ivl_6", 0 0, L_0000029f98be4200;  1 drivers
v0000029f98b6f0a0_0 .net *"_ivl_8", 0 0, L_0000029f98be4430;  1 drivers
v0000029f98b6fe60_0 .net "a", 0 0, L_0000029f98be8240;  1 drivers
v0000029f98b6f140_0 .net "b", 0 0, L_0000029f98be8880;  1 drivers
v0000029f98b6faa0_0 .net "cin", 0 0, L_0000029f98be89c0;  1 drivers
v0000029f98b6f1e0_0 .net "cout", 0 0, L_0000029f98be4c10;  1 drivers
v0000029f98b6f5a0_0 .net "sum", 0 0, L_0000029f98be4270;  1 drivers
S_0000029f98b13a60 .scope module, "f3" "FA_1" 3 13, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be4c80 .functor XOR 1, L_0000029f98be7b60, L_0000029f98be7e80, C4<0>, C4<0>;
L_0000029f98be4e40 .functor XOR 1, L_0000029f98be4c80, L_0000029f98be8a60, C4<0>, C4<0>;
L_0000029f98be4eb0 .functor AND 1, L_0000029f98be7b60, L_0000029f98be7e80, C4<1>, C4<1>;
L_0000029f98c33e60 .functor AND 1, L_0000029f98be7b60, L_0000029f98be8a60, C4<1>, C4<1>;
L_0000029f98c33ed0 .functor OR 1, L_0000029f98be4eb0, L_0000029f98c33e60, C4<0>, C4<0>;
L_0000029f98c343a0 .functor AND 1, L_0000029f98be7e80, L_0000029f98be8a60, C4<1>, C4<1>;
L_0000029f98c33fb0 .functor OR 1, L_0000029f98c33ed0, L_0000029f98c343a0, C4<0>, C4<0>;
v0000029f98b6ff00_0 .net *"_ivl_0", 0 0, L_0000029f98be4c80;  1 drivers
v0000029f98b6e6a0_0 .net *"_ivl_10", 0 0, L_0000029f98c343a0;  1 drivers
v0000029f98b6f820_0 .net *"_ivl_4", 0 0, L_0000029f98be4eb0;  1 drivers
v0000029f98b6e740_0 .net *"_ivl_6", 0 0, L_0000029f98c33e60;  1 drivers
v0000029f98b6fb40_0 .net *"_ivl_8", 0 0, L_0000029f98c33ed0;  1 drivers
v0000029f98b6e9c0_0 .net "a", 0 0, L_0000029f98be7b60;  1 drivers
v0000029f98b6f280_0 .net "b", 0 0, L_0000029f98be7e80;  1 drivers
v0000029f98b6f320_0 .net "cin", 0 0, L_0000029f98be8a60;  1 drivers
v0000029f98b6f640_0 .net "cout", 0 0, L_0000029f98c33fb0;  1 drivers
v0000029f98b6f8c0_0 .net "sum", 0 0, L_0000029f98be4e40;  1 drivers
S_0000029f98b13bf0 .scope module, "f4" "FA_1" 3 14, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c34330 .functor XOR 1, L_0000029f98be9140, L_0000029f98be8060, C4<0>, C4<0>;
L_0000029f98c34250 .functor XOR 1, L_0000029f98c34330, L_0000029f98be7f20, C4<0>, C4<0>;
L_0000029f98c33760 .functor AND 1, L_0000029f98be9140, L_0000029f98be8060, C4<1>, C4<1>;
L_0000029f98c33680 .functor AND 1, L_0000029f98be9140, L_0000029f98be7f20, C4<1>, C4<1>;
L_0000029f98c34170 .functor OR 1, L_0000029f98c33760, L_0000029f98c33680, C4<0>, C4<0>;
L_0000029f98c33a00 .functor AND 1, L_0000029f98be8060, L_0000029f98be7f20, C4<1>, C4<1>;
L_0000029f98c335a0 .functor OR 1, L_0000029f98c34170, L_0000029f98c33a00, C4<0>, C4<0>;
v0000029f98b6f960_0 .net *"_ivl_0", 0 0, L_0000029f98c34330;  1 drivers
v0000029f98b6fa00_0 .net *"_ivl_10", 0 0, L_0000029f98c33a00;  1 drivers
v0000029f98b60950_0 .net *"_ivl_4", 0 0, L_0000029f98c33760;  1 drivers
v0000029f98b5f4b0_0 .net *"_ivl_6", 0 0, L_0000029f98c33680;  1 drivers
v0000029f98b5f5f0_0 .net *"_ivl_8", 0 0, L_0000029f98c34170;  1 drivers
v0000029f98b5f690_0 .net "a", 0 0, L_0000029f98be9140;  1 drivers
v0000029f98b5fe10_0 .net "b", 0 0, L_0000029f98be8060;  1 drivers
v0000029f98b5f7d0_0 .net "cin", 0 0, L_0000029f98be7f20;  1 drivers
v0000029f98b5ff50_0 .net "cout", 0 0, L_0000029f98c335a0;  1 drivers
v0000029f98b60130_0 .net "sum", 0 0, L_0000029f98c34250;  1 drivers
S_0000029f98b13d80 .scope module, "f5" "FA_1" 3 15, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c33a70 .functor XOR 1, L_0000029f98be90a0, L_0000029f98be84c0, C4<0>, C4<0>;
L_0000029f98c33920 .functor XOR 1, L_0000029f98c33a70, L_0000029f98be7ca0, C4<0>, C4<0>;
L_0000029f98c33c30 .functor AND 1, L_0000029f98be90a0, L_0000029f98be84c0, C4<1>, C4<1>;
L_0000029f98c33f40 .functor AND 1, L_0000029f98be90a0, L_0000029f98be7ca0, C4<1>, C4<1>;
L_0000029f98c342c0 .functor OR 1, L_0000029f98c33c30, L_0000029f98c33f40, C4<0>, C4<0>;
L_0000029f98c34020 .functor AND 1, L_0000029f98be84c0, L_0000029f98be7ca0, C4<1>, C4<1>;
L_0000029f98c336f0 .functor OR 1, L_0000029f98c342c0, L_0000029f98c34020, C4<0>, C4<0>;
v0000029f98b4fc80_0 .net *"_ivl_0", 0 0, L_0000029f98c33a70;  1 drivers
v0000029f98b4fd20_0 .net *"_ivl_10", 0 0, L_0000029f98c34020;  1 drivers
v0000029f98b43bc0_0 .net *"_ivl_4", 0 0, L_0000029f98c33c30;  1 drivers
v0000029f98b433a0_0 .net *"_ivl_6", 0 0, L_0000029f98c33f40;  1 drivers
v0000029f98bccb00_0 .net *"_ivl_8", 0 0, L_0000029f98c342c0;  1 drivers
v0000029f98bcdc80_0 .net "a", 0 0, L_0000029f98be90a0;  1 drivers
v0000029f98bcd780_0 .net "b", 0 0, L_0000029f98be84c0;  1 drivers
v0000029f98bcc740_0 .net "cin", 0 0, L_0000029f98be7ca0;  1 drivers
v0000029f98bcd3c0_0 .net "cout", 0 0, L_0000029f98c336f0;  1 drivers
v0000029f98bcd6e0_0 .net "sum", 0 0, L_0000029f98c33920;  1 drivers
S_0000029f98b745a0 .scope module, "f6" "FA_1" 3 16, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c33df0 .functor XOR 1, L_0000029f98be8f60, L_0000029f98be7c00, C4<0>, C4<0>;
L_0000029f98c33bc0 .functor XOR 1, L_0000029f98c33df0, L_0000029f98be8ce0, C4<0>, C4<0>;
L_0000029f98c33ae0 .functor AND 1, L_0000029f98be8f60, L_0000029f98be7c00, C4<1>, C4<1>;
L_0000029f98c337d0 .functor AND 1, L_0000029f98be8f60, L_0000029f98be8ce0, C4<1>, C4<1>;
L_0000029f98c341e0 .functor OR 1, L_0000029f98c33ae0, L_0000029f98c337d0, C4<0>, C4<0>;
L_0000029f98c34090 .functor AND 1, L_0000029f98be7c00, L_0000029f98be8ce0, C4<1>, C4<1>;
L_0000029f98c33d80 .functor OR 1, L_0000029f98c341e0, L_0000029f98c34090, C4<0>, C4<0>;
v0000029f98bccf60_0 .net *"_ivl_0", 0 0, L_0000029f98c33df0;  1 drivers
v0000029f98bccec0_0 .net *"_ivl_10", 0 0, L_0000029f98c34090;  1 drivers
v0000029f98bcd820_0 .net *"_ivl_4", 0 0, L_0000029f98c33ae0;  1 drivers
v0000029f98bcd280_0 .net *"_ivl_6", 0 0, L_0000029f98c337d0;  1 drivers
v0000029f98bcc560_0 .net *"_ivl_8", 0 0, L_0000029f98c341e0;  1 drivers
v0000029f98bcd8c0_0 .net "a", 0 0, L_0000029f98be8f60;  1 drivers
v0000029f98bccc40_0 .net "b", 0 0, L_0000029f98be7c00;  1 drivers
v0000029f98bcd960_0 .net "cin", 0 0, L_0000029f98be8ce0;  1 drivers
v0000029f98bcd000_0 .net "cout", 0 0, L_0000029f98c33d80;  1 drivers
v0000029f98bcc7e0_0 .net "sum", 0 0, L_0000029f98c33bc0;  1 drivers
S_0000029f98b74730 .scope module, "f7" "FA_1" 3 17, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c33b50 .functor XOR 1, L_0000029f98be8100, L_0000029f98be7d40, C4<0>, C4<0>;
L_0000029f98c33990 .functor XOR 1, L_0000029f98c33b50, L_0000029f98be87e0, C4<0>, C4<0>;
L_0000029f98c338b0 .functor AND 1, L_0000029f98be8100, L_0000029f98be7d40, C4<1>, C4<1>;
L_0000029f98c334c0 .functor AND 1, L_0000029f98be8100, L_0000029f98be87e0, C4<1>, C4<1>;
L_0000029f98c34100 .functor OR 1, L_0000029f98c338b0, L_0000029f98c334c0, C4<0>, C4<0>;
L_0000029f98c33530 .functor AND 1, L_0000029f98be7d40, L_0000029f98be87e0, C4<1>, C4<1>;
L_0000029f98c33ca0 .functor OR 1, L_0000029f98c34100, L_0000029f98c33530, C4<0>, C4<0>;
v0000029f98bcda00_0 .net *"_ivl_0", 0 0, L_0000029f98c33b50;  1 drivers
v0000029f98bcc880_0 .net *"_ivl_10", 0 0, L_0000029f98c33530;  1 drivers
v0000029f98bcdaa0_0 .net *"_ivl_4", 0 0, L_0000029f98c338b0;  1 drivers
v0000029f98bcd0a0_0 .net *"_ivl_6", 0 0, L_0000029f98c334c0;  1 drivers
v0000029f98bcd640_0 .net *"_ivl_8", 0 0, L_0000029f98c34100;  1 drivers
v0000029f98bcdb40_0 .net "a", 0 0, L_0000029f98be8100;  1 drivers
v0000029f98bcd140_0 .net "b", 0 0, L_0000029f98be7d40;  1 drivers
v0000029f98bcc6a0_0 .net "cin", 0 0, L_0000029f98be87e0;  1 drivers
v0000029f98bccce0_0 .net "cout", 0 0, L_0000029f98c33ca0;  1 drivers
v0000029f98bcd500_0 .net "sum", 0 0, L_0000029f98c33990;  1 drivers
S_0000029f98b748c0 .scope module, "f8" "FA_1" 3 18, 4 1 0, S_0000029f98b0ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c33610 .functor XOR 1, L_0000029f98be9000, L_0000029f98be8ec0, C4<0>, C4<0>;
L_0000029f98c33840 .functor XOR 1, L_0000029f98c33610, L_0000029f98be8b00, C4<0>, C4<0>;
L_0000029f98c33d10 .functor AND 1, L_0000029f98be9000, L_0000029f98be8ec0, C4<1>, C4<1>;
L_0000029f98c34f30 .functor AND 1, L_0000029f98be9000, L_0000029f98be8b00, C4<1>, C4<1>;
L_0000029f98c357f0 .functor OR 1, L_0000029f98c33d10, L_0000029f98c34f30, C4<0>, C4<0>;
L_0000029f98c34d70 .functor AND 1, L_0000029f98be8ec0, L_0000029f98be8b00, C4<1>, C4<1>;
L_0000029f98c35da0 .functor OR 1, L_0000029f98c357f0, L_0000029f98c34d70, C4<0>, C4<0>;
v0000029f98bcc920_0 .net *"_ivl_0", 0 0, L_0000029f98c33610;  1 drivers
v0000029f98bcddc0_0 .net *"_ivl_10", 0 0, L_0000029f98c34d70;  1 drivers
v0000029f98bcdbe0_0 .net *"_ivl_4", 0 0, L_0000029f98c33d10;  1 drivers
v0000029f98bcd5a0_0 .net *"_ivl_6", 0 0, L_0000029f98c34f30;  1 drivers
v0000029f98bcc9c0_0 .net *"_ivl_8", 0 0, L_0000029f98c357f0;  1 drivers
v0000029f98bcca60_0 .net "a", 0 0, L_0000029f98be9000;  1 drivers
v0000029f98bcd320_0 .net "b", 0 0, L_0000029f98be8ec0;  1 drivers
v0000029f98bcd1e0_0 .net "cin", 0 0, L_0000029f98be8b00;  1 drivers
v0000029f98bcdd20_0 .net8 "cout", 0 0, RS_0000029f98b78548;  alias, 2 drivers
v0000029f98bcde60_0 .net "sum", 0 0, L_0000029f98c33840;  1 drivers
S_0000029f98bbe0e0 .scope module, "sum" "fulladder" 2 15, 3 1 0, S_0000029f98b15190;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000029f98bd13b0_0 .net "a", 7 0, o0000029f98b78698;  alias, 0 drivers
v0000029f98bd1d10_0 .net "b", 7 0, o0000029f98b79e98;  alias, 0 drivers
v0000029f98bd18b0_0 .net "c", 6 0, L_0000029f98be7fc0;  1 drivers
v0000029f98bd19f0_0 .net "cin", 0 0, o0000029f98b78998;  alias, 0 drivers
v0000029f98bd23f0_0 .net8 "cout", 0 0, RS_0000029f98b78548;  alias, 2 drivers
v0000029f98bd11d0_0 .net "sum", 7 0, L_0000029f98be8e20;  alias, 1 drivers
L_0000029f98bdd640 .part o0000029f98b78698, 0, 1;
L_0000029f98bdd6e0 .part o0000029f98b79e98, 0, 1;
L_0000029f98bdd780 .part o0000029f98b78698, 1, 1;
L_0000029f98bdb2a0 .part o0000029f98b79e98, 1, 1;
L_0000029f98bdbac0 .part L_0000029f98be7fc0, 0, 1;
L_0000029f98bdb340 .part o0000029f98b78698, 2, 1;
L_0000029f98bdc740 .part o0000029f98b79e98, 2, 1;
L_0000029f98bdb5c0 .part L_0000029f98be7fc0, 1, 1;
L_0000029f98bdb840 .part o0000029f98b78698, 3, 1;
L_0000029f98bdbb60 .part o0000029f98b79e98, 3, 1;
L_0000029f98bdbca0 .part L_0000029f98be7fc0, 2, 1;
L_0000029f98bdbd40 .part o0000029f98b78698, 4, 1;
L_0000029f98bdbde0 .part o0000029f98b79e98, 4, 1;
L_0000029f98bdbfc0 .part L_0000029f98be7fc0, 3, 1;
L_0000029f98bdc060 .part o0000029f98b78698, 5, 1;
L_0000029f98bdc100 .part o0000029f98b79e98, 5, 1;
L_0000029f98bdc1a0 .part L_0000029f98be7fc0, 4, 1;
L_0000029f98bdc380 .part o0000029f98b78698, 6, 1;
L_0000029f98bdc420 .part o0000029f98b79e98, 6, 1;
L_0000029f98be8920 .part L_0000029f98be7fc0, 5, 1;
LS_0000029f98be7fc0_0_0 .concat8 [ 1 1 1 1], L_0000029f98be1870, L_0000029f98be1410, L_0000029f98be1b10, L_0000029f98be1db0;
LS_0000029f98be7fc0_0_4 .concat8 [ 1 1 1 0], L_0000029f98be1950, L_0000029f98be4f20, L_0000029f98be4820;
L_0000029f98be7fc0 .concat8 [ 4 3 0 0], LS_0000029f98be7fc0_0_0, LS_0000029f98be7fc0_0_4;
L_0000029f98be8ba0 .part o0000029f98b78698, 7, 1;
L_0000029f98be8740 .part o0000029f98b79e98, 7, 1;
L_0000029f98be86a0 .part L_0000029f98be7fc0, 6, 1;
LS_0000029f98be8e20_0_0 .concat8 [ 1 1 1 1], L_0000029f98b65890, L_0000029f98be18e0, L_0000029f98be19c0, L_0000029f98be11e0;
LS_0000029f98be8e20_0_4 .concat8 [ 1 1 1 1], L_0000029f98be1720, L_0000029f98be2050, L_0000029f98be46d0, L_0000029f98be4580;
L_0000029f98be8e20 .concat8 [ 4 4 0 0], LS_0000029f98be8e20_0_0, LS_0000029f98be8e20_0_4;
S_0000029f98bbe270 .scope module, "f1" "FA_1" 3 11, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98b65c80 .functor XOR 1, L_0000029f98bdd640, L_0000029f98bdd6e0, C4<0>, C4<0>;
L_0000029f98b65890 .functor XOR 1, L_0000029f98b65c80, o0000029f98b78998, C4<0>, C4<0>;
L_0000029f98b65900 .functor AND 1, L_0000029f98bdd640, L_0000029f98bdd6e0, C4<1>, C4<1>;
L_0000029f98b659e0 .functor AND 1, L_0000029f98bdd640, o0000029f98b78998, C4<1>, C4<1>;
L_0000029f98be1250 .functor OR 1, L_0000029f98b65900, L_0000029f98b659e0, C4<0>, C4<0>;
L_0000029f98be1d40 .functor AND 1, L_0000029f98bdd6e0, o0000029f98b78998, C4<1>, C4<1>;
L_0000029f98be1870 .functor OR 1, L_0000029f98be1250, L_0000029f98be1d40, C4<0>, C4<0>;
v0000029f98bcc1a0_0 .net *"_ivl_0", 0 0, L_0000029f98b65c80;  1 drivers
v0000029f98bcc240_0 .net *"_ivl_10", 0 0, L_0000029f98be1d40;  1 drivers
v0000029f98bcc2e0_0 .net *"_ivl_4", 0 0, L_0000029f98b65900;  1 drivers
v0000029f98bcce20_0 .net *"_ivl_6", 0 0, L_0000029f98b659e0;  1 drivers
v0000029f98bcc380_0 .net *"_ivl_8", 0 0, L_0000029f98be1250;  1 drivers
v0000029f98bcc420_0 .net "a", 0 0, L_0000029f98bdd640;  1 drivers
v0000029f98bcc4c0_0 .net "b", 0 0, L_0000029f98bdd6e0;  1 drivers
v0000029f98bcc600_0 .net "cin", 0 0, o0000029f98b78998;  alias, 0 drivers
v0000029f98bcf010_0 .net "cout", 0 0, L_0000029f98be1870;  1 drivers
v0000029f98bcfd30_0 .net "sum", 0 0, L_0000029f98b65890;  1 drivers
S_0000029f98bbe400 .scope module, "f2" "FA_1" 3 12, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be1aa0 .functor XOR 1, L_0000029f98bdd780, L_0000029f98bdb2a0, C4<0>, C4<0>;
L_0000029f98be18e0 .functor XOR 1, L_0000029f98be1aa0, L_0000029f98bdbac0, C4<0>, C4<0>;
L_0000029f98be1330 .functor AND 1, L_0000029f98bdd780, L_0000029f98bdb2a0, C4<1>, C4<1>;
L_0000029f98be14f0 .functor AND 1, L_0000029f98bdd780, L_0000029f98bdbac0, C4<1>, C4<1>;
L_0000029f98be1a30 .functor OR 1, L_0000029f98be1330, L_0000029f98be14f0, C4<0>, C4<0>;
L_0000029f98be1f00 .functor AND 1, L_0000029f98bdb2a0, L_0000029f98bdbac0, C4<1>, C4<1>;
L_0000029f98be1410 .functor OR 1, L_0000029f98be1a30, L_0000029f98be1f00, C4<0>, C4<0>;
v0000029f98bcea70_0 .net *"_ivl_0", 0 0, L_0000029f98be1aa0;  1 drivers
v0000029f98bce570_0 .net *"_ivl_10", 0 0, L_0000029f98be1f00;  1 drivers
v0000029f98bcecf0_0 .net *"_ivl_4", 0 0, L_0000029f98be1330;  1 drivers
v0000029f98bcf6f0_0 .net *"_ivl_6", 0 0, L_0000029f98be14f0;  1 drivers
v0000029f98bcf830_0 .net *"_ivl_8", 0 0, L_0000029f98be1a30;  1 drivers
v0000029f98bcee30_0 .net "a", 0 0, L_0000029f98bdd780;  1 drivers
v0000029f98bcf650_0 .net "b", 0 0, L_0000029f98bdb2a0;  1 drivers
v0000029f98bcf790_0 .net "cin", 0 0, L_0000029f98bdbac0;  1 drivers
v0000029f98bce610_0 .net "cout", 0 0, L_0000029f98be1410;  1 drivers
v0000029f98bcf330_0 .net "sum", 0 0, L_0000029f98be18e0;  1 drivers
S_0000029f98bbe590 .scope module, "f3" "FA_1" 3 13, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be13a0 .functor XOR 1, L_0000029f98bdb340, L_0000029f98bdc740, C4<0>, C4<0>;
L_0000029f98be19c0 .functor XOR 1, L_0000029f98be13a0, L_0000029f98bdb5c0, C4<0>, C4<0>;
L_0000029f98be15d0 .functor AND 1, L_0000029f98bdb340, L_0000029f98bdc740, C4<1>, C4<1>;
L_0000029f98be1480 .functor AND 1, L_0000029f98bdb340, L_0000029f98bdb5c0, C4<1>, C4<1>;
L_0000029f98be1800 .functor OR 1, L_0000029f98be15d0, L_0000029f98be1480, C4<0>, C4<0>;
L_0000029f98be1560 .functor AND 1, L_0000029f98bdc740, L_0000029f98bdb5c0, C4<1>, C4<1>;
L_0000029f98be1b10 .functor OR 1, L_0000029f98be1800, L_0000029f98be1560, C4<0>, C4<0>;
v0000029f98bce1b0_0 .net *"_ivl_0", 0 0, L_0000029f98be13a0;  1 drivers
v0000029f98bcffb0_0 .net *"_ivl_10", 0 0, L_0000029f98be1560;  1 drivers
v0000029f98bcfbf0_0 .net *"_ivl_4", 0 0, L_0000029f98be15d0;  1 drivers
v0000029f98bcf3d0_0 .net *"_ivl_6", 0 0, L_0000029f98be1480;  1 drivers
v0000029f98bce750_0 .net *"_ivl_8", 0 0, L_0000029f98be1800;  1 drivers
v0000029f98bce6b0_0 .net "a", 0 0, L_0000029f98bdb340;  1 drivers
v0000029f98bce110_0 .net "b", 0 0, L_0000029f98bdc740;  1 drivers
v0000029f98bce2f0_0 .net "cin", 0 0, L_0000029f98bdb5c0;  1 drivers
v0000029f98bcebb0_0 .net "cout", 0 0, L_0000029f98be1b10;  1 drivers
v0000029f98bce890_0 .net "sum", 0 0, L_0000029f98be19c0;  1 drivers
S_0000029f98bbe720 .scope module, "f4" "FA_1" 3 14, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be1640 .functor XOR 1, L_0000029f98bdb840, L_0000029f98bdbb60, C4<0>, C4<0>;
L_0000029f98be11e0 .functor XOR 1, L_0000029f98be1640, L_0000029f98bdbca0, C4<0>, C4<0>;
L_0000029f98be16b0 .functor AND 1, L_0000029f98bdb840, L_0000029f98bdbb60, C4<1>, C4<1>;
L_0000029f98be1b80 .functor AND 1, L_0000029f98bdb840, L_0000029f98bdbca0, C4<1>, C4<1>;
L_0000029f98be1bf0 .functor OR 1, L_0000029f98be16b0, L_0000029f98be1b80, C4<0>, C4<0>;
L_0000029f98be1f70 .functor AND 1, L_0000029f98bdbb60, L_0000029f98bdbca0, C4<1>, C4<1>;
L_0000029f98be1db0 .functor OR 1, L_0000029f98be1bf0, L_0000029f98be1f70, C4<0>, C4<0>;
v0000029f98bce430_0 .net *"_ivl_0", 0 0, L_0000029f98be1640;  1 drivers
v0000029f98bcf150_0 .net *"_ivl_10", 0 0, L_0000029f98be1f70;  1 drivers
v0000029f98bcfab0_0 .net *"_ivl_4", 0 0, L_0000029f98be16b0;  1 drivers
v0000029f98bcfc90_0 .net *"_ivl_6", 0 0, L_0000029f98be1b80;  1 drivers
v0000029f98bceb10_0 .net *"_ivl_8", 0 0, L_0000029f98be1bf0;  1 drivers
v0000029f98bce7f0_0 .net "a", 0 0, L_0000029f98bdb840;  1 drivers
v0000029f98bcec50_0 .net "b", 0 0, L_0000029f98bdbb60;  1 drivers
v0000029f98bce4d0_0 .net "cin", 0 0, L_0000029f98bdbca0;  1 drivers
v0000029f98bcf290_0 .net "cout", 0 0, L_0000029f98be1db0;  1 drivers
v0000029f98bcfdd0_0 .net "sum", 0 0, L_0000029f98be11e0;  1 drivers
S_0000029f98bbe8b0 .scope module, "f5" "FA_1" 3 15, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be1e20 .functor XOR 1, L_0000029f98bdbd40, L_0000029f98bdbde0, C4<0>, C4<0>;
L_0000029f98be1720 .functor XOR 1, L_0000029f98be1e20, L_0000029f98bdbfc0, C4<0>, C4<0>;
L_0000029f98be1fe0 .functor AND 1, L_0000029f98bdbd40, L_0000029f98bdbde0, C4<1>, C4<1>;
L_0000029f98be1790 .functor AND 1, L_0000029f98bdbd40, L_0000029f98bdbfc0, C4<1>, C4<1>;
L_0000029f98be1c60 .functor OR 1, L_0000029f98be1fe0, L_0000029f98be1790, C4<0>, C4<0>;
L_0000029f98be1e90 .functor AND 1, L_0000029f98bdbde0, L_0000029f98bdbfc0, C4<1>, C4<1>;
L_0000029f98be1950 .functor OR 1, L_0000029f98be1c60, L_0000029f98be1e90, C4<0>, C4<0>;
v0000029f98bce930_0 .net *"_ivl_0", 0 0, L_0000029f98be1e20;  1 drivers
v0000029f98bce250_0 .net *"_ivl_10", 0 0, L_0000029f98be1e90;  1 drivers
v0000029f98bcfa10_0 .net *"_ivl_4", 0 0, L_0000029f98be1fe0;  1 drivers
v0000029f98bce9d0_0 .net *"_ivl_6", 0 0, L_0000029f98be1790;  1 drivers
v0000029f98bce390_0 .net *"_ivl_8", 0 0, L_0000029f98be1c60;  1 drivers
v0000029f98bcf0b0_0 .net "a", 0 0, L_0000029f98bdbd40;  1 drivers
v0000029f98bced90_0 .net "b", 0 0, L_0000029f98bdbde0;  1 drivers
v0000029f98bceed0_0 .net "cin", 0 0, L_0000029f98bdbfc0;  1 drivers
v0000029f98bcef70_0 .net "cout", 0 0, L_0000029f98be1950;  1 drivers
v0000029f98bcf8d0_0 .net "sum", 0 0, L_0000029f98be1720;  1 drivers
S_0000029f98bd0a80 .scope module, "f6" "FA_1" 3 16, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be1cd0 .functor XOR 1, L_0000029f98bdc060, L_0000029f98bdc100, C4<0>, C4<0>;
L_0000029f98be2050 .functor XOR 1, L_0000029f98be1cd0, L_0000029f98bdc1a0, C4<0>, C4<0>;
L_0000029f98be1170 .functor AND 1, L_0000029f98bdc060, L_0000029f98bdc100, C4<1>, C4<1>;
L_0000029f98be12c0 .functor AND 1, L_0000029f98bdc060, L_0000029f98bdc1a0, C4<1>, C4<1>;
L_0000029f98be5070 .functor OR 1, L_0000029f98be1170, L_0000029f98be12c0, C4<0>, C4<0>;
L_0000029f98be4970 .functor AND 1, L_0000029f98bdc100, L_0000029f98bdc1a0, C4<1>, C4<1>;
L_0000029f98be4f20 .functor OR 1, L_0000029f98be5070, L_0000029f98be4970, C4<0>, C4<0>;
v0000029f98bcf970_0 .net *"_ivl_0", 0 0, L_0000029f98be1cd0;  1 drivers
v0000029f98bcf1f0_0 .net *"_ivl_10", 0 0, L_0000029f98be4970;  1 drivers
v0000029f98bcfb50_0 .net *"_ivl_4", 0 0, L_0000029f98be1170;  1 drivers
v0000029f98bcff10_0 .net *"_ivl_6", 0 0, L_0000029f98be12c0;  1 drivers
v0000029f98bcfe70_0 .net *"_ivl_8", 0 0, L_0000029f98be5070;  1 drivers
v0000029f98bcf470_0 .net "a", 0 0, L_0000029f98bdc060;  1 drivers
v0000029f98bcf510_0 .net "b", 0 0, L_0000029f98bdc100;  1 drivers
v0000029f98bcf5b0_0 .net "cin", 0 0, L_0000029f98bdc1a0;  1 drivers
v0000029f98bd2710_0 .net "cout", 0 0, L_0000029f98be4f20;  1 drivers
v0000029f98bd2350_0 .net "sum", 0 0, L_0000029f98be2050;  1 drivers
S_0000029f98bd0440 .scope module, "f7" "FA_1" 3 17, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be4cf0 .functor XOR 1, L_0000029f98bdc380, L_0000029f98bdc420, C4<0>, C4<0>;
L_0000029f98be46d0 .functor XOR 1, L_0000029f98be4cf0, L_0000029f98be8920, C4<0>, C4<0>;
L_0000029f98be4510 .functor AND 1, L_0000029f98bdc380, L_0000029f98bdc420, C4<1>, C4<1>;
L_0000029f98be4190 .functor AND 1, L_0000029f98bdc380, L_0000029f98be8920, C4<1>, C4<1>;
L_0000029f98be4ac0 .functor OR 1, L_0000029f98be4510, L_0000029f98be4190, C4<0>, C4<0>;
L_0000029f98be4d60 .functor AND 1, L_0000029f98bdc420, L_0000029f98be8920, C4<1>, C4<1>;
L_0000029f98be4820 .functor OR 1, L_0000029f98be4ac0, L_0000029f98be4d60, C4<0>, C4<0>;
v0000029f98bd1b30_0 .net *"_ivl_0", 0 0, L_0000029f98be4cf0;  1 drivers
v0000029f98bd2490_0 .net *"_ivl_10", 0 0, L_0000029f98be4d60;  1 drivers
v0000029f98bd1770_0 .net *"_ivl_4", 0 0, L_0000029f98be4510;  1 drivers
v0000029f98bd2210_0 .net *"_ivl_6", 0 0, L_0000029f98be4190;  1 drivers
v0000029f98bd2850_0 .net *"_ivl_8", 0 0, L_0000029f98be4ac0;  1 drivers
v0000029f98bd28f0_0 .net "a", 0 0, L_0000029f98bdc380;  1 drivers
v0000029f98bd2530_0 .net "b", 0 0, L_0000029f98bdc420;  1 drivers
v0000029f98bd22b0_0 .net "cin", 0 0, L_0000029f98be8920;  1 drivers
v0000029f98bd2d50_0 .net "cout", 0 0, L_0000029f98be4820;  1 drivers
v0000029f98bd1810_0 .net "sum", 0 0, L_0000029f98be46d0;  1 drivers
S_0000029f98bd0c10 .scope module, "f8" "FA_1" 3 18, 4 1 0, S_0000029f98bbe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98be43c0 .functor XOR 1, L_0000029f98be8ba0, L_0000029f98be8740, C4<0>, C4<0>;
L_0000029f98be4580 .functor XOR 1, L_0000029f98be43c0, L_0000029f98be86a0, C4<0>, C4<0>;
L_0000029f98be45f0 .functor AND 1, L_0000029f98be8ba0, L_0000029f98be8740, C4<1>, C4<1>;
L_0000029f98be4660 .functor AND 1, L_0000029f98be8ba0, L_0000029f98be86a0, C4<1>, C4<1>;
L_0000029f98be5000 .functor OR 1, L_0000029f98be45f0, L_0000029f98be4660, C4<0>, C4<0>;
L_0000029f98be4dd0 .functor AND 1, L_0000029f98be8740, L_0000029f98be86a0, C4<1>, C4<1>;
L_0000029f98be42e0 .functor OR 1, L_0000029f98be5000, L_0000029f98be4dd0, C4<0>, C4<0>;
v0000029f98bd1bd0_0 .net *"_ivl_0", 0 0, L_0000029f98be43c0;  1 drivers
v0000029f98bd25d0_0 .net *"_ivl_10", 0 0, L_0000029f98be4dd0;  1 drivers
v0000029f98bd1c70_0 .net *"_ivl_4", 0 0, L_0000029f98be45f0;  1 drivers
v0000029f98bd16d0_0 .net *"_ivl_6", 0 0, L_0000029f98be4660;  1 drivers
v0000029f98bd1450_0 .net *"_ivl_8", 0 0, L_0000029f98be5000;  1 drivers
v0000029f98bd2b70_0 .net "a", 0 0, L_0000029f98be8ba0;  1 drivers
v0000029f98bd2670_0 .net "b", 0 0, L_0000029f98be8740;  1 drivers
v0000029f98bd27b0_0 .net "cin", 0 0, L_0000029f98be86a0;  1 drivers
v0000029f98bd2c10_0 .net8 "cout", 0 0, RS_0000029f98b78548;  alias, 2 drivers
v0000029f98bd2990_0 .net "sum", 0 0, L_0000029f98be4580;  1 drivers
S_0000029f98b15320 .scope module, "rippleadder_b" "rippleadder_b" 5 1;
 .timescale 0 0;
v0000029f98bdcce0_0 .var "a", 7 0;
v0000029f98bdd460_0 .var "b", 7 0;
v0000029f98bdc2e0_0 .var "cin", 0 0;
v0000029f98bdb480_0 .net "cout", 0 0, L_0000029f98c35470;  1 drivers
v0000029f98bdd5a0_0 .net "sum", 7 0, L_0000029f98be5ae0;  1 drivers
S_0000029f98bd05d0 .scope module, "uut" "fulladder" 5 8, 3 1 0, S_0000029f98b15320;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000029f98bdcd80_0 .net "a", 7 0, v0000029f98bdcce0_0;  1 drivers
v0000029f98bdba20_0 .net "b", 7 0, v0000029f98bdd460_0;  1 drivers
v0000029f98bdd320_0 .net "c", 6 0, L_0000029f98be5680;  1 drivers
v0000029f98bdcb00_0 .net "cin", 0 0, v0000029f98bdc2e0_0;  1 drivers
v0000029f98bdc6a0_0 .net "cout", 0 0, L_0000029f98c35470;  alias, 1 drivers
v0000029f98bdcba0_0 .net "sum", 7 0, L_0000029f98be5ae0;  alias, 1 drivers
L_0000029f98be82e0 .part v0000029f98bdcce0_0, 0, 1;
L_0000029f98be8380 .part v0000029f98bdd460_0, 0, 1;
L_0000029f98be8d80 .part v0000029f98bdcce0_0, 1, 1;
L_0000029f98be8420 .part v0000029f98bdd460_0, 1, 1;
L_0000029f98be8560 .part L_0000029f98be5680, 0, 1;
L_0000029f98be8600 .part v0000029f98bdcce0_0, 2, 1;
L_0000029f98be5cc0 .part v0000029f98bdd460_0, 2, 1;
L_0000029f98be6940 .part L_0000029f98be5680, 1, 1;
L_0000029f98be5b80 .part v0000029f98bdcce0_0, 3, 1;
L_0000029f98be7340 .part v0000029f98bdd460_0, 3, 1;
L_0000029f98be7480 .part L_0000029f98be5680, 2, 1;
L_0000029f98be5720 .part v0000029f98bdcce0_0, 4, 1;
L_0000029f98be5400 .part v0000029f98bdd460_0, 4, 1;
L_0000029f98be5360 .part L_0000029f98be5680, 3, 1;
L_0000029f98be7a20 .part v0000029f98bdcce0_0, 5, 1;
L_0000029f98be7660 .part v0000029f98bdd460_0, 5, 1;
L_0000029f98be5c20 .part L_0000029f98be5680, 4, 1;
L_0000029f98be77a0 .part v0000029f98bdcce0_0, 6, 1;
L_0000029f98be6440 .part v0000029f98bdd460_0, 6, 1;
L_0000029f98be7160 .part L_0000029f98be5680, 5, 1;
LS_0000029f98be5680_0_0 .concat8 [ 1 1 1 1], L_0000029f98c348a0, L_0000029f98c35780, L_0000029f98c36200, L_0000029f98c355c0;
LS_0000029f98be5680_0_4 .concat8 [ 1 1 1 0], L_0000029f98c34910, L_0000029f98c34b40, L_0000029f98c351d0;
L_0000029f98be5680 .concat8 [ 4 3 0 0], LS_0000029f98be5680_0_0, LS_0000029f98be5680_0_4;
L_0000029f98be54a0 .part v0000029f98bdcce0_0, 7, 1;
L_0000029f98be68a0 .part v0000029f98bdd460_0, 7, 1;
L_0000029f98be7700 .part L_0000029f98be5680, 6, 1;
LS_0000029f98be5ae0_0_0 .concat8 [ 1 1 1 1], L_0000029f98c360b0, L_0000029f98c34830, L_0000029f98c34a60, L_0000029f98c36120;
LS_0000029f98be5ae0_0_4 .concat8 [ 1 1 1 1], L_0000029f98c34e50, L_0000029f98c34980, L_0000029f98c35cc0, L_0000029f98c35240;
L_0000029f98be5ae0 .concat8 [ 4 4 0 0], LS_0000029f98be5ae0_0_0, LS_0000029f98be5ae0_0_4;
S_0000029f98bd0760 .scope module, "f1" "FA_1" 3 11, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c35fd0 .functor XOR 1, L_0000029f98be82e0, L_0000029f98be8380, C4<0>, C4<0>;
L_0000029f98c360b0 .functor XOR 1, L_0000029f98c35fd0, v0000029f98bdc2e0_0, C4<0>, C4<0>;
L_0000029f98c35a90 .functor AND 1, L_0000029f98be82e0, L_0000029f98be8380, C4<1>, C4<1>;
L_0000029f98c34de0 .functor AND 1, L_0000029f98be82e0, v0000029f98bdc2e0_0, C4<1>, C4<1>;
L_0000029f98c35320 .functor OR 1, L_0000029f98c35a90, L_0000029f98c34de0, C4<0>, C4<0>;
L_0000029f98c35160 .functor AND 1, L_0000029f98be8380, v0000029f98bdc2e0_0, C4<1>, C4<1>;
L_0000029f98c348a0 .functor OR 1, L_0000029f98c35320, L_0000029f98c35160, C4<0>, C4<0>;
v0000029f98bd2fd0_0 .net *"_ivl_0", 0 0, L_0000029f98c35fd0;  1 drivers
v0000029f98bd1310_0 .net *"_ivl_10", 0 0, L_0000029f98c35160;  1 drivers
v0000029f98bd1e50_0 .net *"_ivl_4", 0 0, L_0000029f98c35a90;  1 drivers
v0000029f98bd14f0_0 .net *"_ivl_6", 0 0, L_0000029f98c34de0;  1 drivers
v0000029f98bd1ef0_0 .net *"_ivl_8", 0 0, L_0000029f98c35320;  1 drivers
v0000029f98bd1630_0 .net "a", 0 0, L_0000029f98be82e0;  1 drivers
v0000029f98bd1f90_0 .net "b", 0 0, L_0000029f98be8380;  1 drivers
v0000029f98bd2030_0 .net "cin", 0 0, v0000029f98bdc2e0_0;  alias, 1 drivers
v0000029f98bd2170_0 .net "cout", 0 0, L_0000029f98c348a0;  1 drivers
v0000029f98bde180_0 .net "sum", 0 0, L_0000029f98c360b0;  1 drivers
S_0000029f98bd0da0 .scope module, "f2" "FA_1" 3 12, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c36040 .functor XOR 1, L_0000029f98be8d80, L_0000029f98be8420, C4<0>, C4<0>;
L_0000029f98c34830 .functor XOR 1, L_0000029f98c36040, L_0000029f98be8560, C4<0>, C4<0>;
L_0000029f98c34c90 .functor AND 1, L_0000029f98be8d80, L_0000029f98be8420, C4<1>, C4<1>;
L_0000029f98c34750 .functor AND 1, L_0000029f98be8d80, L_0000029f98be8560, C4<1>, C4<1>;
L_0000029f98c35e80 .functor OR 1, L_0000029f98c34c90, L_0000029f98c34750, C4<0>, C4<0>;
L_0000029f98c35ef0 .functor AND 1, L_0000029f98be8420, L_0000029f98be8560, C4<1>, C4<1>;
L_0000029f98c35780 .functor OR 1, L_0000029f98c35e80, L_0000029f98c35ef0, C4<0>, C4<0>;
v0000029f98bddc80_0 .net *"_ivl_0", 0 0, L_0000029f98c36040;  1 drivers
v0000029f98bdde60_0 .net *"_ivl_10", 0 0, L_0000029f98c35ef0;  1 drivers
v0000029f98bde860_0 .net *"_ivl_4", 0 0, L_0000029f98c34c90;  1 drivers
v0000029f98bdda00_0 .net *"_ivl_6", 0 0, L_0000029f98c34750;  1 drivers
v0000029f98bde720_0 .net *"_ivl_8", 0 0, L_0000029f98c35e80;  1 drivers
v0000029f98bdea40_0 .net "a", 0 0, L_0000029f98be8d80;  1 drivers
v0000029f98bde400_0 .net "b", 0 0, L_0000029f98be8420;  1 drivers
v0000029f98bdee00_0 .net "cin", 0 0, L_0000029f98be8560;  1 drivers
v0000029f98bde540_0 .net "cout", 0 0, L_0000029f98c35780;  1 drivers
v0000029f98bde040_0 .net "sum", 0 0, L_0000029f98c34830;  1 drivers
S_0000029f98bd08f0 .scope module, "f3" "FA_1" 3 13, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c354e0 .functor XOR 1, L_0000029f98be8600, L_0000029f98be5cc0, C4<0>, C4<0>;
L_0000029f98c34a60 .functor XOR 1, L_0000029f98c354e0, L_0000029f98be6940, C4<0>, C4<0>;
L_0000029f98c35550 .functor AND 1, L_0000029f98be8600, L_0000029f98be5cc0, C4<1>, C4<1>;
L_0000029f98c359b0 .functor AND 1, L_0000029f98be8600, L_0000029f98be6940, C4<1>, C4<1>;
L_0000029f98c347c0 .functor OR 1, L_0000029f98c35550, L_0000029f98c359b0, C4<0>, C4<0>;
L_0000029f98c35b00 .functor AND 1, L_0000029f98be5cc0, L_0000029f98be6940, C4<1>, C4<1>;
L_0000029f98c36200 .functor OR 1, L_0000029f98c347c0, L_0000029f98c35b00, C4<0>, C4<0>;
v0000029f98bde220_0 .net *"_ivl_0", 0 0, L_0000029f98c354e0;  1 drivers
v0000029f98bde0e0_0 .net *"_ivl_10", 0 0, L_0000029f98c35b00;  1 drivers
v0000029f98bdddc0_0 .net *"_ivl_4", 0 0, L_0000029f98c35550;  1 drivers
v0000029f98bde2c0_0 .net *"_ivl_6", 0 0, L_0000029f98c359b0;  1 drivers
v0000029f98bdef40_0 .net *"_ivl_8", 0 0, L_0000029f98c347c0;  1 drivers
v0000029f98bde360_0 .net "a", 0 0, L_0000029f98be8600;  1 drivers
v0000029f98bde5e0_0 .net "b", 0 0, L_0000029f98be5cc0;  1 drivers
v0000029f98bdec20_0 .net "cin", 0 0, L_0000029f98be6940;  1 drivers
v0000029f98bddfa0_0 .net "cout", 0 0, L_0000029f98c36200;  1 drivers
v0000029f98bde7c0_0 .net "sum", 0 0, L_0000029f98c34a60;  1 drivers
S_0000029f98bd0f30 .scope module, "f4" "FA_1" 3 14, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c36190 .functor XOR 1, L_0000029f98be5b80, L_0000029f98be7340, C4<0>, C4<0>;
L_0000029f98c36120 .functor XOR 1, L_0000029f98c36190, L_0000029f98be7480, C4<0>, C4<0>;
L_0000029f98c34c20 .functor AND 1, L_0000029f98be5b80, L_0000029f98be7340, C4<1>, C4<1>;
L_0000029f98c356a0 .functor AND 1, L_0000029f98be5b80, L_0000029f98be7480, C4<1>, C4<1>;
L_0000029f98c35be0 .functor OR 1, L_0000029f98c34c20, L_0000029f98c356a0, C4<0>, C4<0>;
L_0000029f98c346e0 .functor AND 1, L_0000029f98be7340, L_0000029f98be7480, C4<1>, C4<1>;
L_0000029f98c355c0 .functor OR 1, L_0000029f98c35be0, L_0000029f98c346e0, C4<0>, C4<0>;
v0000029f98bde900_0 .net *"_ivl_0", 0 0, L_0000029f98c36190;  1 drivers
v0000029f98bde4a0_0 .net *"_ivl_10", 0 0, L_0000029f98c346e0;  1 drivers
v0000029f98bde680_0 .net *"_ivl_4", 0 0, L_0000029f98c34c20;  1 drivers
v0000029f98bde9a0_0 .net *"_ivl_6", 0 0, L_0000029f98c356a0;  1 drivers
v0000029f98bdefe0_0 .net *"_ivl_8", 0 0, L_0000029f98c35be0;  1 drivers
v0000029f98bdeae0_0 .net "a", 0 0, L_0000029f98be5b80;  1 drivers
v0000029f98bdeea0_0 .net "b", 0 0, L_0000029f98be7340;  1 drivers
v0000029f98bdecc0_0 .net "cin", 0 0, L_0000029f98be7480;  1 drivers
v0000029f98bdeb80_0 .net "cout", 0 0, L_0000029f98c355c0;  1 drivers
v0000029f98bddf00_0 .net "sum", 0 0, L_0000029f98c36120;  1 drivers
S_0000029f98bd0120 .scope module, "f5" "FA_1" 3 15, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c34ad0 .functor XOR 1, L_0000029f98be5720, L_0000029f98be5400, C4<0>, C4<0>;
L_0000029f98c34e50 .functor XOR 1, L_0000029f98c34ad0, L_0000029f98be5360, C4<0>, C4<0>;
L_0000029f98c34ec0 .functor AND 1, L_0000029f98be5720, L_0000029f98be5400, C4<1>, C4<1>;
L_0000029f98c34d00 .functor AND 1, L_0000029f98be5720, L_0000029f98be5360, C4<1>, C4<1>;
L_0000029f98c36270 .functor OR 1, L_0000029f98c34ec0, L_0000029f98c34d00, C4<0>, C4<0>;
L_0000029f98c35c50 .functor AND 1, L_0000029f98be5400, L_0000029f98be5360, C4<1>, C4<1>;
L_0000029f98c34910 .functor OR 1, L_0000029f98c36270, L_0000029f98c35c50, C4<0>, C4<0>;
v0000029f98bddd20_0 .net *"_ivl_0", 0 0, L_0000029f98c34ad0;  1 drivers
v0000029f98bded60_0 .net *"_ivl_10", 0 0, L_0000029f98c35c50;  1 drivers
v0000029f98bddbe0_0 .net *"_ivl_4", 0 0, L_0000029f98c34ec0;  1 drivers
v0000029f98bdd960_0 .net *"_ivl_6", 0 0, L_0000029f98c34d00;  1 drivers
v0000029f98bddaa0_0 .net *"_ivl_8", 0 0, L_0000029f98c36270;  1 drivers
v0000029f98bddb40_0 .net "a", 0 0, L_0000029f98be5720;  1 drivers
v0000029f98bdc4c0_0 .net "b", 0 0, L_0000029f98be5400;  1 drivers
v0000029f98bdc880_0 .net "cin", 0 0, L_0000029f98be5360;  1 drivers
v0000029f98bdd140_0 .net "cout", 0 0, L_0000029f98c34910;  1 drivers
v0000029f98bdc240_0 .net "sum", 0 0, L_0000029f98c34e50;  1 drivers
S_0000029f98bd02b0 .scope module, "f6" "FA_1" 3 16, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c35a20 .functor XOR 1, L_0000029f98be7a20, L_0000029f98be7660, C4<0>, C4<0>;
L_0000029f98c34980 .functor XOR 1, L_0000029f98c35a20, L_0000029f98be5c20, C4<0>, C4<0>;
L_0000029f98c35d30 .functor AND 1, L_0000029f98be7a20, L_0000029f98be7660, C4<1>, C4<1>;
L_0000029f98c35b70 .functor AND 1, L_0000029f98be7a20, L_0000029f98be5c20, C4<1>, C4<1>;
L_0000029f98c358d0 .functor OR 1, L_0000029f98c35d30, L_0000029f98c35b70, C4<0>, C4<0>;
L_0000029f98c349f0 .functor AND 1, L_0000029f98be7660, L_0000029f98be5c20, C4<1>, C4<1>;
L_0000029f98c34b40 .functor OR 1, L_0000029f98c358d0, L_0000029f98c349f0, C4<0>, C4<0>;
v0000029f98bdb3e0_0 .net *"_ivl_0", 0 0, L_0000029f98c35a20;  1 drivers
v0000029f98bdc920_0 .net *"_ivl_10", 0 0, L_0000029f98c349f0;  1 drivers
v0000029f98bdcc40_0 .net *"_ivl_4", 0 0, L_0000029f98c35d30;  1 drivers
v0000029f98bdcec0_0 .net *"_ivl_6", 0 0, L_0000029f98c35b70;  1 drivers
v0000029f98bdc7e0_0 .net *"_ivl_8", 0 0, L_0000029f98c358d0;  1 drivers
v0000029f98bdce20_0 .net "a", 0 0, L_0000029f98be7a20;  1 drivers
v0000029f98bdd8c0_0 .net "b", 0 0, L_0000029f98be7660;  1 drivers
v0000029f98bdd820_0 .net "cin", 0 0, L_0000029f98be5c20;  1 drivers
v0000029f98bdcf60_0 .net "cout", 0 0, L_0000029f98c34b40;  1 drivers
v0000029f98bdbe80_0 .net "sum", 0 0, L_0000029f98c34980;  1 drivers
S_0000029f98be0290 .scope module, "f7" "FA_1" 3 17, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c34fa0 .functor XOR 1, L_0000029f98be77a0, L_0000029f98be6440, C4<0>, C4<0>;
L_0000029f98c35cc0 .functor XOR 1, L_0000029f98c34fa0, L_0000029f98be7160, C4<0>, C4<0>;
L_0000029f98c34bb0 .functor AND 1, L_0000029f98be77a0, L_0000029f98be6440, C4<1>, C4<1>;
L_0000029f98c35010 .functor AND 1, L_0000029f98be77a0, L_0000029f98be7160, C4<1>, C4<1>;
L_0000029f98c35080 .functor OR 1, L_0000029f98c34bb0, L_0000029f98c35010, C4<0>, C4<0>;
L_0000029f98c350f0 .functor AND 1, L_0000029f98be6440, L_0000029f98be7160, C4<1>, C4<1>;
L_0000029f98c351d0 .functor OR 1, L_0000029f98c35080, L_0000029f98c350f0, C4<0>, C4<0>;
v0000029f98bdca60_0 .net *"_ivl_0", 0 0, L_0000029f98c34fa0;  1 drivers
v0000029f98bdb700_0 .net *"_ivl_10", 0 0, L_0000029f98c350f0;  1 drivers
v0000029f98bdd3c0_0 .net *"_ivl_4", 0 0, L_0000029f98c34bb0;  1 drivers
v0000029f98bdb8e0_0 .net *"_ivl_6", 0 0, L_0000029f98c35010;  1 drivers
v0000029f98bdb160_0 .net *"_ivl_8", 0 0, L_0000029f98c35080;  1 drivers
v0000029f98bdbf20_0 .net "a", 0 0, L_0000029f98be77a0;  1 drivers
v0000029f98bdc560_0 .net "b", 0 0, L_0000029f98be6440;  1 drivers
v0000029f98bdd000_0 .net "cin", 0 0, L_0000029f98be7160;  1 drivers
v0000029f98bdb520_0 .net "cout", 0 0, L_0000029f98c351d0;  1 drivers
v0000029f98bdd1e0_0 .net "sum", 0 0, L_0000029f98c35cc0;  1 drivers
S_0000029f98be0740 .scope module, "f8" "FA_1" 3 18, 4 1 0, S_0000029f98bd05d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000029f98c35e10 .functor XOR 1, L_0000029f98be54a0, L_0000029f98be68a0, C4<0>, C4<0>;
L_0000029f98c35240 .functor XOR 1, L_0000029f98c35e10, L_0000029f98be7700, C4<0>, C4<0>;
L_0000029f98c35f60 .functor AND 1, L_0000029f98be54a0, L_0000029f98be68a0, C4<1>, C4<1>;
L_0000029f98c352b0 .functor AND 1, L_0000029f98be54a0, L_0000029f98be7700, C4<1>, C4<1>;
L_0000029f98c35390 .functor OR 1, L_0000029f98c35f60, L_0000029f98c352b0, C4<0>, C4<0>;
L_0000029f98c35400 .functor AND 1, L_0000029f98be68a0, L_0000029f98be7700, C4<1>, C4<1>;
L_0000029f98c35470 .functor OR 1, L_0000029f98c35390, L_0000029f98c35400, C4<0>, C4<0>;
v0000029f98bdb7a0_0 .net *"_ivl_0", 0 0, L_0000029f98c35e10;  1 drivers
v0000029f98bdd0a0_0 .net *"_ivl_10", 0 0, L_0000029f98c35400;  1 drivers
v0000029f98bdb660_0 .net *"_ivl_4", 0 0, L_0000029f98c35f60;  1 drivers
v0000029f98bdd280_0 .net *"_ivl_6", 0 0, L_0000029f98c352b0;  1 drivers
v0000029f98bdbc00_0 .net *"_ivl_8", 0 0, L_0000029f98c35390;  1 drivers
v0000029f98bdc9c0_0 .net "a", 0 0, L_0000029f98be54a0;  1 drivers
v0000029f98bdc600_0 .net "b", 0 0, L_0000029f98be68a0;  1 drivers
v0000029f98bdb200_0 .net "cin", 0 0, L_0000029f98be7700;  1 drivers
v0000029f98bdd500_0 .net "cout", 0 0, L_0000029f98c35470;  alias, 1 drivers
v0000029f98bdb980_0 .net "sum", 0 0, L_0000029f98c35240;  1 drivers
    .scope S_0000029f98b15190;
T_0 ;
    %wait E_0000029f98b6bcd0;
    %load/vec4 v0000029f98bd2cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0000029f98bd1db0_0;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %load/vec4 v0000029f98bd2df0_0;
    %store/vec4 v0000029f98bd20d0_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0000029f98bd1270_0;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %load/vec4 v0000029f98bd2df0_0;
    %store/vec4 v0000029f98bd20d0_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0000029f98bd1a90_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000029f98bd2a30_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %pad/u 8;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0000029f98bd1a90_0;
    %load/vec4 v0000029f98bd2a30_0;
    %or;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0000029f98bd1a90_0;
    %load/vec4 v0000029f98bd2a30_0;
    %xor;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0000029f98bd2a30_0;
    %load/vec4 v0000029f98bd1a90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %load/vec4 v0000029f98bd2a30_0;
    %load/vec4 v0000029f98bd1a90_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029f98bd1950_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bd1950_0, 0, 1;
T_0.11 ;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0000029f98bd1a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0000029f98bd2a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000029f98bd2e90_0, 0, 8;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v0000029f98bd2e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bd2f30_0, 0, 1;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029f98bd2f30_0, 0, 1;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029f98b15320;
T_1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000029f98bdcce0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000029f98bdd460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029f98bdc2e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 5 20 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000029f98b15320;
T_2 ;
    %vpi_call 5 23 "$monitor", " time=%0d A=%b B=%b Cin=%b Sum=%b Cout=%b", $time, v0000029f98bdcce0_0, v0000029f98bdd460_0, v0000029f98bdc2e0_0, v0000029f98bdd5a0_0, v0000029f98bdb480_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\alu.v";
    ".\fulladder.v";
    ".\FA_1.v";
    ".\fulladder_tb.v";
