# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# Waveform file 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Stopwatch_TB.awc' connected to 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Stopwatch_TB.asdb'.
# Waveform file 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/controller_TB.awc' connected to 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/controller_TB.asdb'.
# Waveform file 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter_TB.awc' connected to 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter_TB.asdb'.
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Clock_Gen.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Clock_Gen.vhd
# Compile Entity "Clock_Gen"
# Compile Architecture "behavior" of Entity "Clock_Gen"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Clock_Gen.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Clock_Gen.vhd
# Compile Entity "Clock_Gen"
# Compile Architecture "behavior" of Entity "Clock_Gen"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: stopwatch.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\compile\stopwatch.vhd from F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\stopwatch.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/stopwatch.vhd
# Compile Entity "stopwatch"
# Compile Architecture "stopwatch" of Entity "stopwatch"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\Stopwatch_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\controller_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\BCD_counter_TB.awc ... Done
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/BCD_counter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd
# Compile Entity "BCD_counter"
# Compile Architecture "behavioral" of Entity "BCD_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Clock_Gen.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Clock_Gen.vhd
# Compile Entity "Clock_Gen"
# Compile Architecture "behavior" of Entity "Clock_Gen"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\Stopwatch_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\controller_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\BCD_counter_TB.awc ... Done
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/bcd_counter_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/controller_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/controller_TB.vhd
# Compile Entity "controller_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controller_tb"
# Compile Configuration "TESTBENCH_FOR_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/stopwatch_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/stopwatch_TB.vhd
# Compile Entity "stopwatch_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "stopwatch_tb"
# Compile Configuration "TESTBENCH_FOR_stopwatch"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/BCD_counter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd
# Compile Entity "BCD_counter"
# Compile Architecture "behavioral" of Entity "BCD_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Clock_Gen.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Clock_Gen.vhd
# Compile Entity "Clock_Gen"
# Compile Architecture "behavior" of Entity "Clock_Gen"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\Stopwatch_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\controller_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\BCD_counter_TB.awc ... Done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/bcd_counter_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/stopwatch.bde
# DRC: Checking file 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: stopwatch.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\compile\stopwatch.vhd from F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\stopwatch.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: ./../compile/stopwatch.vhd
# Compile Entity "stopwatch"
# Compile Architecture "stopwatch" of Entity "stopwatch"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/BCD_counter.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd
# Compile Entity "BCD_counter"
# Compile Architecture "behavioral" of Entity "BCD_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Clock_Gen.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Clock_Gen.vhd
# Compile Entity "Clock_Gen"
# Compile Architecture "behavior" of Entity "Clock_Gen"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/controller_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/controller_TB.vhd
# Compile Entity "controller_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "controller_tb"
# Compile Configuration "TESTBENCH_FOR_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/stopwatch_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/stopwatch_TB.vhd
# Compile Entity "stopwatch_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "stopwatch_tb"
# Compile Configuration "TESTBENCH_FOR_stopwatch"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/TestBench/bcd_counter_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/bcd_counter_TB.vhd
# Compile Entity "bcd_counter_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "bcd_counter_tb"
# Compile Configuration "TESTBENCH_FOR_bcd_counter"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\Stopwatch_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\controller_TB.awc ... Done
# Adding file F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\BCD_counter_TB.awc ... Done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_stopwatch testbench_for_stopwatch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
asim -O5 +access +r +m+testbench_for_stopwatch testbench_for_stopwatch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work Stopwatch -2002  $dsn/src/Clock_Gen.vhd $dsn/src/BCD_counter.vhd $dsn/src/stopwatch.bde $dsn/src/TestBench/stopwatch_TB.vhd
# DRC: Checking file 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/stopwatch.bde'.
# DRC: stopwatch.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\compile\stopwatch.vhd from F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\stopwatch.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/Clock_Gen.vhd
# Compile Entity "Clock_Gen"
# Compile Architecture "behavior" of Entity "Clock_Gen"
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd
# Compile Entity "BCD_counter"
# Compile Architecture "behavioral" of Entity "BCD_counter"
# File: ./../compile/stopwatch.vhd
# Compile Entity "stopwatch"
# Compile Architecture "stopwatch" of Entity "stopwatch"
# File: F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/TestBench/stopwatch_TB.vhd
# Compile Entity "stopwatch_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "stopwatch_tb"
# Compile Configuration "TESTBENCH_FOR_stopwatch"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6079 kB (elbread=256 elab2=5685 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\wave.asdb
#  11:16 AM, Tuesday, May 6, 2025
#  Simulation has been initialized
# 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/wave.asdb'.
run @1sec
endsim
# KERNEL: stopped at time: 119265690 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_stopwatch testbench_for_stopwatch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6079 kB (elbread=256 elab2=5685 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\src\wave.asdb
#  11:17 AM, Tuesday, May 6, 2025
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/wave.asdb'.
run @10ms
# KERNEL: stopped at time: 10 ms
run @20ms
# KERNEL: stopped at time: 20 ms
# 6 object(s) traced.
run @30ms
# KERNEL: stopped at time: 30 ms
run @40ms
# KERNEL: stopped at time: 40 ms
run @140ms
# KERNEL: stopped at time: 140 ms
# 1 object(s) traced.
run @200ms
# KERNEL: stopped at time: 200 ms
run @300ms
# KERNEL: stopped at time: 300 ms
