;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 106
	SLT 721, 0
	SLT 121, 0
	ADD @130, 9
	SUB 12, @10
	SPL 0, <-22
	SPL 0, <-24
	SLT 721, 0
	SPL <121, 103
	SUB @127, 106
	SPL 0, <-22
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-22
	SUB @0, @2
	ADD @130, 9
	SUB 20, @12
	SPL 0, <-22
	SUB @124, 106
	SUB @121, 103
	SUB @124, 106
	SUB #12, @0
	MOV -4, <-20
	SPL 0, <-22
	ADD 270, 60
	SUB -207, <-120
	MOV -4, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	SUB @-127, 100
	SUB 20, @12
	ADD @130, 9
	ADD @130, 9
	ADD #270, <0
	SUB @0, @2
	SUB @0, @2
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
