<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMFastISel.cpp source code [llvm/llvm/lib/Target/ARM/ARMFastISel.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="FoldableLoadExtendsStruct "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMFastISel.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMFastISel.cpp.html'>ARMFastISel.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ARMFastISel.cpp - ARM FastISel implementation ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the ARM-specific support for the FastISel class. Some</i></td></tr>
<tr><th id="10">10</th><td><i>// of the target-specific code is generated by tablegen in the file</i></td></tr>
<tr><th id="11">11</th><td><i>// ARMGenFastISel.inc, which is #included here.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMCallingConv.h.html">"ARMCallingConv.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="ARMISelLowering.h.html">"ARMISelLowering.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="Utils/ARMBaseInfo.h.html">"Utils/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/FastISel.h.html">"llvm/CodeGen/FastISel.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html">"llvm/CodeGen/FunctionLoweringInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html">"llvm/CodeGen/RuntimeLibcalls.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/IR/Argument.h.html">"llvm/IR/Argument.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/IR/CallSite.h.html">"llvm/IR/CallSite.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/IR/Constant.h.html">"llvm/IR/Constant.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html">"llvm/IR/GetElementPtrTypeIterator.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/IR/GlobalVariable.h.html">"llvm/IR/GlobalVariable.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/IR/InstrTypes.h.html">"llvm/IR/InstrTypes.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/IR/Module.h.html">"llvm/IR/Module.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../include/llvm/IR/Operator.h.html">"llvm/IR/Operator.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../../include/llvm/IR/User.h.html">"llvm/IR/User.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../../include/llvm/IR/Value.h.html">"llvm/IR/Value.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="81">81</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="82">82</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><b>namespace</b> {</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i  data-doc="(anonymousnamespace)::Address">// All possible address modes, plus some.</i></td></tr>
<tr><th id="89">89</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</dfn> {</td></tr>
<tr><th id="90">90</th><td>    <b>enum</b> {</td></tr>
<tr><th id="91">91</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-type='0' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</dfn>,</td></tr>
<tr><th id="92">92</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-type='1' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</dfn></td></tr>
<tr><th id="93">93</th><td>    } <dfn class="tu decl" id="(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-type='enum (anonymous enum at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp:90:5)' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</dfn> = <a class="tu enum" href="#(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</a>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>    <b>union</b> {</td></tr>
<tr><th id="96">96</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="97">97</th><td>      <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-type='int' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</dfn>;</td></tr>
<tr><th id="98">98</th><td>    } <dfn class="tu decl" id="(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-type='union (anonymous union at /root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp:95:5)' data-ref="(anonymousnamespace)::Address::Base">Base</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-type='int' data-ref="(anonymousnamespace)::Address::Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <i  data-doc="_ZN12_GLOBAL__N_17AddressC1Ev">// Innocuous defaults for our address.</i></td></tr>
<tr><th id="103">103</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-type='void (anonymous namespace)::Address::Address()' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev">Address</dfn>() {</td></tr>
<tr><th id="104">104</th><td>      <a class="tu member" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="105">105</th><td>    }</td></tr>
<tr><th id="106">106</th><td>  };</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> {</td></tr>
<tr><th id="109">109</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ARMFastISel::Subtarget">/// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</i></td></tr>
<tr><th id="110">110</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMFastISel::Subtarget">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="111">111</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::M" title='(anonymous namespace)::ARMFastISel::M' data-type='llvm::Module &amp;' data-ref="(anonymousnamespace)::ARMFastISel::M">M</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::TM" title='(anonymous namespace)::ARMFastISel::TM' data-type='const llvm::TargetMachine &amp;' data-ref="(anonymousnamespace)::ARMFastISel::TM">TM</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-type='const llvm::TargetLowering &amp;' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</dfn>;</td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::AFI" title='(anonymous namespace)::ARMFastISel::AFI' data-type='llvm::ARMFunctionInfo *' data-ref="(anonymousnamespace)::ARMFastISel::AFI">AFI</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i  data-doc="(anonymousnamespace)::ARMFastISel::isThumb2">// Convenience variables to avoid some queries.</i></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-type='bool' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</dfn>;</td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> *<dfn class="tu decl" id="(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-type='llvm::LLVMContext *' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</dfn>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>public</b>:</td></tr>
<tr><th id="123">123</th><td>    <b>explicit</b> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::ARMFastISel::ARMFastISel' data-type='void (anonymous namespace)::ARMFastISel::ARMFastISel(llvm::FunctionLoweringInfo &amp; funcInfo, const llvm::TargetLibraryInfo * libInfo)' data-ref="_ZN12_GLOBAL__N_111ARMFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">ARMFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col1 decl" id="1funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="1funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="124">124</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col2 decl" id="2libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="2libInfo">libInfo</dfn>)</td></tr>
<tr><th id="125">125</th><td>        : <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a><a class="ref" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" title='llvm::FastISel::FastISel' data-ref="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb">(</a><a class="local col1 ref" href="#1funcInfo" title='funcInfo' data-ref="1funcInfo">funcInfo</a>, <a class="local col2 ref" href="#2libInfo" title='libInfo' data-ref="2libInfo">libInfo</a>),</td></tr>
<tr><th id="126">126</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='w' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>(</td></tr>
<tr><th id="127">127</th><td>              &amp;<b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col1 ref" href="#1funcInfo" title='funcInfo' data-ref="1funcInfo">funcInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>())),</td></tr>
<tr><th id="128">128</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::M" title='(anonymous namespace)::ARMFastISel::M' data-use='w' data-ref="(anonymousnamespace)::ARMFastISel::M">M</a>(<b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;&gt;(*<a class="local col1 ref" href="#1funcInfo" title='funcInfo' data-ref="1funcInfo">funcInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>())),</td></tr>
<tr><th id="129">129</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TM" title='(anonymous namespace)::ARMFastISel::TM' data-use='w' data-ref="(anonymousnamespace)::ARMFastISel::TM">TM</a>(<a class="local col1 ref" href="#1funcInfo" title='funcInfo' data-ref="1funcInfo">funcInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>()), TII(*Subtarget-&gt;getInstrInfo()),</td></tr>
<tr><th id="130">130</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='w' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>(*<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17getTargetLoweringEv" title='llvm::ARMSubtarget::getTargetLowering' data-ref="_ZNK4llvm12ARMSubtarget17getTargetLoweringEv">getTargetLowering</a>()) {</td></tr>
<tr><th id="131">131</th><td>      AFI = funcInfo.MF-&gt;getInfo&lt;ARMFunctionInfo&gt;();</td></tr>
<tr><th id="132">132</th><td>      <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='w' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::AFI" title='(anonymous namespace)::ARMFastISel::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>();</td></tr>
<tr><th id="133">133</th><td>      <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='w' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a> = &amp;<a class="local col1 ref" href="#1funcInfo" title='funcInfo' data-ref="1funcInfo">funcInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn">Fn</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="134">134</th><td>    }</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>private</b>:</td></tr>
<tr><th id="137">137</th><td>    <i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">// Code from FastISel.cpp.</i></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb" title='(anonymous namespace)::ARMFastISel::fastEmitInst_r' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_r(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">fastEmitInst_r</a>(<em>unsigned</em> <dfn class="local col3 decl" id="3MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="3MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="140">140</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn>,</td></tr>
<tr><th id="141">141</th><td>                            <em>unsigned</em> <dfn class="local col5 decl" id="5Op0" title='Op0' data-type='unsigned int' data-ref="5Op0">Op0</dfn>, <em>bool</em> <dfn class="local col6 decl" id="6Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6Op0IsKill">Op0IsKill</dfn>);</td></tr>
<tr><th id="142">142</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb" title='(anonymous namespace)::ARMFastISel::fastEmitInst_rr' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_rr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<em>unsigned</em> <dfn class="local col7 decl" id="7MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="7MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="143">143</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="8RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="8RC">RC</dfn>,</td></tr>
<tr><th id="144">144</th><td>                             <em>unsigned</em> <dfn class="local col9 decl" id="9Op0" title='Op0' data-type='unsigned int' data-ref="9Op0">Op0</dfn>, <em>bool</em> <dfn class="local col0 decl" id="10Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="10Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="145">145</th><td>                             <em>unsigned</em> <dfn class="local col1 decl" id="11Op1" title='Op1' data-type='unsigned int' data-ref="11Op1">Op1</dfn>, <em>bool</em> <dfn class="local col2 decl" id="12Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="12Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="146">146</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm" title='(anonymous namespace)::ARMFastISel::fastEmitInst_ri' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_ri(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">fastEmitInst_ri</a>(<em>unsigned</em> <dfn class="local col3 decl" id="13MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="13MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="147">147</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="14RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="14RC">RC</dfn>,</td></tr>
<tr><th id="148">148</th><td>                             <em>unsigned</em> <dfn class="local col5 decl" id="15Op0" title='Op0' data-type='unsigned int' data-ref="15Op0">Op0</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="16Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="149">149</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="17Imm" title='Imm' data-type='uint64_t' data-ref="17Imm">Imm</dfn>);</td></tr>
<tr><th id="150">150</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_iEjPKN4llvm19TargetRegisterClassEm" title='(anonymous namespace)::ARMFastISel::fastEmitInst_i' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_i(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_iEjPKN4llvm19TargetRegisterClassEm">fastEmitInst_i</a>(<em>unsigned</em> <dfn class="local col8 decl" id="18MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="18MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="151">151</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="19RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="19RC">RC</dfn>,</td></tr>
<tr><th id="152">152</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20Imm" title='Imm' data-type='uint64_t' data-ref="20Imm">Imm</dfn>);</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>    <i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE">// Backend specific FastISel code.</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::ARMFastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="21I" title='I' data-type='const llvm::Instruction *' data-ref="21I">I</dfn>) override;</td></tr>
<tr><th id="157">157</th><td>    <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::ARMFastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col2 decl" id="22C" title='C' data-type='const llvm::Constant *' data-ref="22C">C</dfn>) override;</td></tr>
<tr><th id="158">158</th><td>    <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::ARMFastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastMaterializeAlloca(const llvm::AllocaInst * AI)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col3 decl" id="23AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="23AI">AI</dfn>) override;</td></tr>
<tr><th id="159">159</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE" title='(anonymous namespace)::ARMFastISel::tryToFoldLoadIntoMI' data-type='bool (anonymous namespace)::ARMFastISel::tryToFoldLoadIntoMI(llvm::MachineInstr * MI, unsigned int OpNo, const llvm::LoadInst * LI)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">tryToFoldLoadIntoMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr *' data-ref="24MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25OpNo" title='OpNo' data-type='unsigned int' data-ref="25OpNo">OpNo</dfn>,</td></tr>
<tr><th id="160">160</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col6 decl" id="26LI" title='LI' data-type='const llvm::LoadInst *' data-ref="26LI">LI</dfn>) override;</td></tr>
<tr><th id="161">161</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv" title='(anonymous namespace)::ARMFastISel::fastLowerArguments' data-type='bool (anonymous namespace)::ARMFastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv">fastLowerArguments</a>() override;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <u>#include <span class='error' title="&apos;ARMGenFastISel.inc&apos; file not found">"ARMGenFastISel.inc"</span></u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>    <i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE">// Instruction selection routines.</i></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectLoad' data-type='bool (anonymous namespace)::ARMFastISel::SelectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE">SelectLoad</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="27I" title='I' data-type='const llvm::Instruction *' data-ref="27I">I</dfn>);</td></tr>
<tr><th id="168">168</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectStore' data-type='bool (anonymous namespace)::ARMFastISel::SelectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectStoreEPKN4llvm11InstructionE">SelectStore</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="28I" title='I' data-type='const llvm::Instruction *' data-ref="28I">I</dfn>);</td></tr>
<tr><th id="169">169</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectBranch' data-type='bool (anonymous namespace)::ARMFastISel::SelectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE">SelectBranch</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="29I" title='I' data-type='const llvm::Instruction *' data-ref="29I">I</dfn>);</td></tr>
<tr><th id="170">170</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel16SelectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectIndirectBr' data-type='bool (anonymous namespace)::ARMFastISel::SelectIndirectBr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectIndirectBrEPKN4llvm11InstructionE">SelectIndirectBr</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="30I" title='I' data-type='const llvm::Instruction *' data-ref="30I">I</dfn>);</td></tr>
<tr><th id="171">171</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectCmp' data-type='bool (anonymous namespace)::ARMFastISel::SelectCmp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectCmpEPKN4llvm11InstructionE">SelectCmp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="31I" title='I' data-type='const llvm::Instruction *' data-ref="31I">I</dfn>);</td></tr>
<tr><th id="172">172</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectFPExt' data-type='bool (anonymous namespace)::ARMFastISel::SelectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPExtEPKN4llvm11InstructionE">SelectFPExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="32I" title='I' data-type='const llvm::Instruction *' data-ref="32I">I</dfn>);</td></tr>
<tr><th id="173">173</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel13SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectFPTrunc' data-type='bool (anonymous namespace)::ARMFastISel::SelectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13SelectFPTruncEPKN4llvm11InstructionE">SelectFPTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="33I" title='I' data-type='const llvm::Instruction *' data-ref="33I">I</dfn>);</td></tr>
<tr><th id="174">174</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryIntOp' data-type='bool (anonymous namespace)::ARMFastISel::SelectBinaryIntOp(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="34I" title='I' data-type='const llvm::Instruction *' data-ref="34I">I</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="35ISDOpcode">ISDOpcode</dfn>);</td></tr>
<tr><th id="175">175</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryFPOp' data-type='bool (anonymous namespace)::ARMFastISel::SelectBinaryFPOp(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj">SelectBinaryFPOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="36I" title='I' data-type='const llvm::Instruction *' data-ref="36I">I</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="37ISDOpcode">ISDOpcode</dfn>);</td></tr>
<tr><th id="176">176</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectIToFP' data-type='bool (anonymous namespace)::ARMFastISel::SelectIToFP(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="38I" title='I' data-type='const llvm::Instruction *' data-ref="38I">I</dfn>, <em>bool</em> <dfn class="local col9 decl" id="39isSigned" title='isSigned' data-type='bool' data-ref="39isSigned">isSigned</dfn>);</td></tr>
<tr><th id="177">177</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectFPToI' data-type='bool (anonymous namespace)::ARMFastISel::SelectFPToI(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="40I" title='I' data-type='const llvm::Instruction *' data-ref="40I">I</dfn>, <em>bool</em> <dfn class="local col1 decl" id="41isSigned" title='isSigned' data-type='bool' data-ref="41isSigned">isSigned</dfn>);</td></tr>
<tr><th id="178">178</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectDiv' data-type='bool (anonymous namespace)::ARMFastISel::SelectDiv(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb">SelectDiv</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="42I" title='I' data-type='const llvm::Instruction *' data-ref="42I">I</dfn>, <em>bool</em> <dfn class="local col3 decl" id="43isSigned" title='isSigned' data-type='bool' data-ref="43isSigned">isSigned</dfn>);</td></tr>
<tr><th id="179">179</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectRem' data-type='bool (anonymous namespace)::ARMFastISel::SelectRem(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb">SelectRem</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="44I" title='I' data-type='const llvm::Instruction *' data-ref="44I">I</dfn>, <em>bool</em> <dfn class="local col5 decl" id="45isSigned" title='isSigned' data-type='bool' data-ref="45isSigned">isSigned</dfn>);</td></tr>
<tr><th id="180">180</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc" title='(anonymous namespace)::ARMFastISel::SelectCall' data-type='bool (anonymous namespace)::ARMFastISel::SelectCall(const llvm::Instruction * I, const char * IntrMemName)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc">SelectCall</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="46I" title='I' data-type='const llvm::Instruction *' data-ref="46I">I</dfn>, <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="47IntrMemName" title='IntrMemName' data-type='const char *' data-ref="47IntrMemName">IntrMemName</dfn>);</td></tr>
<tr><th id="181">181</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel19SelectIntrinsicCallERKN4llvm13IntrinsicInstE" title='(anonymous namespace)::ARMFastISel::SelectIntrinsicCall' data-type='bool (anonymous namespace)::ARMFastISel::SelectIntrinsicCall(const llvm::IntrinsicInst &amp; I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel19SelectIntrinsicCallERKN4llvm13IntrinsicInstE">SelectIntrinsicCall</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> &amp;<dfn class="local col8 decl" id="48I" title='I' data-type='const llvm::IntrinsicInst &amp;' data-ref="48I">I</dfn>);</td></tr>
<tr><th id="182">182</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectSelect' data-type='bool (anonymous namespace)::ARMFastISel::SelectSelect(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE">SelectSelect</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="49I" title='I' data-type='const llvm::Instruction *' data-ref="49I">I</dfn>);</td></tr>
<tr><th id="183">183</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectRet' data-type='bool (anonymous namespace)::ARMFastISel::SelectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE">SelectRet</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="50I" title='I' data-type='const llvm::Instruction *' data-ref="50I">I</dfn>);</td></tr>
<tr><th id="184">184</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectTrunc' data-type='bool (anonymous namespace)::ARMFastISel::SelectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectTruncEPKN4llvm11InstructionE">SelectTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="51I" title='I' data-type='const llvm::Instruction *' data-ref="51I">I</dfn>);</td></tr>
<tr><th id="185">185</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectIntExt' data-type='bool (anonymous namespace)::ARMFastISel::SelectIntExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE">SelectIntExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="52I" title='I' data-type='const llvm::Instruction *' data-ref="52I">I</dfn>);</td></tr>
<tr><th id="186">186</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMFastISel::SelectShift' data-type='bool (anonymous namespace)::ARMFastISel::SelectShift(const llvm::Instruction * I, ARM_AM::ShiftOpc ShiftTy)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE">SelectShift</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="53I" title='I' data-type='const llvm::Instruction *' data-ref="53I">I</dfn>, <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col4 decl" id="54ShiftTy" title='ShiftTy' data-type='ARM_AM::ShiftOpc' data-ref="54ShiftTy">ShiftTy</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <i  data-doc="_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv">// Utility routines.</i></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv" title='(anonymous namespace)::ARMFastISel::isPositionIndependent' data-type='bool (anonymous namespace)::ARMFastISel::isPositionIndependent() const' data-ref="_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv">isPositionIndependent</a>() <em>const</em>;</td></tr>
<tr><th id="191">191</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-type='bool (anonymous namespace)::ARMFastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="55Ty" title='Ty' data-type='llvm::Type *' data-ref="55Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col6 decl" id="56VT" title='VT' data-type='llvm::MVT &amp;' data-ref="56VT">VT</dfn>);</td></tr>
<tr><th id="192">192</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-type='bool (anonymous namespace)::ARMFastISel::isLoadTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="57Ty" title='Ty' data-type='llvm::Type *' data-ref="57Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col8 decl" id="58VT" title='VT' data-type='llvm::MVT &amp;' data-ref="58VT">VT</dfn>);</td></tr>
<tr><th id="193">193</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb" title='(anonymous namespace)::ARMFastISel::ARMEmitCmp' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitCmp(const llvm::Value * Src1Value, const llvm::Value * Src2Value, bool isZExt, bool isEquality)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb">ARMEmitCmp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="59Src1Value" title='Src1Value' data-type='const llvm::Value *' data-ref="59Src1Value">Src1Value</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="60Src2Value" title='Src2Value' data-type='const llvm::Value *' data-ref="60Src2Value">Src2Value</dfn>,</td></tr>
<tr><th id="194">194</th><td>                    <em>bool</em> <dfn class="local col1 decl" id="61isZExt" title='isZExt' data-type='bool' data-ref="61isZExt">isZExt</dfn>, <em>bool</em> <dfn class="local col2 decl" id="62isEquality" title='isEquality' data-type='bool' data-ref="62isEquality">isEquality</dfn>);</td></tr>
<tr><th id="195">195</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb" title='(anonymous namespace)::ARMFastISel::ARMEmitLoad' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitLoad(llvm::MVT VT, unsigned int &amp; ResultReg, (anonymous namespace)::Address &amp; Addr, unsigned int Alignment = 0, bool isZExt = true, bool allocReg = true)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb">ARMEmitLoad</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="63VT" title='VT' data-type='llvm::MVT' data-ref="63VT">VT</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="64ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="64ResultReg">ResultReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col5 decl" id="65Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="65Addr">Addr</dfn>,</td></tr>
<tr><th id="196">196</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="66Alignment" title='Alignment' data-type='unsigned int' data-ref="66Alignment">Alignment</dfn> = <var>0</var>, <em>bool</em> <dfn class="local col7 decl" id="67isZExt" title='isZExt' data-type='bool' data-ref="67isZExt">isZExt</dfn> = <b>true</b>,</td></tr>
<tr><th id="197">197</th><td>                     <em>bool</em> <dfn class="local col8 decl" id="68allocReg" title='allocReg' data-type='bool' data-ref="68allocReg">allocReg</dfn> = <b>true</b>);</td></tr>
<tr><th id="198">198</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj" title='(anonymous namespace)::ARMFastISel::ARMEmitStore' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitStore(llvm::MVT VT, unsigned int SrcReg, (anonymous namespace)::Address &amp; Addr, unsigned int Alignment = 0)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj">ARMEmitStore</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="69VT" title='VT' data-type='llvm::MVT' data-ref="69VT">VT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70SrcReg" title='SrcReg' data-type='unsigned int' data-ref="70SrcReg">SrcReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col1 decl" id="71Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="71Addr">Addr</dfn>,</td></tr>
<tr><th id="199">199</th><td>                      <em>unsigned</em> <dfn class="local col2 decl" id="72Alignment" title='Alignment' data-type='unsigned int' data-ref="72Alignment">Alignment</dfn> = <var>0</var>);</td></tr>
<tr><th id="200">200</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-type='bool (anonymous namespace)::ARMFastISel::ARMComputeAddress(const llvm::Value * Obj, (anonymous namespace)::Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="73Obj" title='Obj' data-type='const llvm::Value *' data-ref="73Obj">Obj</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col4 decl" id="74Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="74Addr">Addr</dfn>);</td></tr>
<tr><th id="201">201</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb" title='(anonymous namespace)::ARMFastISel::ARMSimplifyAddress' data-type='void (anonymous namespace)::ARMFastISel::ARMSimplifyAddress((anonymous namespace)::Address &amp; Addr, llvm::MVT VT, bool useAM3)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb">ARMSimplifyAddress</a>(<a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col5 decl" id="75Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="75Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="76VT" title='VT' data-type='llvm::MVT' data-ref="76VT">VT</dfn>, <em>bool</em> <dfn class="local col7 decl" id="77useAM3" title='useAM3' data-type='bool' data-ref="77useAM3">useAM3</dfn>);</td></tr>
<tr><th id="202">202</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMIsMemCpySmallEm" title='(anonymous namespace)::ARMFastISel::ARMIsMemCpySmall' data-type='bool (anonymous namespace)::ARMFastISel::ARMIsMemCpySmall(uint64_t Len)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMIsMemCpySmallEm">ARMIsMemCpySmall</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="78Len" title='Len' data-type='uint64_t' data-ref="78Len">Len</dfn>);</td></tr>
<tr><th id="203">203</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel21ARMTryEmitSmallMemCpyENS_7AddressES1_mj" title='(anonymous namespace)::ARMFastISel::ARMTryEmitSmallMemCpy' data-type='bool (anonymous namespace)::ARMFastISel::ARMTryEmitSmallMemCpy((anonymous namespace)::Address Dest, (anonymous namespace)::Address Src, uint64_t Len, unsigned int Alignment)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel21ARMTryEmitSmallMemCpyENS_7AddressES1_mj">ARMTryEmitSmallMemCpy</a>(<a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <dfn class="local col9 decl" id="79Dest" title='Dest' data-type='(anonymous namespace)::Address' data-ref="79Dest">Dest</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <dfn class="local col0 decl" id="80Src" title='Src' data-type='(anonymous namespace)::Address' data-ref="80Src">Src</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="81Len" title='Len' data-type='uint64_t' data-ref="81Len">Len</dfn>,</td></tr>
<tr><th id="204">204</th><td>                               <em>unsigned</em> <dfn class="local col2 decl" id="82Alignment" title='Alignment' data-type='unsigned int' data-ref="82Alignment">Alignment</dfn>);</td></tr>
<tr><th id="205">205</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMEmitIntExt(llvm::MVT SrcVT, unsigned int SrcReg, llvm::MVT DestVT, bool isZExt)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="83SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="83SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="84SrcReg" title='SrcReg' data-type='unsigned int' data-ref="84SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="85DestVT" title='DestVT' data-type='llvm::MVT' data-ref="85DestVT">DestVT</dfn>, <em>bool</em> <dfn class="local col6 decl" id="86isZExt" title='isZExt' data-type='bool' data-ref="86isZExt">isZExt</dfn>);</td></tr>
<tr><th id="206">206</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeFP' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMaterializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">ARMMaterializeFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col7 decl" id="87CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="87CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="88VT" title='VT' data-type='llvm::MVT' data-ref="88VT">VT</dfn>);</td></tr>
<tr><th id="207">207</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeInt' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMaterializeInt(const llvm::Constant * C, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE">ARMMaterializeInt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col9 decl" id="89C" title='C' data-type='const llvm::Constant *' data-ref="89C">C</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="90VT" title='VT' data-type='llvm::MVT' data-ref="90VT">VT</dfn>);</td></tr>
<tr><th id="208">208</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeGV' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMaterializeGV(const llvm::GlobalValue * GV, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">ARMMaterializeGV</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="91GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="91GV">GV</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="92VT" title='VT' data-type='llvm::MVT' data-ref="92VT">VT</dfn>);</td></tr>
<tr><th id="209">209</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj" title='(anonymous namespace)::ARMFastISel::ARMMoveToFPReg' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMoveToFPReg(llvm::MVT VT, unsigned int SrcReg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj">ARMMoveToFPReg</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="93VT" title='VT' data-type='llvm::MVT' data-ref="93VT">VT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94SrcReg" title='SrcReg' data-type='unsigned int' data-ref="94SrcReg">SrcReg</dfn>);</td></tr>
<tr><th id="210">210</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15ARMMoveToIntRegEN4llvm3MVTEj" title='(anonymous namespace)::ARMFastISel::ARMMoveToIntReg' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMoveToIntReg(llvm::MVT VT, unsigned int SrcReg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMMoveToIntRegEN4llvm3MVTEj">ARMMoveToIntReg</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="95VT" title='VT' data-type='llvm::MVT' data-ref="95VT">VT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96SrcReg" title='SrcReg' data-type='unsigned int' data-ref="96SrcReg">SrcReg</dfn>);</td></tr>
<tr><th id="211">211</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb" title='(anonymous namespace)::ARMFastISel::ARMSelectCallOp' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMSelectCallOp(bool UseReg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb">ARMSelectCallOp</a>(<em>bool</em> <dfn class="local col7 decl" id="97UseReg" title='UseReg' data-type='bool' data-ref="97UseReg">UseReg</dfn>);</td></tr>
<tr><th id="212">212</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueEjNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMLowerPICELF' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMLowerPICELF(const llvm::GlobalValue * GV, unsigned int Align, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueEjNS1_3MVTE">ARMLowerPICELF</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="98GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="98GV">GV</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="99Align" title='Align' data-type='unsigned int' data-ref="99Align">Align</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="100VT" title='VT' data-type='llvm::MVT' data-ref="100VT">VT</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel17getTargetLoweringEv" title='(anonymous namespace)::ARMFastISel::getTargetLowering' data-type='const llvm::TargetLowering * (anonymous namespace)::ARMFastISel::getTargetLowering()' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17getTargetLoweringEv">getTargetLowering</dfn>() { <b>return</b> &amp;<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='a' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>; }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">// Call handling routines.</i></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-type='CCAssignFn * (anonymous namespace)::ARMFastISel::CCAssignFnForCall(CallingConv::ID CC, bool Return, bool isVarArg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</a>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="101CC" title='CC' data-type='CallingConv::ID' data-ref="101CC">CC</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                  <em>bool</em> <dfn class="local col2 decl" id="102Return" title='Return' data-type='bool' data-ref="102Return">Return</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                  <em>bool</em> <dfn class="local col3 decl" id="103isVarArg" title='isVarArg' data-type='bool' data-ref="103isVarArg">isVarArg</dfn>);</td></tr>
<tr><th id="221">221</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::ARMFastISel::ProcessCallArgs' data-type='bool (anonymous namespace)::ARMFastISel::ProcessCallArgs(SmallVectorImpl&lt;llvm::Value *&gt; &amp; Args, SmallVectorImpl&lt;unsigned int&gt; &amp; ArgRegs, SmallVectorImpl&lt;llvm::MVT&gt; &amp; ArgVTs, SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp; ArgFlags, SmallVectorImpl&lt;unsigned int&gt; &amp; RegArgs, CallingConv::ID CC, unsigned int &amp; NumBytes, bool isVarArg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">ProcessCallArgs</a>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt; &amp;<dfn class="local col4 decl" id="104Args" title='Args' data-type='SmallVectorImpl&lt;llvm::Value *&gt; &amp;' data-ref="104Args">Args</dfn>,</td></tr>
<tr><th id="222">222</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="105ArgRegs" title='ArgRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="105ArgRegs">ArgRegs</dfn>,</td></tr>
<tr><th id="223">223</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; &amp;<dfn class="local col6 decl" id="106ArgVTs" title='ArgVTs' data-type='SmallVectorImpl&lt;llvm::MVT&gt; &amp;' data-ref="106ArgVTs">ArgVTs</dfn>,</td></tr>
<tr><th id="224">224</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>&gt; &amp;<dfn class="local col7 decl" id="107ArgFlags" title='ArgFlags' data-type='SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp;' data-ref="107ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="225">225</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="108RegArgs" title='RegArgs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="108RegArgs">RegArgs</dfn>,</td></tr>
<tr><th id="226">226</th><td>                         <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="109CC" title='CC' data-type='CallingConv::ID' data-ref="109CC">CC</dfn>,</td></tr>
<tr><th id="227">227</th><td>                         <em>unsigned</em> &amp;<dfn class="local col0 decl" id="110NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="110NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="228">228</th><td>                         <em>bool</em> <dfn class="local col1 decl" id="111isVarArg" title='isVarArg' data-type='bool' data-ref="111isVarArg">isVarArg</dfn>);</td></tr>
<tr><th id="229">229</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE" title='(anonymous namespace)::ARMFastISel::getLibcallReg' data-type='unsigned int (anonymous namespace)::ARMFastISel::getLibcallReg(const llvm::Twine &amp; Name)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE">getLibcallReg</a>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col2 decl" id="112Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="112Name">Name</dfn>);</td></tr>
<tr><th id="230">230</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb" title='(anonymous namespace)::ARMFastISel::FinishCall' data-type='bool (anonymous namespace)::ARMFastISel::FinishCall(llvm::MVT RetVT, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedRegs, const llvm::Instruction * I, CallingConv::ID CC, unsigned int &amp; NumBytes, bool isVarArg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb">FinishCall</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="113RetVT" title='RetVT' data-type='llvm::MVT' data-ref="113RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="114UsedRegs" title='UsedRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="114UsedRegs">UsedRegs</dfn>,</td></tr>
<tr><th id="231">231</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="115I" title='I' data-type='const llvm::Instruction *' data-ref="115I">I</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="116CC" title='CC' data-type='CallingConv::ID' data-ref="116CC">CC</dfn>,</td></tr>
<tr><th id="232">232</th><td>                    <em>unsigned</em> &amp;<dfn class="local col7 decl" id="117NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="117NumBytes">NumBytes</dfn>, <em>bool</em> <dfn class="local col8 decl" id="118isVarArg" title='isVarArg' data-type='bool' data-ref="118isVarArg">isVarArg</dfn>);</td></tr>
<tr><th id="233">233</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE" title='(anonymous namespace)::ARMFastISel::ARMEmitLibcall' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitLibcall(const llvm::Instruction * I, RTLIB::Libcall Call)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">ARMEmitLibcall</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="119I" title='I' data-type='const llvm::Instruction *' data-ref="119I">I</dfn>, <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall">Libcall</a> <dfn class="local col0 decl" id="120Call" title='Call' data-type='RTLIB::Libcall' data-ref="120Call">Call</dfn>);</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel13isARMNEONPredEPKN4llvm12MachineInstrE">// OptionalDef handling routines.</i></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel13isARMNEONPredEPKN4llvm12MachineInstrE" title='(anonymous namespace)::ARMFastISel::isARMNEONPred' data-type='bool (anonymous namespace)::ARMFastISel::isARMNEONPred(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13isARMNEONPredEPKN4llvm12MachineInstrE">isARMNEONPred</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="121MI">MI</dfn>);</td></tr>
<tr><th id="238">238</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb" title='(anonymous namespace)::ARMFastISel::DefinesOptionalPredicate' data-type='bool (anonymous namespace)::ARMFastISel::DefinesOptionalPredicate(llvm::MachineInstr * MI, bool * CPSR)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb">DefinesOptionalPredicate</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="122MI" title='MI' data-type='llvm::MachineInstr *' data-ref="122MI">MI</dfn>, <em>bool</em> *<dfn class="local col3 decl" id="123CPSR" title='CPSR' data-type='bool *' data-ref="123CPSR">CPSR</dfn>);</td></tr>
<tr><th id="239">239</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-type='const llvm::MachineInstrBuilder &amp; (anonymous namespace)::ARMFastISel::AddOptionalDefs(const llvm::MachineInstrBuilder &amp; MIB)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="124MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="124MIB">MIB</dfn>);</td></tr>
<tr><th id="240">240</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb" title='(anonymous namespace)::ARMFastISel::AddLoadStoreOperands' data-type='void (anonymous namespace)::ARMFastISel::AddLoadStoreOperands(llvm::MVT VT, (anonymous namespace)::Address &amp; Addr, const llvm::MachineInstrBuilder &amp; MIB, MachineMemOperand::Flags Flags, bool useAM3)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb">AddLoadStoreOperands</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="125VT" title='VT' data-type='llvm::MVT' data-ref="125VT">VT</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col6 decl" id="126Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="126Addr">Addr</dfn>,</td></tr>
<tr><th id="241">241</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="127MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="127MIB">MIB</dfn>,</td></tr>
<tr><th id="242">242</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col8 decl" id="128Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="128Flags">Flags</dfn>, <em>bool</em> <dfn class="local col9 decl" id="129useAM3" title='useAM3' data-type='bool' data-ref="129useAM3">useAM3</dfn>);</td></tr>
<tr><th id="243">243</th><td>};</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb">// DefinesOptionalPredicate - This is different from DefinesPredicate in that</i></td></tr>
<tr><th id="248">248</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb">// we don't care about implicit defs here, just places we'll need to add a</i></td></tr>
<tr><th id="249">249</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb">// default CCReg argument. Sets CPSR if we're setting CPSR instead of CCR.</i></td></tr>
<tr><th id="250">250</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb" title='(anonymous namespace)::ARMFastISel::DefinesOptionalPredicate' data-type='bool (anonymous namespace)::ARMFastISel::DefinesOptionalPredicate(llvm::MachineInstr * MI, bool * CPSR)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb">DefinesOptionalPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="130MI" title='MI' data-type='llvm::MachineInstr *' data-ref="130MI">MI</dfn>, <em>bool</em> *<dfn class="local col1 decl" id="131CPSR" title='CPSR' data-type='bool *' data-ref="131CPSR">CPSR</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (!<a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE" title='llvm::MachineInstr::hasOptionalDef' data-ref="_ZNK4llvm12MachineInstr14hasOptionalDefENS0_9QueryTypeE">hasOptionalDef</a>())</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i>// Look to see if our OptionalDef is defining CPSR or CCR.</i></td></tr>
<tr><th id="255">255</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="132MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="132MO">MO</dfn> : <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#132MO" title='MO' data-ref="132MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) <b>continue</b>;</td></tr>
<tr><th id="257">257</th><td>    <b>if</b> (MO.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="258">258</th><td>      *<a class="local col1 ref" href="#131CPSR" title='CPSR' data-ref="131CPSR">CPSR</a> = <b>true</b>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel13isARMNEONPredEPKN4llvm12MachineInstrE" title='(anonymous namespace)::ARMFastISel::isARMNEONPred' data-type='bool (anonymous namespace)::ARMFastISel::isARMNEONPred(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13isARMNEONPredEPKN4llvm12MachineInstrE">isARMNEONPred</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="133MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="133MI">MI</dfn>) {</td></tr>
<tr><th id="264">264</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="134MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="134MCID">MCID</dfn> = <a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i>// If we're a thumb2 or not NEON function we'll be handled via isPredicable.</i></td></tr>
<tr><th id="267">267</th><td>  <b>if</b> ((<a class="local col4 ref" href="#134MCID" title='MCID' data-ref="134MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainMask" title='llvm::ARMII::DomainMask' data-ref="llvm::ARMII::DomainMask">DomainMask</a>) != <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::DomainNEON" title='llvm::ARMII::DomainNEON' data-ref="llvm::ARMII::DomainNEON">DomainNEON</a> ||</td></tr>
<tr><th id="268">268</th><td>       <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::AFI" title='(anonymous namespace)::ARMFastISel::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>())</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <a class="local col3 ref" href="#133MI" title='MI' data-ref="133MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>();</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col5 decl" id="135opInfo" title='opInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="135opInfo">opInfo</dfn> : <a class="local col4 ref" href="#134MCID" title='MCID' data-ref="134MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8operandsEv" title='llvm::MCInstrDesc::operands' data-ref="_ZNK4llvm11MCInstrDesc8operandsEv">operands</a>())</td></tr>
<tr><th id="272">272</th><td>    <b>if</b> (<a class="local col5 ref" href="#135opInfo" title='opInfo' data-ref="135opInfo">opInfo</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>())</td></tr>
<tr><th id="273">273</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">// If the machine is predicable go ahead and add the predicate operands, if</i></td></tr>
<tr><th id="279">279</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">// it needs default CC operands add those.</i></td></tr>
<tr><th id="280">280</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">// TODO: If we want to support thumb1 then we'll need to deal with optional</i></td></tr>
<tr><th id="281">281</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">// CPSR defs that need to be added before the remaining operands. See s_cc_out</i></td></tr>
<tr><th id="282">282</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">// for descriptions why.</i></td></tr>
<tr><th id="283">283</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;</td></tr>
<tr><th id="284">284</th><td><a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-type='const llvm::MachineInstrBuilder &amp; (anonymous namespace)::ARMFastISel::AddOptionalDefs(const llvm::MachineInstrBuilder &amp; MIB)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="136MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="136MIB">MIB</dfn>) {</td></tr>
<tr><th id="285">285</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="137MI" title='MI' data-type='llvm::MachineInstr *' data-ref="137MI">MI</dfn> = &amp;*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#136MIB" title='MIB' data-ref="136MIB">MIB</a>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i>// Do we use a predicate? or...</i></td></tr>
<tr><th id="288">288</th><td><i>  // Are we NEON in ARM mode and have a predicate operand? If so, I know</i></td></tr>
<tr><th id="289">289</th><td><i>  // we're not predicable but add it anyways.</i></td></tr>
<tr><th id="290">290</th><td>  <b>if</b> (isARMNEONPred(MI))</td></tr>
<tr><th id="291">291</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i>// Do we optionally set a predicate?  Preds is size &gt; 0 iff the predicate</i></td></tr>
<tr><th id="294">294</th><td><i>  // defines CPSR. All other OptionalDefines in ARM are the CCR register.</i></td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="local col8 decl" id="138CPSR" title='CPSR' data-type='bool' data-ref="138CPSR">CPSR</dfn> = <b>false</b>;</td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb" title='(anonymous namespace)::ARMFastISel::DefinesOptionalPredicate' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel24DefinesOptionalPredicateEPN4llvm12MachineInstrEPb">DefinesOptionalPredicate</a>(<a class="local col7 ref" href="#137MI" title='MI' data-ref="137MI">MI</a>, &amp;<a class="local col8 ref" href="#138CPSR" title='CPSR' data-ref="138CPSR">CPSR</a>))</td></tr>
<tr><th id="297">297</th><td>    <a class="local col6 ref" href="#136MIB" title='MIB' data-ref="136MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#138CPSR" title='CPSR' data-ref="138CPSR">CPSR</a> ? <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>() : <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="298">298</th><td>  <b>return</b> <a class="local col6 ref" href="#136MIB" title='MIB' data-ref="136MIB">MIB</a>;</td></tr>
<tr><th id="299">299</th><td>}</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb" title='(anonymous namespace)::ARMFastISel::fastEmitInst_r' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_r(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_rEjPKN4llvm19TargetRegisterClassEjb">fastEmitInst_r</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="139MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="139MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="140RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="140RC">RC</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                     <em>unsigned</em> <dfn class="local col1 decl" id="141Op0" title='Op0' data-type='unsigned int' data-ref="141Op0">Op0</dfn>, <em>bool</em> <dfn class="local col2 decl" id="142Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="142Op0IsKill">Op0IsKill</dfn>) {</td></tr>
<tr><th id="304">304</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="143ResultReg" title='ResultReg' data-type='unsigned int' data-ref="143ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col0 ref" href="#140RC" title='RC' data-ref="140RC">RC</a>);</td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="144II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="144II">II</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#139MachineInstOpcode" title='MachineInstOpcode' data-ref="139MachineInstOpcode">MachineInstOpcode</a>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <i>// Make sure the input operand is sufficiently constrained to be legal</i></td></tr>
<tr><th id="308">308</th><td><i>  // for this instruction.</i></td></tr>
<tr><th id="309">309</th><td>  <a class="local col1 ref" href="#141Op0" title='Op0' data-ref="141Op0">Op0</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col4 ref" href="#144II" title='II' data-ref="144II">II</a>, <a class="local col1 ref" href="#141Op0" title='Op0' data-ref="141Op0">Op0</a>, <var>1</var>);</td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (<a class="local col4 ref" href="#144II" title='II' data-ref="144II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="311">311</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#144II" title='II' data-ref="144II">II</a>,</td></tr>
<tr><th id="312">312</th><td>                            <a class="local col3 ref" href="#143ResultReg" title='ResultReg' data-ref="143ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#141Op0" title='Op0' data-ref="141Op0">Op0</a>, <a class="local col2 ref" href="#142Op0IsKill" title='Op0IsKill' data-ref="142Op0IsKill">Op0IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>));</td></tr>
<tr><th id="313">313</th><td>  } <b>else</b> {</td></tr>
<tr><th id="314">314</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#144II" title='II' data-ref="144II">II</a>)</td></tr>
<tr><th id="315">315</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#141Op0" title='Op0' data-ref="141Op0">Op0</a>, <a class="local col2 ref" href="#142Op0IsKill" title='Op0IsKill' data-ref="142Op0IsKill">Op0IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>));</td></tr>
<tr><th id="316">316</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="317">317</th><td>                   <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#143ResultReg" title='ResultReg' data-ref="143ResultReg">ResultReg</a>)</td></tr>
<tr><th id="318">318</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#144II" title='II' data-ref="144II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<var>0</var>]));</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td>  <b>return</b> <a class="local col3 ref" href="#143ResultReg" title='ResultReg' data-ref="143ResultReg">ResultReg</a>;</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb" title='(anonymous namespace)::ARMFastISel::fastEmitInst_rr' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_rr(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_rrEjPKN4llvm19TargetRegisterClassEjbjb">fastEmitInst_rr</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="145MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="145MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="146RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="146RC">RC</dfn>,</td></tr>
<tr><th id="325">325</th><td>                                      <em>unsigned</em> <dfn class="local col7 decl" id="147Op0" title='Op0' data-type='unsigned int' data-ref="147Op0">Op0</dfn>, <em>bool</em> <dfn class="local col8 decl" id="148Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="148Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="326">326</th><td>                                      <em>unsigned</em> <dfn class="local col9 decl" id="149Op1" title='Op1' data-type='unsigned int' data-ref="149Op1">Op1</dfn>, <em>bool</em> <dfn class="local col0 decl" id="150Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="150Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="327">327</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151ResultReg" title='ResultReg' data-type='unsigned int' data-ref="151ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#146RC" title='RC' data-ref="146RC">RC</a>);</td></tr>
<tr><th id="328">328</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="152II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="152II">II</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#145MachineInstOpcode" title='MachineInstOpcode' data-ref="145MachineInstOpcode">MachineInstOpcode</a>);</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <i>// Make sure the input operands are sufficiently constrained to be legal</i></td></tr>
<tr><th id="331">331</th><td><i>  // for this instruction.</i></td></tr>
<tr><th id="332">332</th><td>  <a class="local col7 ref" href="#147Op0" title='Op0' data-ref="147Op0">Op0</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col2 ref" href="#152II" title='II' data-ref="152II">II</a>, <a class="local col7 ref" href="#147Op0" title='Op0' data-ref="147Op0">Op0</a>, <var>1</var>);</td></tr>
<tr><th id="333">333</th><td>  <a class="local col9 ref" href="#149Op1" title='Op1' data-ref="149Op1">Op1</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col2 ref" href="#152II" title='II' data-ref="152II">II</a>, <a class="local col9 ref" href="#149Op1" title='Op1' data-ref="149Op1">Op1</a>, <var>2</var>);</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <b>if</b> (<a class="local col2 ref" href="#152II" title='II' data-ref="152II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="336">336</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(</td></tr>
<tr><th id="337">337</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col2 ref" href="#152II" title='II' data-ref="152II">II</a>, <a class="local col1 ref" href="#151ResultReg" title='ResultReg' data-ref="151ResultReg">ResultReg</a>)</td></tr>
<tr><th id="338">338</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#147Op0" title='Op0' data-ref="147Op0">Op0</a>, <a class="local col8 ref" href="#148Op0IsKill" title='Op0IsKill' data-ref="148Op0IsKill">Op0IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="339">339</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#149Op1" title='Op1' data-ref="149Op1">Op1</a>, <a class="local col0 ref" href="#150Op1IsKill" title='Op1IsKill' data-ref="150Op1IsKill">Op1IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>));</td></tr>
<tr><th id="340">340</th><td>  } <b>else</b> {</td></tr>
<tr><th id="341">341</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col2 ref" href="#152II" title='II' data-ref="152II">II</a>)</td></tr>
<tr><th id="342">342</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col7 ref" href="#147Op0" title='Op0' data-ref="147Op0">Op0</a>, <a class="local col8 ref" href="#148Op0IsKill" title='Op0IsKill' data-ref="148Op0IsKill">Op0IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="343">343</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#149Op1" title='Op1' data-ref="149Op1">Op1</a>, <a class="local col0 ref" href="#150Op1IsKill" title='Op1IsKill' data-ref="150Op1IsKill">Op1IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>));</td></tr>
<tr><th id="344">344</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="345">345</th><td>                           <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col1 ref" href="#151ResultReg" title='ResultReg' data-ref="151ResultReg">ResultReg</a>)</td></tr>
<tr><th id="346">346</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#152II" title='II' data-ref="152II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<var>0</var>]));</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <a class="local col1 ref" href="#151ResultReg" title='ResultReg' data-ref="151ResultReg">ResultReg</a>;</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm" title='(anonymous namespace)::ARMFastISel::fastEmitInst_ri' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_ri(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, unsigned int Op0, bool Op0IsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15fastEmitInst_riEjPKN4llvm19TargetRegisterClassEjbm">fastEmitInst_ri</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="153MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="153MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="154RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="154RC">RC</dfn>,</td></tr>
<tr><th id="353">353</th><td>                                      <em>unsigned</em> <dfn class="local col5 decl" id="155Op0" title='Op0' data-type='unsigned int' data-ref="155Op0">Op0</dfn>, <em>bool</em> <dfn class="local col6 decl" id="156Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="156Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="157Imm" title='Imm' data-type='uint64_t' data-ref="157Imm">Imm</dfn>) {</td></tr>
<tr><th id="355">355</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158ResultReg" title='ResultReg' data-type='unsigned int' data-ref="158ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#154RC" title='RC' data-ref="154RC">RC</a>);</td></tr>
<tr><th id="356">356</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="159II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="159II">II</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#153MachineInstOpcode" title='MachineInstOpcode' data-ref="153MachineInstOpcode">MachineInstOpcode</a>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i>// Make sure the input operand is sufficiently constrained to be legal</i></td></tr>
<tr><th id="359">359</th><td><i>  // for this instruction.</i></td></tr>
<tr><th id="360">360</th><td>  <a class="local col5 ref" href="#155Op0" title='Op0' data-ref="155Op0">Op0</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col9 ref" href="#159II" title='II' data-ref="159II">II</a>, <a class="local col5 ref" href="#155Op0" title='Op0' data-ref="155Op0">Op0</a>, <var>1</var>);</td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="local col9 ref" href="#159II" title='II' data-ref="159II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="362">362</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(</td></tr>
<tr><th id="363">363</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col9 ref" href="#159II" title='II' data-ref="159II">II</a>, <a class="local col8 ref" href="#158ResultReg" title='ResultReg' data-ref="158ResultReg">ResultReg</a>)</td></tr>
<tr><th id="364">364</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#155Op0" title='Op0' data-ref="155Op0">Op0</a>, <a class="local col6 ref" href="#156Op0IsKill" title='Op0IsKill' data-ref="156Op0IsKill">Op0IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="365">365</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#157Imm" title='Imm' data-ref="157Imm">Imm</a>));</td></tr>
<tr><th id="366">366</th><td>  } <b>else</b> {</td></tr>
<tr><th id="367">367</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col9 ref" href="#159II" title='II' data-ref="159II">II</a>)</td></tr>
<tr><th id="368">368</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#155Op0" title='Op0' data-ref="155Op0">Op0</a>, <a class="local col6 ref" href="#156Op0IsKill" title='Op0IsKill' data-ref="156Op0IsKill">Op0IsKill</a> * <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill">Kill</a>)</td></tr>
<tr><th id="369">369</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#157Imm" title='Imm' data-ref="157Imm">Imm</a>));</td></tr>
<tr><th id="370">370</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="371">371</th><td>                           <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col8 ref" href="#158ResultReg" title='ResultReg' data-ref="158ResultReg">ResultReg</a>)</td></tr>
<tr><th id="372">372</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#159II" title='II' data-ref="159II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<var>0</var>]));</td></tr>
<tr><th id="373">373</th><td>  }</td></tr>
<tr><th id="374">374</th><td>  <b>return</b> <a class="local col8 ref" href="#158ResultReg" title='ResultReg' data-ref="158ResultReg">ResultReg</a>;</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_iEjPKN4llvm19TargetRegisterClassEm" title='(anonymous namespace)::ARMFastISel::fastEmitInst_i' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastEmitInst_i(unsigned int MachineInstOpcode, const llvm::TargetRegisterClass * RC, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14fastEmitInst_iEjPKN4llvm19TargetRegisterClassEm">fastEmitInst_i</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="160MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="160MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="378">378</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="161RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="161RC">RC</dfn>,</td></tr>
<tr><th id="379">379</th><td>                                     <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="162Imm" title='Imm' data-type='uint64_t' data-ref="162Imm">Imm</dfn>) {</td></tr>
<tr><th id="380">380</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="163ResultReg" title='ResultReg' data-type='unsigned int' data-ref="163ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col1 ref" href="#161RC" title='RC' data-ref="161RC">RC</a>);</td></tr>
<tr><th id="381">381</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="164II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="164II">II</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#160MachineInstOpcode" title='MachineInstOpcode' data-ref="160MachineInstOpcode">MachineInstOpcode</a>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <b>if</b> (<a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="384">384</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a>,</td></tr>
<tr><th id="385">385</th><td>                            <a class="local col3 ref" href="#163ResultReg" title='ResultReg' data-ref="163ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#162Imm" title='Imm' data-ref="162Imm">Imm</a>));</td></tr>
<tr><th id="386">386</th><td>  } <b>else</b> {</td></tr>
<tr><th id="387">387</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a>)</td></tr>
<tr><th id="388">388</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#162Imm" title='Imm' data-ref="162Imm">Imm</a>));</td></tr>
<tr><th id="389">389</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="390">390</th><td>                           <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#163ResultReg" title='ResultReg' data-ref="163ResultReg">ResultReg</a>)</td></tr>
<tr><th id="391">391</th><td>                   .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>[<var>0</var>]));</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td>  <b>return</b> <a class="local col3 ref" href="#163ResultReg" title='ResultReg' data-ref="163ResultReg">ResultReg</a>;</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj">// TODO: Don't worry about 64-bit now, but when this is fixed remove the</i></td></tr>
<tr><th id="397">397</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj">// checks from the various callers.</i></td></tr>
<tr><th id="398">398</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj" title='(anonymous namespace)::ARMFastISel::ARMMoveToFPReg' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMoveToFPReg(llvm::MVT VT, unsigned int SrcReg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj">ARMMoveToFPReg</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="165VT" title='VT' data-type='llvm::MVT' data-ref="165VT">VT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="166SrcReg" title='SrcReg' data-type='unsigned int' data-ref="166SrcReg">SrcReg</dfn>) {</td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (<a class="local col5 ref" href="#165VT" title='VT' data-ref="165VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167MoveReg" title='MoveReg' data-type='unsigned int' data-ref="167MoveReg">MoveReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#165VT" title='VT' data-ref="165VT">VT</a>));</td></tr>
<tr><th id="402">402</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="403">403</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace"><span class='error' title="no member named &apos;VMOVSR&apos; in namespace &apos;llvm::ARM&apos;; did you mean &apos;llvm::ARMISD::VMOVSR&apos;?">ARM</span>::<a class="enum" href="ARMISelLowering.h.html#llvm::ARMISD::NodeType::VMOVSR" title='llvm::ARMISD::NodeType::VMOVSR' data-ref="llvm::ARMISD::NodeType::VMOVSR">VMOVSR</a></span>), <a class="local col7 ref" href="#167MoveReg" title='MoveReg' data-ref="167MoveReg">MoveReg</a>)</td></tr>
<tr><th id="404">404</th><td>                  .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#166SrcReg" title='SrcReg' data-ref="166SrcReg">SrcReg</a>));</td></tr>
<tr><th id="405">405</th><td>  <b>return</b> <a class="local col7 ref" href="#167MoveReg" title='MoveReg' data-ref="167MoveReg">MoveReg</a>;</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15ARMMoveToIntRegEN4llvm3MVTEj" title='(anonymous namespace)::ARMFastISel::ARMMoveToIntReg' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMoveToIntReg(llvm::MVT VT, unsigned int SrcReg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMMoveToIntRegEN4llvm3MVTEj">ARMMoveToIntReg</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="168VT" title='VT' data-type='llvm::MVT' data-ref="168VT">VT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="169SrcReg" title='SrcReg' data-type='unsigned int' data-ref="169SrcReg">SrcReg</dfn>) {</td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="local col8 ref" href="#168VT" title='VT' data-ref="168VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="170MoveReg" title='MoveReg' data-type='unsigned int' data-ref="170MoveReg">MoveReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#168VT" title='VT' data-ref="168VT">VT</a>));</td></tr>
<tr><th id="412">412</th><td>  AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="413">413</th><td>                          TII.get(ARM::<span class='error' title="no member named &apos;VMOVRS&apos; in namespace &apos;llvm::ARM&apos;">VMOVRS</span>), MoveReg)</td></tr>
<tr><th id="414">414</th><td>                  .addReg(SrcReg));</td></tr>
<tr><th id="415">415</th><td>  <b>return</b> <a class="local col0 ref" href="#170MoveReg" title='MoveReg' data-ref="170MoveReg">MoveReg</a>;</td></tr>
<tr><th id="416">416</th><td>}</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">// For double width floating point we need to materialize two constants</i></td></tr>
<tr><th id="419">419</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">// (the high and the low) into integer registers then use a move to get</i></td></tr>
<tr><th id="420">420</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">// the combined constant into an FP reg.</i></td></tr>
<tr><th id="421">421</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeFP' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMaterializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">ARMMaterializeFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col1 decl" id="171CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="171CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="172VT" title='VT' data-type='llvm::MVT' data-ref="172VT">VT</dfn>) {</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="local col3 decl" id="173Val" title='Val' data-type='const llvm::APFloat' data-ref="173Val">Val</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKS0_" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKS0_"></a><a class="local col1 ref" href="#171CFP" title='CFP' data-ref="171CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="423">423</th><td>  <em>bool</em> <dfn class="local col4 decl" id="174is64bit" title='is64bit' data-type='bool' data-ref="174is64bit">is64bit</dfn> = <a class="local col2 ref" href="#172VT" title='VT' data-ref="172VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// This checks to see if we can use VFP3 instructions to materialize</i></td></tr>
<tr><th id="426">426</th><td><i>  // a constant, otherwise we have to go through the constant pool.</i></td></tr>
<tr><th id="427">427</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::TargetLoweringBase::isFPImmLegal' data-ref="_ZNK4llvm18TargetLoweringBase12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</a>(<a class="local col3 ref" href="#173Val" title='Val' data-ref="173Val">Val</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#172VT" title='VT' data-ref="172VT">VT</a>)) {</td></tr>
<tr><th id="428">428</th><td>    <em>int</em> <dfn class="local col5 decl" id="175Imm" title='Imm' data-type='int' data-ref="175Imm">Imm</dfn>;</td></tr>
<tr><th id="429">429</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="176Opc" title='Opc' data-type='unsigned int' data-ref="176Opc">Opc</dfn>;</td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col4 ref" href="#174is64bit" title='is64bit' data-ref="174is64bit">is64bit</a>) {</td></tr>
<tr><th id="431">431</th><td>      <a class="local col5 ref" href="#175Imm" title='Imm' data-ref="175Imm">Imm</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM10getFP64ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP64Imm' data-ref="_ZN4llvm6ARM_AM10getFP64ImmERKNS_7APFloatE">getFP64Imm</a>(<a class="local col3 ref" href="#173Val" title='Val' data-ref="173Val">Val</a>);</td></tr>
<tr><th id="432">432</th><td>      Opc = ARM::<span class='error' title="no member named &apos;FCONSTD&apos; in namespace &apos;llvm::ARM&apos;">FCONSTD</span>;</td></tr>
<tr><th id="433">433</th><td>    } <b>else</b> {</td></tr>
<tr><th id="434">434</th><td>      <a class="local col5 ref" href="#175Imm" title='Imm' data-ref="175Imm">Imm</a> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM10getFP32ImmERKNS_7APFloatE" title='llvm::ARM_AM::getFP32Imm' data-ref="_ZN4llvm6ARM_AM10getFP32ImmERKNS_7APFloatE">getFP32Imm</a>(<a class="local col3 ref" href="#173Val" title='Val' data-ref="173Val">Val</a>);</td></tr>
<tr><th id="435">435</th><td>      Opc = ARM::<span class='error' title="no member named &apos;FCONSTS&apos; in namespace &apos;llvm::ARM&apos;">FCONSTS</span>;</td></tr>
<tr><th id="436">436</th><td>    }</td></tr>
<tr><th id="437">437</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="177DestReg" title='DestReg' data-type='unsigned int' data-ref="177DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#172VT" title='VT' data-ref="172VT">VT</a>));</td></tr>
<tr><th id="438">438</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="439">439</th><td>                            <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#176Opc" title='Opc' data-ref="176Opc">Opc</a>), <a class="local col7 ref" href="#177DestReg" title='DestReg' data-ref="177DestReg">DestReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#175Imm" title='Imm' data-ref="175Imm">Imm</a>));</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <a class="local col7 ref" href="#177DestReg" title='DestReg' data-ref="177DestReg">DestReg</a>;</td></tr>
<tr><th id="441">441</th><td>  }</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// Require VFP2 for loading fp constants.</i></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <i>// MachineConstantPool wants an explicit alignment.</i></td></tr>
<tr><th id="447">447</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="178Align" title='Align' data-type='unsigned int' data-ref="178Align">Align</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col1 ref" href="#171CFP" title='CFP' data-ref="171CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (<a class="local col8 ref" href="#178Align" title='Align' data-ref="178Align">Align</a> == <var>0</var>) {</td></tr>
<tr><th id="449">449</th><td>    <i>// TODO: Figure out if this is correct.</i></td></tr>
<tr><th id="450">450</th><td>    <a class="local col8 ref" href="#178Align" title='Align' data-ref="178Align">Align</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col1 ref" href="#171CFP" title='CFP' data-ref="171CFP">CFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="451">451</th><td>  }</td></tr>
<tr><th id="452">452</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="179Idx" title='Idx' data-type='unsigned int' data-ref="179Idx">Idx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP">MCP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>&gt;(<a class="local col1 ref" href="#171CFP" title='CFP' data-ref="171CFP">CFP</a>), <a class="local col8 ref" href="#178Align" title='Align' data-ref="178Align">Align</a>);</td></tr>
<tr><th id="453">453</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="180DestReg" title='DestReg' data-type='unsigned int' data-ref="180DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#172VT" title='VT' data-ref="172VT">VT</a>));</td></tr>
<tr><th id="454">454</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181Opc" title='Opc' data-type='unsigned int' data-ref="181Opc">Opc</dfn> = is64bit ? ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span> : ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>;</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <i>// The extra reg is for addrmode5.</i></td></tr>
<tr><th id="457">457</th><td>  AddOptionalDefs(</td></tr>
<tr><th id="458">458</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc), DestReg)</td></tr>
<tr><th id="459">459</th><td>          .addConstantPoolIndex(Idx)</td></tr>
<tr><th id="460">460</th><td>          .addReg(<var>0</var>));</td></tr>
<tr><th id="461">461</th><td>  <b>return</b> <a class="local col0 ref" href="#180DestReg" title='DestReg' data-ref="180DestReg">DestReg</a>;</td></tr>
<tr><th id="462">462</th><td>}</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeInt' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMaterializeInt(const llvm::Constant * C, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE">ARMMaterializeInt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col2 decl" id="182C" title='C' data-type='const llvm::Constant *' data-ref="182C">C</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="183VT" title='VT' data-type='llvm::MVT' data-ref="183VT">VT</dfn>) {</td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (<a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <i>// If we can do this in a single instruction without a constant pool entry</i></td></tr>
<tr><th id="469">469</th><td><i>  // do so now.</i></td></tr>
<tr><th id="470">470</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col4 decl" id="184CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="184CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>);</td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#184CI" title='CI' data-ref="184CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>())) {</td></tr>
<tr><th id="472">472</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185Opc" title='Opc' data-type='unsigned int' data-ref="185Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span> : ARM::<span class='error' title="no member named &apos;MOVi16&apos; in namespace &apos;llvm::ARM&apos;">MOVi16</span>;</td></tr>
<tr><th id="473">473</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="186RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="186RC">RC</dfn> = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> :</td></tr>
<tr><th id="474">474</th><td>      &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="475">475</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187ImmReg" title='ImmReg' data-type='unsigned int' data-ref="187ImmReg">ImmReg</dfn> = createResultReg(RC);</td></tr>
<tr><th id="476">476</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="477">477</th><td>                            TII.get(Opc), ImmReg)</td></tr>
<tr><th id="478">478</th><td>                    .addImm(CI-&gt;getZExtValue()));</td></tr>
<tr><th id="479">479</th><td>    <b>return</b> <a class="local col7 ref" href="#187ImmReg" title='ImmReg' data-ref="187ImmReg">ImmReg</a>;</td></tr>
<tr><th id="480">480</th><td>  }</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>  <i>// Use MVN to emit negative constants.</i></td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (<a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp; <a class="local col4 ref" href="#184CI" title='CI' data-ref="184CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt10isNegativeEv" title='llvm::ConstantInt::isNegative' data-ref="_ZNK4llvm11ConstantInt10isNegativeEv">isNegative</a>()) {</td></tr>
<tr><th id="484">484</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="188Imm" title='Imm' data-type='unsigned int' data-ref="188Imm">Imm</dfn> = (<em>unsigned</em>)~(<a class="local col4 ref" href="#184CI" title='CI' data-ref="184CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="485">485</th><td>    <em>bool</em> <dfn class="local col9 decl" id="189UseImm" title='UseImm' data-type='bool' data-ref="189UseImm">UseImm</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a> ? (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col8 ref" href="#188Imm" title='Imm' data-ref="188Imm">Imm</a>) != -<var>1</var>) :</td></tr>
<tr><th id="486">486</th><td>      (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col8 ref" href="#188Imm" title='Imm' data-ref="188Imm">Imm</a>) != -<var>1</var>);</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (<a class="local col9 ref" href="#189UseImm" title='UseImm' data-ref="189UseImm">UseImm</a>) {</td></tr>
<tr><th id="488">488</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="190Opc" title='Opc' data-type='unsigned int' data-ref="190Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MVNi&apos; in namespace &apos;llvm::ARM&apos;">t2MVNi</span> : ARM::<span class='error' title="no member named &apos;MVNi&apos; in namespace &apos;llvm::ARM&apos;">MVNi</span>;</td></tr>
<tr><th id="489">489</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="191RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="191RC">RC</dfn> = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> :</td></tr>
<tr><th id="490">490</th><td>                                                 &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="491">491</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="192ImmReg" title='ImmReg' data-type='unsigned int' data-ref="192ImmReg">ImmReg</dfn> = createResultReg(RC);</td></tr>
<tr><th id="492">492</th><td>      AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="493">493</th><td>                              TII.get(Opc), ImmReg)</td></tr>
<tr><th id="494">494</th><td>                      .addImm(Imm));</td></tr>
<tr><th id="495">495</th><td>      <b>return</b> <a class="local col2 ref" href="#192ImmReg" title='ImmReg' data-ref="192ImmReg">ImmReg</a>;</td></tr>
<tr><th id="496">496</th><td>    }</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193ResultReg" title='ResultReg' data-type='unsigned int' data-ref="193ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</a>())</td></tr>
<tr><th id="501">501</th><td>    <a class="local col3 ref" href="#193ResultReg" title='ResultReg' data-ref="193ResultReg">ResultReg</a> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_iENS_3MVTES1_jm" title='llvm::FastISel::fastEmit_i' data-ref="_ZN4llvm8FastISel10fastEmit_iENS_3MVTES1_jm">fastEmit_i</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::Constant" title='llvm::ISD::NodeType::Constant' data-ref="llvm::ISD::NodeType::Constant">Constant</a>, <a class="local col4 ref" href="#184CI" title='CI' data-ref="184CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>if</b> (<a class="local col3 ref" href="#193ResultReg" title='ResultReg' data-ref="193ResultReg">ResultReg</a>)</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <a class="local col3 ref" href="#193ResultReg" title='ResultReg' data-ref="193ResultReg">ResultReg</a>;</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <i>// Load from constant pool.  For now 32-bit only.</i></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (<a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="508">508</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <i>// MachineConstantPool wants an explicit alignment.</i></td></tr>
<tr><th id="511">511</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194Align" title='Align' data-type='unsigned int' data-ref="194Align">Align</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (<a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a> == <var>0</var>) {</td></tr>
<tr><th id="513">513</th><td>    <i>// TODO: Figure out if this is correct.</i></td></tr>
<tr><th id="514">514</th><td>    <a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="195Idx" title='Idx' data-type='unsigned int' data-ref="195Idx">Idx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP">MCP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantEj">getConstantPoolIndex</a>(<a class="local col2 ref" href="#182C" title='C' data-ref="182C">C</a>, <a class="local col4 ref" href="#194Align" title='Align' data-ref="194Align">Align</a>);</td></tr>
<tr><th id="517">517</th><td>  <a class="local col3 ref" href="#193ResultReg" title='ResultReg' data-ref="193ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#183VT" title='VT' data-ref="183VT">VT</a>));</td></tr>
<tr><th id="518">518</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>)</td></tr>
<tr><th id="519">519</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="520">520</th><td>                            TII.get(ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span>), ResultReg)</td></tr>
<tr><th id="521">521</th><td>                      .addConstantPoolIndex(Idx));</td></tr>
<tr><th id="522">522</th><td>  <b>else</b> {</td></tr>
<tr><th id="523">523</th><td>    <i>// The extra immediate is for addrmode2.</i></td></tr>
<tr><th id="524">524</th><td>    ResultReg = constrainOperandRegClass(TII.get(ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>), ResultReg, <var>0</var>);</td></tr>
<tr><th id="525">525</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="526">526</th><td>                            TII.get(ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>), ResultReg)</td></tr>
<tr><th id="527">527</th><td>                      .addConstantPoolIndex(Idx)</td></tr>
<tr><th id="528">528</th><td>                      .addImm(<var>0</var>));</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td>  <b>return</b> <a class="local col3 ref" href="#193ResultReg" title='ResultReg' data-ref="193ResultReg">ResultReg</a>;</td></tr>
<tr><th id="531">531</th><td>}</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv" title='(anonymous namespace)::ARMFastISel::isPositionIndependent' data-type='bool (anonymous namespace)::ARMFastISel::isPositionIndependent() const' data-ref="_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv">isPositionIndependent</dfn>() <em>const</em> {</td></tr>
<tr><th id="534">534</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering21isPositionIndependentEv" title='llvm::TargetLowering::isPositionIndependent' data-ref="_ZNK4llvm14TargetLowering21isPositionIndependentEv">isPositionIndependent</a>();</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeGV' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMMaterializeGV(const llvm::GlobalValue * GV, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">ARMMaterializeGV</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="196GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="196GV">GV</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="197VT" title='VT' data-type='llvm::MVT' data-ref="197VT">VT</dfn>) {</td></tr>
<tr><th id="538">538</th><td>  <i>// For now 32-bit only.</i></td></tr>
<tr><th id="539">539</th><td>  <b>if</b> (<a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <i>// ROPI/RWPI not currently supported.</i></td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isROPIEv" title='llvm::ARMSubtarget::isROPI' data-ref="_ZNK4llvm12ARMSubtarget6isROPIEv">isROPI</a>() || <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6isRWPIEv" title='llvm::ARMSubtarget::isRWPI' data-ref="_ZNK4llvm12ARMSubtarget6isRWPIEv">isRWPI</a>())</td></tr>
<tr><th id="543">543</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <em>bool</em> <dfn class="local col8 decl" id="198IsIndirect" title='IsIndirect' data-type='bool' data-ref="198IsIndirect">IsIndirect</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE" title='llvm::ARMSubtarget::isGVIndirectSymbol' data-ref="_ZNK4llvm12ARMSubtarget18isGVIndirectSymbolEPKNS_11GlobalValueE">isGVIndirectSymbol</a>(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>);</td></tr>
<tr><th id="546">546</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="199RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="199RC">RC</dfn> = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span></td></tr>
<tr><th id="547">547</th><td>                                           : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="548">548</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200DestReg" title='DestReg' data-type='unsigned int' data-ref="200DestReg">DestReg</dfn> = createResultReg(RC);</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <i>// FastISel TLS support on non-MachO is broken, punt to SelectionDAG.</i></td></tr>
<tr><th id="551">551</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable">GlobalVariable</a> *<dfn class="local col1 decl" id="201GVar" title='GVar' data-type='const llvm::GlobalVariable *' data-ref="201GVar">GVar</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable">GlobalVariable</a>&gt;(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>);</td></tr>
<tr><th id="552">552</th><td>  <em>bool</em> <dfn class="local col2 decl" id="202IsThreadLocal" title='IsThreadLocal' data-type='bool' data-ref="202IsThreadLocal">IsThreadLocal</dfn> = <a class="local col1 ref" href="#201GVar" title='GVar' data-ref="201GVar">GVar</a> &amp;&amp; <a class="local col1 ref" href="#201GVar" title='GVar' data-ref="201GVar">GVar</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>();</td></tr>
<tr><th id="553">553</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() &amp;&amp; <a class="local col2 ref" href="#202IsThreadLocal" title='IsThreadLocal' data-ref="202IsThreadLocal">IsThreadLocal</a>) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <em>bool</em> <dfn class="local col3 decl" id="203IsPositionIndependent" title='IsPositionIndependent' data-type='bool' data-ref="203IsPositionIndependent">IsPositionIndependent</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv" title='(anonymous namespace)::ARMFastISel::isPositionIndependent' data-use='c' data-ref="_ZNK12_GLOBAL__N_111ARMFastISel21isPositionIndependentEv">isPositionIndependent</a>();</td></tr>
<tr><th id="556">556</th><td>  <i>// Use movw+movt when possible, it avoids constant pool entries.</i></td></tr>
<tr><th id="557">557</th><td><i>  // Non-darwin targets only support static movt relocations in FastISel.</i></td></tr>
<tr><th id="558">558</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7useMovtEv" title='llvm::ARMSubtarget::useMovt' data-ref="_ZNK4llvm12ARMSubtarget7useMovtEv">useMovt</a>() &amp;&amp;</td></tr>
<tr><th id="559">559</th><td>      (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() || !<a class="local col3 ref" href="#203IsPositionIndependent" title='IsPositionIndependent' data-ref="203IsPositionIndependent">IsPositionIndependent</a>)) {</td></tr>
<tr><th id="560">560</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="204Opc" title='Opc' data-type='unsigned int' data-ref="204Opc">Opc</dfn>;</td></tr>
<tr><th id="561">561</th><td>    <em>unsigned</em> <em>char</em> <dfn class="local col5 decl" id="205TF" title='TF' data-type='unsigned char' data-ref="205TF">TF</dfn> = <var>0</var>;</td></tr>
<tr><th id="562">562</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>())</td></tr>
<tr><th id="563">563</th><td>      <a class="local col5 ref" href="#205TF" title='TF' data-ref="205TF">TF</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::TOF::MO_NONLAZY" title='llvm::ARMII::TOF::MO_NONLAZY' data-ref="llvm::ARMII::TOF::MO_NONLAZY">MO_NONLAZY</a>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <b>if</b> (IsPositionIndependent)</td></tr>
<tr><th id="566">566</th><td>      Opc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">t2MOV_ga_pcrel</span> : ARM::<span class='error' title="no member named &apos;MOV_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">MOV_ga_pcrel</span>;</td></tr>
<tr><th id="567">567</th><td>    <b>else</b></td></tr>
<tr><th id="568">568</th><td>      Opc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi32imm</span> : ARM::<span class='error' title="no member named &apos;MOVi32imm&apos; in namespace &apos;llvm::ARM&apos;">MOVi32imm</span>;</td></tr>
<tr><th id="569">569</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="570">570</th><td>                            <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#204Opc" title='Opc' data-ref="204Opc">Opc</a>), <a class="local col0 ref" href="#200DestReg" title='DestReg' data-ref="200DestReg">DestReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>, <var>0</var>, <a class="local col5 ref" href="#205TF" title='TF' data-ref="205TF">TF</a>));</td></tr>
<tr><th id="571">571</th><td>  } <b>else</b> {</td></tr>
<tr><th id="572">572</th><td>    <i>// MachineConstantPool wants an explicit alignment.</i></td></tr>
<tr><th id="573">573</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="206Align" title='Align' data-type='unsigned int' data-ref="206Align">Align</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>());</td></tr>
<tr><th id="574">574</th><td>    <b>if</b> (<a class="local col6 ref" href="#206Align" title='Align' data-ref="206Align">Align</a> == <var>0</var>) {</td></tr>
<tr><th id="575">575</th><td>      <i>// TODO: Figure out if this is correct.</i></td></tr>
<tr><th id="576">576</th><td>      <a class="local col6 ref" href="#206Align" title='Align' data-ref="206Align">Align</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>());</td></tr>
<tr><th id="577">577</th><td>    }</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isTargetELFEv" title='llvm::ARMSubtarget::isTargetELF' data-ref="_ZNK4llvm12ARMSubtarget11isTargetELFEv">isTargetELF</a>() &amp;&amp; <a class="local col3 ref" href="#203IsPositionIndependent" title='IsPositionIndependent' data-ref="203IsPositionIndependent">IsPositionIndependent</a>)</td></tr>
<tr><th id="580">580</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueEjNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMLowerPICELF' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueEjNS1_3MVTE">ARMLowerPICELF</a>(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>, <a class="local col6 ref" href="#206Align" title='Align' data-ref="206Align">Align</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>);</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>    <i>// Grab index.</i></td></tr>
<tr><th id="583">583</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="207PCAdj" title='PCAdj' data-type='unsigned int' data-ref="207PCAdj">PCAdj</dfn> = <a class="local col3 ref" href="#203IsPositionIndependent" title='IsPositionIndependent' data-ref="203IsPositionIndependent">IsPositionIndependent</a> ? (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>4</var> : <var>8</var>) : <var>0</var>;</td></tr>
<tr><th id="584">584</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="208Id" title='Id' data-type='unsigned int' data-ref="208Id">Id</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::AFI" title='(anonymous namespace)::ARMFastISel::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="585">585</th><td>    <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col9 decl" id="209CPV" title='CPV' data-type='llvm::ARMConstantPoolValue *' data-ref="209CPV">CPV</dfn> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEh">Create</a>(<a class="local col6 ref" href="#196GV" title='GV' data-ref="196GV">GV</a>, <a class="local col8 ref" href="#208Id" title='Id' data-ref="208Id">Id</a>,</td></tr>
<tr><th id="586">586</th><td>                                                                <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPKind::CPValue" title='llvm::ARMCP::ARMCPKind::CPValue' data-ref="llvm::ARMCP::ARMCPKind::CPValue">CPValue</a>,</td></tr>
<tr><th id="587">587</th><td>                                                                <a class="local col7 ref" href="#207PCAdj" title='PCAdj' data-ref="207PCAdj">PCAdj</a>);</td></tr>
<tr><th id="588">588</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="210Idx" title='Idx' data-type='unsigned int' data-ref="210Idx">Idx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP">MCP</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj">getConstantPoolIndex</a>(<a class="local col9 ref" href="#209CPV" title='CPV' data-ref="209CPV">CPV</a>, <a class="local col6 ref" href="#206Align" title='Align' data-ref="206Align">Align</a>);</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <i>// Load value.</i></td></tr>
<tr><th id="591">591</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col1 decl" id="211MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="211MIB">MIB</dfn>;</td></tr>
<tr><th id="592">592</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="593">593</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="212Opc" title='Opc' data-type='unsigned int' data-ref="212Opc">Opc</dfn> = IsPositionIndependent ? ARM::<span class='error' title="no member named &apos;t2LDRpci_pic&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci_pic</span> : ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span>;</td></tr>
<tr><th id="594">594</th><td>      MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(Opc),</td></tr>
<tr><th id="595">595</th><td>                    DestReg).addConstantPoolIndex(Idx);</td></tr>
<tr><th id="596">596</th><td>      <b>if</b> (<a class="local col3 ref" href="#203IsPositionIndependent" title='IsPositionIndependent' data-ref="203IsPositionIndependent">IsPositionIndependent</a>)</td></tr>
<tr><th id="597">597</th><td>        <a class="local col1 ref" href="#211MIB" title='MIB' data-ref="211MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#208Id" title='Id' data-ref="208Id">Id</a>);</td></tr>
<tr><th id="598">598</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col1 ref" href="#211MIB" title='MIB' data-ref="211MIB">MIB</a>);</td></tr>
<tr><th id="599">599</th><td>    } <b>else</b> {</td></tr>
<tr><th id="600">600</th><td>      <i>// The extra immediate is for addrmode2.</i></td></tr>
<tr><th id="601">601</th><td>      DestReg = constrainOperandRegClass(TII.get(ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>), DestReg, <var>0</var>);</td></tr>
<tr><th id="602">602</th><td>      MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="603">603</th><td>                    TII.get(ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>), DestReg)</td></tr>
<tr><th id="604">604</th><td>                .addConstantPoolIndex(Idx)</td></tr>
<tr><th id="605">605</th><td>                .addImm(<var>0</var>);</td></tr>
<tr><th id="606">606</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col1 ref" href="#211MIB" title='MIB' data-ref="211MIB">MIB</a>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>      <b>if</b> (<a class="local col3 ref" href="#203IsPositionIndependent" title='IsPositionIndependent' data-ref="203IsPositionIndependent">IsPositionIndependent</a>) {</td></tr>
<tr><th id="609">609</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="213Opc" title='Opc' data-type='unsigned int' data-ref="213Opc">Opc</dfn> = IsIndirect ? ARM::<span class='error' title="no member named &apos;PICLDR&apos; in namespace &apos;llvm::ARM&apos;">PICLDR</span> : ARM::<span class='error' title="no member named &apos;PICADD&apos; in namespace &apos;llvm::ARM&apos;">PICADD</span>;</td></tr>
<tr><th id="610">610</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="214NewDestReg" title='NewDestReg' data-type='unsigned int' data-ref="214NewDestReg">NewDestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>));</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="215MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="215MIB">MIB</dfn> = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt,</td></tr>
<tr><th id="613">613</th><td>                                          DbgLoc, TII.get(Opc), NewDestReg)</td></tr>
<tr><th id="614">614</th><td>                                  .addReg(DestReg)</td></tr>
<tr><th id="615">615</th><td>                                  .addImm(Id);</td></tr>
<tr><th id="616">616</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col5 ref" href="#215MIB" title='MIB' data-ref="215MIB">MIB</a>);</td></tr>
<tr><th id="617">617</th><td>        <b>return</b> <a class="local col4 ref" href="#214NewDestReg" title='NewDestReg' data-ref="214NewDestReg">NewDestReg</a>;</td></tr>
<tr><th id="618">618</th><td>      }</td></tr>
<tr><th id="619">619</th><td>    }</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <b>if</b> (<a class="local col8 ref" href="#198IsIndirect" title='IsIndirect' data-ref="198IsIndirect">IsIndirect</a>) {</td></tr>
<tr><th id="623">623</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="216MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="216MIB">MIB</dfn>;</td></tr>
<tr><th id="624">624</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="217NewDestReg" title='NewDestReg' data-type='unsigned int' data-ref="217NewDestReg">NewDestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#197VT" title='VT' data-ref="197VT">VT</a>));</td></tr>
<tr><th id="625">625</th><td>    <b>if</b> (isThumb2)</td></tr>
<tr><th id="626">626</th><td>      MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="627">627</th><td>                    TII.get(ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>), NewDestReg)</td></tr>
<tr><th id="628">628</th><td>            .addReg(DestReg)</td></tr>
<tr><th id="629">629</th><td>            .addImm(<var>0</var>);</td></tr>
<tr><th id="630">630</th><td>    <b>else</b></td></tr>
<tr><th id="631">631</th><td>      MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="632">632</th><td>                    TII.get(ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>), NewDestReg)</td></tr>
<tr><th id="633">633</th><td>                .addReg(DestReg)</td></tr>
<tr><th id="634">634</th><td>                .addImm(<var>0</var>);</td></tr>
<tr><th id="635">635</th><td>    <a class="local col0 ref" href="#200DestReg" title='DestReg' data-ref="200DestReg">DestReg</a> = <a class="local col7 ref" href="#217NewDestReg" title='NewDestReg' data-ref="217NewDestReg">NewDestReg</a>;</td></tr>
<tr><th id="636">636</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col6 ref" href="#216MIB" title='MIB' data-ref="216MIB">MIB</a>);</td></tr>
<tr><th id="637">637</th><td>  }</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <b>return</b> <a class="local col0 ref" href="#200DestReg" title='DestReg' data-ref="200DestReg">DestReg</a>;</td></tr>
<tr><th id="640">640</th><td>}</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::ARMFastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col8 decl" id="218C" title='C' data-type='const llvm::Constant *' data-ref="218C">C</dfn>) {</td></tr>
<tr><th id="643">643</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="219CEVT" title='CEVT' data-type='llvm::EVT' data-ref="219CEVT">CEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col8 ref" href="#218C" title='C' data-ref="218C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="646">646</th><td>  <b>if</b> (!<a class="local col9 ref" href="#219CEVT" title='CEVT' data-ref="219CEVT">CEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="220VT" title='VT' data-type='llvm::MVT' data-ref="220VT">VT</dfn> = <a class="local col9 ref" href="#219CEVT" title='CEVT' data-ref="219CEVT">CEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col1 decl" id="221CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="221CFP"><a class="local col1 ref" href="#221CFP" title='CFP' data-ref="221CFP">CFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col8 ref" href="#218C" title='C' data-ref="218C">C</a>))</td></tr>
<tr><th id="650">650</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeFPEPKN4llvm10ConstantFPENS1_3MVTE">ARMMaterializeFP</a>(<a class="local col1 ref" href="#221CFP" title='CFP' data-ref="221CFP">CFP</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#220VT" title='VT' data-ref="220VT">VT</a>);</td></tr>
<tr><th id="651">651</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="222GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="222GV"><a class="local col2 ref" href="#222GV" title='GV' data-ref="222GV">GV</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col8 ref" href="#218C" title='C' data-ref="218C">C</a>))</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeGV' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">ARMMaterializeGV</a>(<a class="local col2 ref" href="#222GV" title='GV' data-ref="222GV">GV</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#220VT" title='VT' data-ref="220VT">VT</a>);</td></tr>
<tr><th id="653">653</th><td>  <b>else</b> <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#218C" title='C' data-ref="218C">C</a>))</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMMaterializeIntEPKN4llvm8ConstantENS1_3MVTE">ARMMaterializeInt</a>(<a class="local col8 ref" href="#218C" title='C' data-ref="218C">C</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#220VT" title='VT' data-ref="220VT">VT</a>);</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="657">657</th><td>}</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">// TODO: unsigned ARMFastISel::TargetMaterializeFloatZero(const ConstantFP *CF);</i></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::ARMFastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::ARMFastISel::fastMaterializeAlloca(const llvm::AllocaInst * AI)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col3 decl" id="223AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="223AI">AI</dfn>) {</td></tr>
<tr><th id="662">662</th><td>  <i>// Don't handle dynamic allocas.</i></td></tr>
<tr><th id="663">663</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col3 ref" href="#223AI" title='AI' data-ref="223AI">AI</a>)) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col4 decl" id="224VT" title='VT' data-type='llvm::MVT' data-ref="224VT">VT</dfn>;</td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col3 ref" href="#223AI" title='AI' data-ref="223AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst7getTypeEv" title='llvm::AllocaInst::getType' data-ref="_ZNK4llvm10AllocaInst7getTypeEv">getType</a>(), <span class='refarg'><a class="local col4 ref" href="#224VT" title='VT' data-ref="224VT">VT</a></span>)) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>*, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864">iterator</a> <dfn class="local col5 decl" id="225SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="225SI">SI</dfn> =</td></tr>
<tr><th id="669">669</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col3 ref" href="#223AI" title='AI' data-ref="223AI">AI</a>);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// This will get lowered later into the correct offsets and registers</i></td></tr>
<tr><th id="672">672</th><td><i>  // via rewriteXFrameIndex.</i></td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col5 ref" href="#225SI" title='SI' data-ref="225SI">SI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="674">674</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="226Opc" title='Opc' data-type='unsigned int' data-ref="226Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>;</td></tr>
<tr><th id="675">675</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col7 decl" id="227RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="227RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#224VT" title='VT' data-ref="224VT">VT</a>);</td></tr>
<tr><th id="676">676</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="228ResultReg" title='ResultReg' data-type='unsigned int' data-ref="228ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#227RC" title='RC' data-ref="227RC">RC</a>);</td></tr>
<tr><th id="677">677</th><td>    ResultReg = constrainOperandRegClass(TII.get(Opc), ResultReg, <var>0</var>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="680">680</th><td>                            TII.get(Opc), ResultReg)</td></tr>
<tr><th id="681">681</th><td>                            .addFrameIndex(SI-&gt;second)</td></tr>
<tr><th id="682">682</th><td>                            .addImm(<var>0</var>));</td></tr>
<tr><th id="683">683</th><td>    <b>return</b> <a class="local col8 ref" href="#228ResultReg" title='ResultReg' data-ref="228ResultReg">ResultReg</a>;</td></tr>
<tr><th id="684">684</th><td>  }</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-type='bool (anonymous namespace)::ARMFastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="229Ty" title='Ty' data-type='llvm::Type *' data-ref="229Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col0 decl" id="230VT" title='VT' data-type='llvm::MVT &amp;' data-ref="230VT">VT</dfn>) {</td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="231evt" title='evt' data-type='llvm::EVT' data-ref="231evt">evt</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#229Ty" title='Ty' data-ref="229Ty">Ty</a>, <b>true</b>);</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="local col1 ref" href="#231evt" title='evt' data-ref="231evt">evt</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a> || !<a class="local col1 ref" href="#231evt" title='evt' data-ref="231evt">evt</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="694">694</th><td>  <a class="local col0 ref" href="#230VT" title='VT' data-ref="230VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col1 ref" href="#231evt" title='evt' data-ref="231evt">evt</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <i>// Handle all legal types, i.e. a register that will directly hold this</i></td></tr>
<tr><th id="697">697</th><td><i>  // value.</i></td></tr>
<tr><th id="698">698</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col0 ref" href="#230VT" title='VT' data-ref="230VT">VT</a>);</td></tr>
<tr><th id="699">699</th><td>}</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-type='bool (anonymous namespace)::ARMFastISel::isLoadTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="232Ty" title='Ty' data-type='llvm::Type *' data-ref="232Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col3 decl" id="233VT" title='VT' data-type='llvm::MVT &amp;' data-ref="233VT">VT</dfn>) {</td></tr>
<tr><th id="702">702</th><td>  <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col2 ref" href="#232Ty" title='Ty' data-ref="232Ty">Ty</a>, <span class='refarg'><a class="local col3 ref" href="#233VT" title='VT' data-ref="233VT">VT</a></span>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// If this is a type than can be sign or zero-extended to a basic operation</i></td></tr>
<tr><th id="705">705</th><td><i>  // go ahead and accept it now.</i></td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (<a class="local col3 ref" href="#233VT" title='VT' data-ref="233VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> || <a class="local col3 ref" href="#233VT" title='VT' data-ref="233VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col3 ref" href="#233VT" title='VT' data-ref="233VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="707">707</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="710">710</th><td>}</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">// Computes the address to get to an object.</i></td></tr>
<tr><th id="713">713</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-type='bool (anonymous namespace)::ARMFastISel::ARMComputeAddress(const llvm::Value * Obj, (anonymous namespace)::Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="234Obj" title='Obj' data-type='const llvm::Value *' data-ref="234Obj">Obj</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col5 decl" id="235Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="235Addr">Addr</dfn>) {</td></tr>
<tr><th id="714">714</th><td>  <i>// Some boilerplate from the X86 FastISel.</i></td></tr>
<tr><th id="715">715</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col6 decl" id="236U" title='U' data-type='const llvm::User *' data-ref="236U">U</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="716">716</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="237Opcode" title='Opcode' data-type='unsigned int' data-ref="237Opcode">Opcode</dfn> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#211" title='llvm::Instruction::OtherOps::UserOp1' data-ref="llvm::Instruction::OtherOps::UserOp1">UserOp1</a>;</td></tr>
<tr><th id="717">717</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="238I" title='I' data-type='const llvm::Instruction *' data-ref="238I"><a class="local col8 ref" href="#238I" title='I' data-ref="238I">I</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col4 ref" href="#234Obj" title='Obj' data-ref="234Obj">Obj</a>)) {</td></tr>
<tr><th id="718">718</th><td>    <i>// Don't walk into other basic blocks unless the object is an alloca from</i></td></tr>
<tr><th id="719">719</th><td><i>    // another block, otherwise it may not have a virtual register assigned.</i></td></tr>
<tr><th id="720">720</th><td>    <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *&gt;(<a class="local col4 ref" href="#234Obj" title='Obj' data-ref="234Obj">Obj</a>)) ||</td></tr>
<tr><th id="721">721</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#238I" title='I' data-ref="238I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>) {</td></tr>
<tr><th id="722">722</th><td>      <a class="local col7 ref" href="#237Opcode" title='Opcode' data-ref="237Opcode">Opcode</a> = <a class="local col8 ref" href="#238I" title='I' data-ref="238I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="723">723</th><td>      <a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a> = <a class="local col8 ref" href="#238I" title='I' data-ref="238I">I</a>;</td></tr>
<tr><th id="724">724</th><td>    }</td></tr>
<tr><th id="725">725</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a> *<dfn class="local col9 decl" id="239C" title='C' data-type='const llvm::ConstantExpr *' data-ref="239C"><a class="local col9 ref" href="#239C" title='C' data-ref="239C">C</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr">ConstantExpr</a>&gt;(<a class="local col4 ref" href="#234Obj" title='Obj' data-ref="234Obj">Obj</a>)) {</td></tr>
<tr><th id="726">726</th><td>    <a class="local col7 ref" href="#237Opcode" title='Opcode' data-ref="237Opcode">Opcode</a> = <a class="local col9 ref" href="#239C" title='C' data-ref="239C">C</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="727">727</th><td>    <a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a> = <a class="local col9 ref" href="#239C" title='C' data-ref="239C">C</a>;</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a> *<dfn class="local col0 decl" id="240Ty" title='Ty' data-type='llvm::PointerType *' data-ref="240Ty"><a class="local col0 ref" href="#240Ty" title='Ty' data-ref="240Ty">Ty</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType">PointerType</a>&gt;(<a class="local col4 ref" href="#234Obj" title='Obj' data-ref="234Obj">Obj</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()))</td></tr>
<tr><th id="731">731</th><td>    <b>if</b> (<a class="local col0 ref" href="#240Ty" title='Ty' data-ref="240Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() &gt; <var>255</var>)</td></tr>
<tr><th id="732">732</th><td>      <i>// Fast instruction selection doesn't support the special</i></td></tr>
<tr><th id="733">733</th><td><i>      // address spaces.</i></td></tr>
<tr><th id="734">734</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>  <b>switch</b> (<a class="local col7 ref" href="#237Opcode" title='Opcode' data-ref="237Opcode">Opcode</a>) {</td></tr>
<tr><th id="737">737</th><td>    <b>default</b>:</td></tr>
<tr><th id="738">738</th><td>    <b>break</b>;</td></tr>
<tr><th id="739">739</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::CastOps::BitCast' data-ref="llvm::Instruction::CastOps::BitCast">BitCast</a>:</td></tr>
<tr><th id="740">740</th><td>      <i>// Look through bitcasts.</i></td></tr>
<tr><th id="741">741</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a></span>);</td></tr>
<tr><th id="742">742</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::CastOps::IntToPtr' data-ref="llvm::Instruction::CastOps::IntToPtr">IntToPtr</a>:</td></tr>
<tr><th id="743">743</th><td>      <i>// Look past no-op inttoptrs.</i></td></tr>
<tr><th id="744">744</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a></td></tr>
<tr><th id="745">745</th><td>          <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="746">746</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a></span>);</td></tr>
<tr><th id="747">747</th><td>      <b>break</b>;</td></tr>
<tr><th id="748">748</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::CastOps::PtrToInt' data-ref="llvm::Instruction::CastOps::PtrToInt">PtrToInt</a>:</td></tr>
<tr><th id="749">749</th><td>      <i>// Look past no-op ptrtoints.</i></td></tr>
<tr><th id="750">750</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>))</td></tr>
<tr><th id="751">751</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a></span>);</td></tr>
<tr><th id="752">752</th><td>      <b>break</b>;</td></tr>
<tr><th id="753">753</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#174" title='llvm::Instruction::MemoryOps::GetElementPtr' data-ref="llvm::Instruction::MemoryOps::GetElementPtr">GetElementPtr</a>: {</td></tr>
<tr><th id="754">754</th><td>      <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <dfn class="local col1 decl" id="241SavedAddr" title='SavedAddr' data-type='(anonymous namespace)::Address' data-ref="241SavedAddr">SavedAddr</dfn> = <a class="tu ref fake" href="#89" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1ERKS0_"></a><a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>;</td></tr>
<tr><th id="755">755</th><td>      <em>int</em> <dfn class="local col2 decl" id="242TmpOffset" title='TmpOffset' data-type='int' data-ref="242TmpOffset">TmpOffset</dfn> = <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>;</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>      <i>// Iterate through the GEP folding the constants into offsets where</i></td></tr>
<tr><th id="758">758</th><td><i>      // we can.</i></td></tr>
<tr><th id="759">759</th><td>      <a class="typedef" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#llvm::gep_type_iterator" title='llvm::gep_type_iterator' data-type='generic_gep_type_iterator&lt;&gt;' data-ref="llvm::gep_type_iterator">gep_type_iterator</a> <dfn class="local col3 decl" id="243GTI" title='GTI' data-type='gep_type_iterator' data-ref="243GTI">GTI</dfn> = <a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm14gep_type_beginEPKNS_4UserE" title='llvm::gep_type_begin' data-ref="_ZN4llvm14gep_type_beginEPKNS_4UserE">gep_type_begin</a>(<a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>);</td></tr>
<tr><th id="760">760</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a>::<a class="typedef" href="../../../include/llvm/IR/User.h.html#llvm::User::const_op_iterator" title='llvm::User::const_op_iterator' data-type='const llvm::Use *' data-ref="llvm::User::const_op_iterator">const_op_iterator</a> <dfn class="local col4 decl" id="244i" title='i' data-type='User::const_op_iterator' data-ref="244i">i</dfn> = <a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User8op_beginEv" title='llvm::User::op_begin' data-ref="_ZNK4llvm4User8op_beginEv">op_begin</a>() + <var>1</var>, <dfn class="local col5 decl" id="245e" title='e' data-type='User::const_op_iterator' data-ref="245e">e</dfn> = <a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User6op_endEv" title='llvm::User::op_end' data-ref="_ZNK4llvm4User6op_endEv">op_end</a>();</td></tr>
<tr><th id="761">761</th><td>           <a class="local col4 ref" href="#244i" title='i' data-ref="244i">i</a> != <a class="local col5 ref" href="#245e" title='e' data-ref="245e">e</a>; ++<a class="local col4 ref" href="#244i" title='i' data-ref="244i">i</a>, <a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm25generic_gep_type_iteratorppEv" title='llvm::generic_gep_type_iterator::operator++' data-ref="_ZN4llvm25generic_gep_type_iteratorppEv">++</a><a class="local col3 ref" href="#243GTI" title='GTI' data-ref="243GTI">GTI</a>) {</td></tr>
<tr><th id="762">762</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="246Op" title='Op' data-type='const llvm::Value *' data-ref="246Op">Op</dfn> = <a class="ref fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv"></a>*<a class="local col4 ref" href="#244i" title='i' data-ref="244i">i</a>;</td></tr>
<tr><th id="763">763</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType">StructType</a> *<dfn class="local col7 decl" id="247STy" title='STy' data-type='llvm::StructType *' data-ref="247STy"><a class="local col7 ref" href="#247STy" title='STy' data-ref="247STy">STy</a></dfn> = <a class="local col3 ref" href="#243GTI" title='GTI' data-ref="243GTI">GTI</a>.<a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" title='llvm::generic_gep_type_iterator::getStructTypeOrNull' data-ref="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv">getStructTypeOrNull</a>()) {</td></tr>
<tr><th id="764">764</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::StructLayout" title='llvm::StructLayout' data-ref="llvm::StructLayout">StructLayout</a> *<dfn class="local col8 decl" id="248SL" title='SL' data-type='const llvm::StructLayout *' data-ref="248SL">SL</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" title='llvm::DataLayout::getStructLayout' data-ref="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE">getStructLayout</a>(<a class="local col7 ref" href="#247STy" title='STy' data-ref="247STy">STy</a>);</td></tr>
<tr><th id="765">765</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="249Idx" title='Idx' data-type='unsigned int' data-ref="249Idx">Idx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#246Op" title='Op' data-ref="246Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="766">766</th><td>          <a class="local col2 ref" href="#242TmpOffset" title='TmpOffset' data-ref="242TmpOffset">TmpOffset</a> += <a class="local col8 ref" href="#248SL" title='SL' data-ref="248SL">SL</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm12StructLayout16getElementOffsetEj" title='llvm::StructLayout::getElementOffset' data-ref="_ZNK4llvm12StructLayout16getElementOffsetEj">getElementOffset</a>(<a class="local col9 ref" href="#249Idx" title='Idx' data-ref="249Idx">Idx</a>);</td></tr>
<tr><th id="767">767</th><td>        } <b>else</b> {</td></tr>
<tr><th id="768">768</th><td>          <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="250S" title='S' data-type='uint64_t' data-ref="250S">S</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col3 ref" href="#243GTI" title='GTI' data-ref="243GTI">GTI</a>.<a class="ref" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" title='llvm::generic_gep_type_iterator::getIndexedType' data-ref="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv">getIndexedType</a>());</td></tr>
<tr><th id="769">769</th><td>          <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="770">770</th><td>            <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col1 decl" id="251CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="251CI"><a class="local col1 ref" href="#251CI" title='CI' data-ref="251CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#246Op" title='Op' data-ref="246Op">Op</a>)) {</td></tr>
<tr><th id="771">771</th><td>              <i>// Constant-offset addressing.</i></td></tr>
<tr><th id="772">772</th><td>              <a class="local col2 ref" href="#242TmpOffset" title='TmpOffset' data-ref="242TmpOffset">TmpOffset</a> += <a class="local col1 ref" href="#251CI" title='CI' data-ref="251CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col0 ref" href="#250S" title='S' data-ref="250S">S</a>;</td></tr>
<tr><th id="773">773</th><td>              <b>break</b>;</td></tr>
<tr><th id="774">774</th><td>            }</td></tr>
<tr><th id="775">775</th><td>            <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" title='llvm::FastISel::canFoldAddIntoGEP' data-ref="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE">canFoldAddIntoGEP</a>(<a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>, <a class="local col6 ref" href="#246Op" title='Op' data-ref="246Op">Op</a>)) {</td></tr>
<tr><th id="776">776</th><td>              <i>// A compatible add with a constant operand. Fold the constant.</i></td></tr>
<tr><th id="777">777</th><td>              <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col2 decl" id="252CI" title='CI' data-type='llvm::ConstantInt *' data-ref="252CI">CI</dfn> =</td></tr>
<tr><th id="778">778</th><td>              <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator">AddOperator</a>&gt;(<a class="local col6 ref" href="#246Op" title='Op' data-ref="246Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="779">779</th><td>              <a class="local col2 ref" href="#242TmpOffset" title='TmpOffset' data-ref="242TmpOffset">TmpOffset</a> += <a class="local col2 ref" href="#252CI" title='CI' data-ref="252CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col0 ref" href="#250S" title='S' data-ref="250S">S</a>;</td></tr>
<tr><th id="780">780</th><td>              <i>// Iterate on the other operand.</i></td></tr>
<tr><th id="781">781</th><td>              <a class="local col6 ref" href="#246Op" title='Op' data-ref="246Op">Op</a> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator">AddOperator</a>&gt;(<a class="local col6 ref" href="#246Op" title='Op' data-ref="246Op">Op</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="782">782</th><td>              <b>continue</b>;</td></tr>
<tr><th id="783">783</th><td>            }</td></tr>
<tr><th id="784">784</th><td>            <i>// Unsupported</i></td></tr>
<tr><th id="785">785</th><td>            <b>goto</b> <a class="lbl" href="#253unsupported_gep" data-ref="253unsupported_gep">unsupported_gep</a>;</td></tr>
<tr><th id="786">786</th><td>          }</td></tr>
<tr><th id="787">787</th><td>        }</td></tr>
<tr><th id="788">788</th><td>      }</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>      <i>// Try to grab the base operand now.</i></td></tr>
<tr><th id="791">791</th><td>      <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = <a class="local col2 ref" href="#242TmpOffset" title='TmpOffset' data-ref="242TmpOffset">TmpOffset</a>;</td></tr>
<tr><th id="792">792</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col6 ref" href="#236U" title='U' data-ref="236U">U</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a></span>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>      <i>// We failed, restore everything and try the other options.</i></td></tr>
<tr><th id="795">795</th><td>      <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a> <a class="tu ref" href="#89" title='(anonymous namespace)::Address::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressaSERKS0_">=</a> <a class="local col1 ref" href="#241SavedAddr" title='SavedAddr' data-ref="241SavedAddr">SavedAddr</a>;</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>      <dfn class="lbl" id="253unsupported_gep" data-ref="253unsupported_gep">unsupported_gep</dfn>:</td></tr>
<tr><th id="798">798</th><td>      <b>break</b>;</td></tr>
<tr><th id="799">799</th><td>    }</td></tr>
<tr><th id="800">800</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#171" title='llvm::Instruction::MemoryOps::Alloca' data-ref="llvm::Instruction::MemoryOps::Alloca">Alloca</a>: {</td></tr>
<tr><th id="801">801</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col4 decl" id="254AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="254AI">AI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col4 ref" href="#234Obj" title='Obj' data-ref="234Obj">Obj</a>);</td></tr>
<tr><th id="802">802</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>*, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864">iterator</a> <dfn class="local col5 decl" id="255SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="255SI">SI</dfn> =</td></tr>
<tr><th id="803">803</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col4 ref" href="#254AI" title='AI' data-ref="254AI">AI</a>);</td></tr>
<tr><th id="804">804</th><td>      <b>if</b> (<a class="local col5 ref" href="#255SI" title='SI' data-ref="255SI">SI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap">StaticAllocaMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="805">805</th><td>        <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>;</td></tr>
<tr><th id="806">806</th><td>        <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a> = <a class="local col5 ref" href="#255SI" title='SI' data-ref="255SI">SI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::AllocaInst *, int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="807">807</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="808">808</th><td>      }</td></tr>
<tr><th id="809">809</th><td>      <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>    }</td></tr>
<tr><th id="811">811</th><td>  }</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <i>// Try to get this in a register if nothing else has worked.</i></td></tr>
<tr><th id="814">814</th><td>  <b>if</b> (<a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> == <var>0</var>) <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#234Obj" title='Obj' data-ref="234Obj">Obj</a>);</td></tr>
<tr><th id="815">815</th><td>  <b>return</b> <a class="local col5 ref" href="#235Addr" title='Addr' data-ref="235Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> != <var>0</var>;</td></tr>
<tr><th id="816">816</th><td>}</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb" title='(anonymous namespace)::ARMFastISel::ARMSimplifyAddress' data-type='void (anonymous namespace)::ARMFastISel::ARMSimplifyAddress((anonymous namespace)::Address &amp; Addr, llvm::MVT VT, bool useAM3)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb">ARMSimplifyAddress</dfn>(<a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col6 decl" id="256Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="256Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="257VT" title='VT' data-type='llvm::MVT' data-ref="257VT">VT</dfn>, <em>bool</em> <dfn class="local col8 decl" id="258useAM3" title='useAM3' data-type='bool' data-ref="258useAM3">useAM3</dfn>) {</td></tr>
<tr><th id="819">819</th><td>  <em>bool</em> <dfn class="local col9 decl" id="259needsLowering" title='needsLowering' data-type='bool' data-ref="259needsLowering">needsLowering</dfn> = <b>false</b>;</td></tr>
<tr><th id="820">820</th><td>  <b>switch</b> (<a class="local col7 ref" href="#257VT" title='VT' data-ref="257VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="821">821</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled load/store type!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 821)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled load/store type!"</q>);</td></tr>
<tr><th id="822">822</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="823">823</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="824">824</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="825">825</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="826">826</th><td>      <b>if</b> (!<a class="local col8 ref" href="#258useAM3" title='useAM3' data-ref="258useAM3">useAM3</a>) {</td></tr>
<tr><th id="827">827</th><td>        <i>// Integer loads/stores handle 12-bit offsets.</i></td></tr>
<tr><th id="828">828</th><td>        <a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a> = ((<a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &amp; <var>0xfff</var>) != <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>);</td></tr>
<tr><th id="829">829</th><td>        <i>// Handle negative offsets.</i></td></tr>
<tr><th id="830">830</th><td>        <b>if</b> (<a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>)</td></tr>
<tr><th id="831">831</th><td>          <a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a> = !(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp; <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &lt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="832">832</th><td>                            <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &gt; -<var>256</var>);</td></tr>
<tr><th id="833">833</th><td>      } <b>else</b> {</td></tr>
<tr><th id="834">834</th><td>        <i>// ARM halfword load/stores and signed byte loads use +/-imm8 offsets.</i></td></tr>
<tr><th id="835">835</th><td>        <a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a> = (<a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &gt; <var>255</var> || <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &lt; -<var>255</var>);</td></tr>
<tr><th id="836">836</th><td>      }</td></tr>
<tr><th id="837">837</th><td>      <b>break</b>;</td></tr>
<tr><th id="838">838</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="839">839</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="840">840</th><td>      <i>// Floating point operands handle 8-bit offsets.</i></td></tr>
<tr><th id="841">841</th><td>      <a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a> = ((<a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &amp; <var>0xff</var>) != <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>);</td></tr>
<tr><th id="842">842</th><td>      <b>break</b>;</td></tr>
<tr><th id="843">843</th><td>  }</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td>  <i>// If this is a stack pointer and the offset needs to be simplified then</i></td></tr>
<tr><th id="846">846</th><td><i>  // put the alloca address into a register, set the base type back to</i></td></tr>
<tr><th id="847">847</th><td><i>  // register and continue. This should almost never happen.</i></td></tr>
<tr><th id="848">848</th><td>  <b>if</b> (<a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a> &amp;&amp; <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='r' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> == <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>) {</td></tr>
<tr><th id="849">849</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="260RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="260RC">RC</dfn> = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span></td></tr>
<tr><th id="850">850</th><td>                                             : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="851">851</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="261ResultReg" title='ResultReg' data-type='unsigned int' data-ref="261ResultReg">ResultReg</dfn> = createResultReg(RC);</td></tr>
<tr><th id="852">852</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="262Opc" title='Opc' data-type='unsigned int' data-ref="262Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span> : ARM::<span class='error' title="no member named &apos;ADDri&apos; in namespace &apos;llvm::ARM&apos;">ADDri</span>;</td></tr>
<tr><th id="853">853</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="854">854</th><td>                            TII.get(Opc), ResultReg)</td></tr>
<tr><th id="855">855</th><td>                            .addFrameIndex(Addr.Base.FI)</td></tr>
<tr><th id="856">856</th><td>                            .addImm(<var>0</var>));</td></tr>
<tr><th id="857">857</th><td>    <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> = <a class="local col1 ref" href="#261ResultReg" title='ResultReg' data-ref="261ResultReg">ResultReg</a>;</td></tr>
<tr><th id="858">858</th><td>    <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</a>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <i>// Since the offset is too large for the load/store instruction</i></td></tr>
<tr><th id="862">862</th><td><i>  // get the reg+offset into a register.</i></td></tr>
<tr><th id="863">863</th><td>  <b>if</b> (<a class="local col9 ref" href="#259needsLowering" title='needsLowering' data-ref="259needsLowering">needsLowering</a>) {</td></tr>
<tr><th id="864">864</th><td>    <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel12fastEmit_ri_ENS_3MVTEjjbmS1_" title='llvm::FastISel::fastEmit_ri_' data-ref="_ZN4llvm8FastISel12fastEmit_ri_ENS_3MVTEjjbmS1_">fastEmit_ri_</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>, <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a>,</td></tr>
<tr><th id="865">865</th><td>                                 <i>/*Op0IsKill*/</i><b>false</b>, <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>);</td></tr>
<tr><th id="866">866</th><td>    <a class="local col6 ref" href="#256Addr" title='Addr' data-ref="256Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td>}</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb" title='(anonymous namespace)::ARMFastISel::AddLoadStoreOperands' data-type='void (anonymous namespace)::ARMFastISel::AddLoadStoreOperands(llvm::MVT VT, (anonymous namespace)::Address &amp; Addr, const llvm::MachineInstrBuilder &amp; MIB, MachineMemOperand::Flags Flags, bool useAM3)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb">AddLoadStoreOperands</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="263VT" title='VT' data-type='llvm::MVT' data-ref="263VT">VT</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col4 decl" id="264Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="264Addr">Addr</dfn>,</td></tr>
<tr><th id="871">871</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="265MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="265MIB">MIB</dfn>,</td></tr>
<tr><th id="872">872</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col6 decl" id="266Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="266Flags">Flags</dfn>,</td></tr>
<tr><th id="873">873</th><td>                                       <em>bool</em> <dfn class="local col7 decl" id="267useAM3" title='useAM3' data-type='bool' data-ref="267useAM3">useAM3</dfn>) {</td></tr>
<tr><th id="874">874</th><td>  <i>// addrmode5 output depends on the selection dag addressing dividing the</i></td></tr>
<tr><th id="875">875</th><td><i>  // offset by 4 that it then later multiplies. Do this here as well.</i></td></tr>
<tr><th id="876">876</th><td>  <b>if</b> (<a class="local col3 ref" href="#263VT" title='VT' data-ref="263VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col3 ref" href="#263VT" title='VT' data-ref="263VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="877">877</th><td>    <a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> /= <var>4</var>;</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <i>// Frame base works a bit differently. Handle it separately.</i></td></tr>
<tr><th id="880">880</th><td>  <b>if</b> (<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='r' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> == <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::FrameIndexBase" title='(anonymous namespace)::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::Address::FrameIndexBase">FrameIndexBase</a>) {</td></tr>
<tr><th id="881">881</th><td>    <em>int</em> <dfn class="local col8 decl" id="268FI" title='FI' data-type='int' data-ref="268FI">FI</dfn> = <a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::FI" title='(anonymous namespace)::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::FI">FI</a>;</td></tr>
<tr><th id="882">882</th><td>    <em>int</em> <dfn class="local col9 decl" id="269Offset" title='Offset' data-type='int' data-ref="269Offset">Offset</dfn> = <a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>;</td></tr>
<tr><th id="883">883</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="270MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="270MMO">MMO</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="884">884</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a></span>, <a class="local col8 ref" href="#268FI" title='FI' data-ref="268FI">FI</a>, <a class="local col9 ref" href="#269Offset" title='Offset' data-ref="269Offset">Offset</a>), <a class="local col6 ref" href="#266Flags" title='Flags' data-ref="266Flags">Flags</a>,</td></tr>
<tr><th id="885">885</th><td>        <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col8 ref" href="#268FI" title='FI' data-ref="268FI">FI</a>), <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col8 ref" href="#268FI" title='FI' data-ref="268FI">FI</a>));</td></tr>
<tr><th id="886">886</th><td>    <i>// Now add the rest of the operands.</i></td></tr>
<tr><th id="887">887</th><td>    <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col8 ref" href="#268FI" title='FI' data-ref="268FI">FI</a>);</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>    <i>// ARM halfword load/stores and signed byte loads need an additional</i></td></tr>
<tr><th id="890">890</th><td><i>    // operand.</i></td></tr>
<tr><th id="891">891</th><td>    <b>if</b> (<a class="local col7 ref" href="#267useAM3" title='useAM3' data-ref="267useAM3">useAM3</a>) {</td></tr>
<tr><th id="892">892</th><td>      <em>int</em> <dfn class="local col1 decl" id="271Imm" title='Imm' data-type='int' data-ref="271Imm">Imm</dfn> = (<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &lt; <var>0</var>) ? (<var>0x100</var> | -<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>) : <a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>;</td></tr>
<tr><th id="893">893</th><td>      <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="894">894</th><td>      <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#271Imm" title='Imm' data-ref="271Imm">Imm</a>);</td></tr>
<tr><th id="895">895</th><td>    } <b>else</b> {</td></tr>
<tr><th id="896">896</th><td>      <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>);</td></tr>
<tr><th id="897">897</th><td>    }</td></tr>
<tr><th id="898">898</th><td>    <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#270MMO" title='MMO' data-ref="270MMO">MMO</a>);</td></tr>
<tr><th id="899">899</th><td>  } <b>else</b> {</td></tr>
<tr><th id="900">900</th><td>    <i>// Now add the rest of the operands.</i></td></tr>
<tr><th id="901">901</th><td>    <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Base" title='(anonymous namespace)::Address::Base' data-use='m' data-ref="(anonymousnamespace)::Address::Base">Base</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::(anonymous)::Reg" title='(anonymous namespace)::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::Address::(anonymous)::Reg">Reg</a>);</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>    <i>// ARM halfword load/stores and signed byte loads need an additional</i></td></tr>
<tr><th id="904">904</th><td><i>    // operand.</i></td></tr>
<tr><th id="905">905</th><td>    <b>if</b> (<a class="local col7 ref" href="#267useAM3" title='useAM3' data-ref="267useAM3">useAM3</a>) {</td></tr>
<tr><th id="906">906</th><td>      <em>int</em> <dfn class="local col2 decl" id="272Imm" title='Imm' data-type='int' data-ref="272Imm">Imm</dfn> = (<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> &lt; <var>0</var>) ? (<var>0x100</var> | -<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>) : <a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>;</td></tr>
<tr><th id="907">907</th><td>      <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="908">908</th><td>      <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#272Imm" title='Imm' data-ref="272Imm">Imm</a>);</td></tr>
<tr><th id="909">909</th><td>    } <b>else</b> {</td></tr>
<tr><th id="910">910</th><td>      <a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#264Addr" title='Addr' data-ref="264Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::Address::Offset">Offset</a>);</td></tr>
<tr><th id="911">911</th><td>    }</td></tr>
<tr><th id="912">912</th><td>  }</td></tr>
<tr><th id="913">913</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col5 ref" href="#265MIB" title='MIB' data-ref="265MIB">MIB</a>);</td></tr>
<tr><th id="914">914</th><td>}</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb" title='(anonymous namespace)::ARMFastISel::ARMEmitLoad' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitLoad(llvm::MVT VT, unsigned int &amp; ResultReg, (anonymous namespace)::Address &amp; Addr, unsigned int Alignment = 0, bool isZExt = true, bool allocReg = true)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb">ARMEmitLoad</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="273VT" title='VT' data-type='llvm::MVT' data-ref="273VT">VT</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="274ResultReg" title='ResultReg' data-type='unsigned int &amp;' data-ref="274ResultReg">ResultReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col5 decl" id="275Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="275Addr">Addr</dfn>,</td></tr>
<tr><th id="917">917</th><td>                              <em>unsigned</em> <dfn class="local col6 decl" id="276Alignment" title='Alignment' data-type='unsigned int' data-ref="276Alignment">Alignment</dfn>, <em>bool</em> <dfn class="local col7 decl" id="277isZExt" title='isZExt' data-type='bool' data-ref="277isZExt">isZExt</dfn>, <em>bool</em> <dfn class="local col8 decl" id="278allocReg" title='allocReg' data-type='bool' data-ref="278allocReg">allocReg</dfn>) {</td></tr>
<tr><th id="918">918</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="279Opc" title='Opc' data-type='unsigned int' data-ref="279Opc">Opc</dfn>;</td></tr>
<tr><th id="919">919</th><td>  <em>bool</em> <dfn class="local col0 decl" id="280useAM3" title='useAM3' data-type='bool' data-ref="280useAM3">useAM3</dfn> = <b>false</b>;</td></tr>
<tr><th id="920">920</th><td>  <em>bool</em> <dfn class="local col1 decl" id="281needVMOV" title='needVMOV' data-type='bool' data-ref="281needVMOV">needVMOV</dfn> = <b>false</b>;</td></tr>
<tr><th id="921">921</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="282RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="282RC">RC</dfn>;</td></tr>
<tr><th id="922">922</th><td>  <b>switch</b> (<a class="local col3 ref" href="#273VT" title='VT' data-ref="273VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="923">923</th><td>    <i>// This is mostly going to be Neon/vector support.</i></td></tr>
<tr><th id="924">924</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="925">925</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="926">926</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="927">927</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="928">928</th><td>        <b>if</b> (Addr.Offset &lt; <var>0</var> &amp;&amp; Addr.Offset &gt; -<var>256</var> &amp;&amp; Subtarget-&gt;hasV6T2Ops())</td></tr>
<tr><th id="929">929</th><td>          Opc = isZExt ? ARM::<span class='error' title="no member named &apos;t2LDRBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi8</span> : ARM::<span class='error' title="no member named &apos;t2LDRSBi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBi8</span>;</td></tr>
<tr><th id="930">930</th><td>        <b>else</b></td></tr>
<tr><th id="931">931</th><td>          Opc = isZExt ? ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span> : ARM::<span class='error' title="no member named &apos;t2LDRSBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBi12</span>;</td></tr>
<tr><th id="932">932</th><td>      } <b>else</b> {</td></tr>
<tr><th id="933">933</th><td>        <b>if</b> (<a class="local col7 ref" href="#277isZExt" title='isZExt' data-ref="277isZExt">isZExt</a>) {</td></tr>
<tr><th id="934">934</th><td>          Opc = ARM::<span class='error' title="no member named &apos;LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">LDRBi12</span>;</td></tr>
<tr><th id="935">935</th><td>        } <b>else</b> {</td></tr>
<tr><th id="936">936</th><td>          Opc = ARM::<span class='error' title="no member named &apos;LDRSB&apos; in namespace &apos;llvm::ARM&apos;">LDRSB</span>;</td></tr>
<tr><th id="937">937</th><td>          <a class="local col0 ref" href="#280useAM3" title='useAM3' data-ref="280useAM3">useAM3</a> = <b>true</b>;</td></tr>
<tr><th id="938">938</th><td>        }</td></tr>
<tr><th id="939">939</th><td>      }</td></tr>
<tr><th id="940">940</th><td>      RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> : &amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>;</td></tr>
<tr><th id="941">941</th><td>      <b>break</b>;</td></tr>
<tr><th id="942">942</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="943">943</th><td>      <b>if</b> (<a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &amp;&amp; <a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &lt; <var>2</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv" title='llvm::ARMSubtarget::allowsUnalignedMem' data-ref="_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv">allowsUnalignedMem</a>())</td></tr>
<tr><th id="944">944</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="947">947</th><td>        <b>if</b> (Addr.Offset &lt; <var>0</var> &amp;&amp; Addr.Offset &gt; -<var>256</var> &amp;&amp; Subtarget-&gt;hasV6T2Ops())</td></tr>
<tr><th id="948">948</th><td>          Opc = isZExt ? ARM::<span class='error' title="no member named &apos;t2LDRHi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHi8</span> : ARM::<span class='error' title="no member named &apos;t2LDRSHi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi8</span>;</td></tr>
<tr><th id="949">949</th><td>        <b>else</b></td></tr>
<tr><th id="950">950</th><td>          Opc = isZExt ? ARM::<span class='error' title="no member named &apos;t2LDRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHi12</span> : ARM::<span class='error' title="no member named &apos;t2LDRSHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHi12</span>;</td></tr>
<tr><th id="951">951</th><td>      } <b>else</b> {</td></tr>
<tr><th id="952">952</th><td>        Opc = isZExt ? ARM::<span class='error' title="no member named &apos;LDRH&apos; in namespace &apos;llvm::ARM&apos;">LDRH</span> : ARM::<span class='error' title="no member named &apos;LDRSH&apos; in namespace &apos;llvm::ARM&apos;">LDRSH</span>;</td></tr>
<tr><th id="953">953</th><td>        <a class="local col0 ref" href="#280useAM3" title='useAM3' data-ref="280useAM3">useAM3</a> = <b>true</b>;</td></tr>
<tr><th id="954">954</th><td>      }</td></tr>
<tr><th id="955">955</th><td>      RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> : &amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>;</td></tr>
<tr><th id="956">956</th><td>      <b>break</b>;</td></tr>
<tr><th id="957">957</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="958">958</th><td>      <b>if</b> (<a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &amp;&amp; <a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &lt; <var>4</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv" title='llvm::ARMSubtarget::allowsUnalignedMem' data-ref="_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv">allowsUnalignedMem</a>())</td></tr>
<tr><th id="959">959</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="962">962</th><td>        <b>if</b> (Addr.Offset &lt; <var>0</var> &amp;&amp; Addr.Offset &gt; -<var>256</var> &amp;&amp; Subtarget-&gt;hasV6T2Ops())</td></tr>
<tr><th id="963">963</th><td>          Opc = ARM::<span class='error' title="no member named &apos;t2LDRi8&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi8</span>;</td></tr>
<tr><th id="964">964</th><td>        <b>else</b></td></tr>
<tr><th id="965">965</th><td>          Opc = ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>;</td></tr>
<tr><th id="966">966</th><td>      } <b>else</b> {</td></tr>
<tr><th id="967">967</th><td>        Opc = ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>;</td></tr>
<tr><th id="968">968</th><td>      }</td></tr>
<tr><th id="969">969</th><td>      RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> : &amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>;</td></tr>
<tr><th id="970">970</th><td>      <b>break</b>;</td></tr>
<tr><th id="971">971</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="972">972</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="973">973</th><td>      <i>// Unaligned loads need special handling. Floats require word-alignment.</i></td></tr>
<tr><th id="974">974</th><td>      <b>if</b> (<a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &amp;&amp; <a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &lt; <var>4</var>) {</td></tr>
<tr><th id="975">975</th><td>        <a class="local col1 ref" href="#281needVMOV" title='needVMOV' data-ref="281needVMOV">needVMOV</a> = <b>true</b>;</td></tr>
<tr><th id="976">976</th><td>        <a class="local col3 ref" href="#273VT" title='VT' data-ref="273VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="977">977</th><td>        Opc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span> : ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>;</td></tr>
<tr><th id="978">978</th><td>        RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> : &amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>;</td></tr>
<tr><th id="979">979</th><td>      } <b>else</b> {</td></tr>
<tr><th id="980">980</th><td>        Opc = ARM::<span class='error' title="no member named &apos;VLDRS&apos; in namespace &apos;llvm::ARM&apos;">VLDRS</span>;</td></tr>
<tr><th id="981">981</th><td>        <a class="local col2 ref" href="#282RC" title='RC' data-ref="282RC">RC</a> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#273VT" title='VT' data-ref="273VT">VT</a>);</td></tr>
<tr><th id="982">982</th><td>      }</td></tr>
<tr><th id="983">983</th><td>      <b>break</b>;</td></tr>
<tr><th id="984">984</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="985">985</th><td>      <i>// Can load and store double precision even without FeatureFP64</i></td></tr>
<tr><th id="986">986</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="987">987</th><td>      <i>// FIXME: Unaligned loads need special handling.  Doublewords require</i></td></tr>
<tr><th id="988">988</th><td><i>      // word-alignment.</i></td></tr>
<tr><th id="989">989</th><td>      <b>if</b> (<a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &amp;&amp; <a class="local col6 ref" href="#276Alignment" title='Alignment' data-ref="276Alignment">Alignment</a> &lt; <var>4</var>)</td></tr>
<tr><th id="990">990</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>      Opc = ARM::<span class='error' title="no member named &apos;VLDRD&apos; in namespace &apos;llvm::ARM&apos;">VLDRD</span>;</td></tr>
<tr><th id="993">993</th><td>      <a class="local col2 ref" href="#282RC" title='RC' data-ref="282RC">RC</a> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#273VT" title='VT' data-ref="273VT">VT</a>);</td></tr>
<tr><th id="994">994</th><td>      <b>break</b>;</td></tr>
<tr><th id="995">995</th><td>  }</td></tr>
<tr><th id="996">996</th><td>  <i>// Simplify this down to something we can handle.</i></td></tr>
<tr><th id="997">997</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb" title='(anonymous namespace)::ARMFastISel::ARMSimplifyAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb">ARMSimplifyAddress</a>(<span class='refarg'><a class="local col5 ref" href="#275Addr" title='Addr' data-ref="275Addr">Addr</a></span>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#273VT" title='VT' data-ref="273VT">VT</a>, <a class="local col0 ref" href="#280useAM3" title='useAM3' data-ref="280useAM3">useAM3</a>);</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <i>// Create the base instruction, then add the operands.</i></td></tr>
<tr><th id="1000">1000</th><td>  <b>if</b> (<a class="local col8 ref" href="#278allocReg" title='allocReg' data-ref="278allocReg">allocReg</a>)</td></tr>
<tr><th id="1001">1001</th><td>    <a class="local col4 ref" href="#274ResultReg" title='ResultReg' data-ref="274ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#282RC" title='RC' data-ref="282RC">RC</a>);</td></tr>
<tr><th id="1002">1002</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ResultReg &gt; 255 &amp;&amp; &quot;Expected an allocated virtual register.&quot;) ? void (0) : __assert_fail (&quot;ResultReg &gt; 255 &amp;&amp; \&quot;Expected an allocated virtual register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1002, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#274ResultReg" title='ResultReg' data-ref="274ResultReg">ResultReg</a> &gt; <var>255</var> &amp;&amp; <q>"Expected an allocated virtual register."</q>);</td></tr>
<tr><th id="1003">1003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="283MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="283MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1004">1004</th><td>                                    <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#279Opc" title='Opc' data-ref="279Opc">Opc</a>), <a class="local col4 ref" href="#274ResultReg" title='ResultReg' data-ref="274ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1005">1005</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb" title='(anonymous namespace)::ARMFastISel::AddLoadStoreOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb">AddLoadStoreOperands</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#273VT" title='VT' data-ref="273VT">VT</a>, <span class='refarg'><a class="local col5 ref" href="#275Addr" title='Addr' data-ref="275Addr">Addr</a></span>, <a class="local col3 ref" href="#283MIB" title='MIB' data-ref="283MIB">MIB</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <a class="local col0 ref" href="#280useAM3" title='useAM3' data-ref="280useAM3">useAM3</a>);</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <i>// If we had an unaligned load of a float we've converted it to an regular</i></td></tr>
<tr><th id="1008">1008</th><td><i>  // load.  Now we must move from the GRP to the FP register.</i></td></tr>
<tr><th id="1009">1009</th><td>  <b>if</b> (<a class="local col1 ref" href="#281needVMOV" title='needVMOV' data-ref="281needVMOV">needVMOV</a>) {</td></tr>
<tr><th id="1010">1010</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="284MoveReg" title='MoveReg' data-type='unsigned int' data-ref="284MoveReg">MoveReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>));</td></tr>
<tr><th id="1011">1011</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1012">1012</th><td>                            TII.get(ARM::<span class='error' title="no member named &apos;VMOVSR&apos; in namespace &apos;llvm::ARM&apos;">VMOVSR</span>), MoveReg)</td></tr>
<tr><th id="1013">1013</th><td>                    .addReg(ResultReg));</td></tr>
<tr><th id="1014">1014</th><td>    <a class="local col4 ref" href="#274ResultReg" title='ResultReg' data-ref="274ResultReg">ResultReg</a> = <a class="local col4 ref" href="#284MoveReg" title='MoveReg' data-ref="284MoveReg">MoveReg</a>;</td></tr>
<tr><th id="1015">1015</th><td>  }</td></tr>
<tr><th id="1016">1016</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1017">1017</th><td>}</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectLoad' data-type='bool (anonymous namespace)::ARMFastISel::SelectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE">SelectLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="285I" title='I' data-type='const llvm::Instruction *' data-ref="285I">I</dfn>) {</td></tr>
<tr><th id="1020">1020</th><td>  <i>// Atomic loads need special handling.</i></td></tr>
<tr><th id="1021">1021</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a>&gt;(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="1022">1022</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="286SV" title='SV' data-type='const llvm::Value *' data-ref="286SV">SV</dfn> = <a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1025">1025</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>()) {</td></tr>
<tr><th id="1026">1026</th><td>    <i>// Swifterror values can come from either a function parameter with</i></td></tr>
<tr><th id="1027">1027</th><td><i>    // swifterror attribute or an alloca with swifterror attribute.</i></td></tr>
<tr><th id="1028">1028</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col7 decl" id="287Arg" title='Arg' data-type='const llvm::Argument *' data-ref="287Arg"><a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col6 ref" href="#286SV" title='SV' data-ref="286SV">SV</a>)) {</td></tr>
<tr><th id="1029">1029</th><td>      <b>if</b> (<a class="local col7 ref" href="#287Arg" title='Arg' data-ref="287Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17hasSwiftErrorAttrEv" title='llvm::Argument::hasSwiftErrorAttr' data-ref="_ZNK4llvm8Argument17hasSwiftErrorAttrEv">hasSwiftErrorAttr</a>())</td></tr>
<tr><th id="1030">1030</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1031">1031</th><td>    }</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col8 decl" id="288Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="288Alloca"><a class="local col8 ref" href="#288Alloca" title='Alloca' data-ref="288Alloca">Alloca</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col6 ref" href="#286SV" title='SV' data-ref="286SV">SV</a>)) {</td></tr>
<tr><th id="1034">1034</th><td>      <b>if</b> (<a class="local col8 ref" href="#288Alloca" title='Alloca' data-ref="288Alloca">Alloca</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst12isSwiftErrorEv" title='llvm::AllocaInst::isSwiftError' data-ref="_ZNK4llvm10AllocaInst12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="1035">1035</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1036">1036</th><td>    }</td></tr>
<tr><th id="1037">1037</th><td>  }</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <i>// Verify we have a legal type before going any further.</i></td></tr>
<tr><th id="1040">1040</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col9 decl" id="289VT" title='VT' data-type='llvm::MVT' data-ref="289VT">VT</dfn>;</td></tr>
<tr><th id="1041">1041</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col9 ref" href="#289VT" title='VT' data-ref="289VT">VT</a></span>))</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="1045">1045</th><td>  <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col0 decl" id="290Addr" title='Addr' data-type='(anonymous namespace)::Address' data-ref="290Addr">Addr</dfn>;</td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col0 ref" href="#290Addr" title='Addr' data-ref="290Addr">Addr</a></span>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="291ResultReg" title='ResultReg' data-type='unsigned int' data-ref="291ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1049">1049</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb" title='(anonymous namespace)::ARMFastISel::ARMEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb">ARMEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#289VT" title='VT' data-ref="289VT">VT</a>, <span class='refarg'><a class="local col1 ref" href="#291ResultReg" title='ResultReg' data-ref="291ResultReg">ResultReg</a></span>, <span class='refarg'><a class="local col0 ref" href="#290Addr" title='Addr' data-ref="290Addr">Addr</a></span>, <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a>&gt;(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst12getAlignmentEv" title='llvm::LoadInst::getAlignment' data-ref="_ZNK4llvm8LoadInst12getAlignmentEv">getAlignment</a>()))</td></tr>
<tr><th id="1050">1050</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1051">1051</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col5 ref" href="#285I" title='I' data-ref="285I">I</a>, <a class="local col1 ref" href="#291ResultReg" title='ResultReg' data-ref="291ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1052">1052</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1053">1053</th><td>}</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj" title='(anonymous namespace)::ARMFastISel::ARMEmitStore' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitStore(llvm::MVT VT, unsigned int SrcReg, (anonymous namespace)::Address &amp; Addr, unsigned int Alignment = 0)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj">ARMEmitStore</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="292VT" title='VT' data-type='llvm::MVT' data-ref="292VT">VT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="293SrcReg" title='SrcReg' data-type='unsigned int' data-ref="293SrcReg">SrcReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> &amp;<dfn class="local col4 decl" id="294Addr" title='Addr' data-type='(anonymous namespace)::Address &amp;' data-ref="294Addr">Addr</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="295Alignment" title='Alignment' data-type='unsigned int' data-ref="295Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="1057">1057</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="296StrOpc" title='StrOpc' data-type='unsigned int' data-ref="296StrOpc">StrOpc</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>  <em>bool</em> <dfn class="local col7 decl" id="297useAM3" title='useAM3' data-type='bool' data-ref="297useAM3">useAM3</dfn> = <b>false</b>;</td></tr>
<tr><th id="1059">1059</th><td>  <b>switch</b> (<a class="local col2 ref" href="#292VT" title='VT' data-ref="292VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1060">1060</th><td>    <i>// This is mostly going to be Neon/vector support.</i></td></tr>
<tr><th id="1061">1061</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1062">1062</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>: {</td></tr>
<tr><th id="1063">1063</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="298Res" title='Res' data-type='unsigned int' data-ref="298Res">Res</dfn> = createResultReg(isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span></td></tr>
<tr><th id="1064">1064</th><td>                                              : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>);</td></tr>
<tr><th id="1065">1065</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="299Opc" title='Opc' data-type='unsigned int' data-ref="299Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;">t2ANDri</span> : ARM::<span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;">ANDri</span>;</td></tr>
<tr><th id="1066">1066</th><td>      <a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#299Opc" title='Opc' data-ref="299Opc">Opc</a>), <a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a>, <var>1</var>);</td></tr>
<tr><th id="1067">1067</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1068">1068</th><td>                              <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#299Opc" title='Opc' data-ref="299Opc">Opc</a>), <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>)</td></tr>
<tr><th id="1069">1069</th><td>                      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>));</td></tr>
<tr><th id="1070">1070</th><td>      <a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a> = <a class="local col8 ref" href="#298Res" title='Res' data-ref="298Res">Res</a>;</td></tr>
<tr><th id="1071">1071</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1072">1072</th><td>    }</td></tr>
<tr><th id="1073">1073</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="1074">1074</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="1075">1075</th><td>        <b>if</b> (Addr.Offset &lt; <var>0</var> &amp;&amp; Addr.Offset &gt; -<var>256</var> &amp;&amp; Subtarget-&gt;hasV6T2Ops())</td></tr>
<tr><th id="1076">1076</th><td>          StrOpc = ARM::<span class='error' title="no member named &apos;t2STRBi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRBi8</span>;</td></tr>
<tr><th id="1077">1077</th><td>        <b>else</b></td></tr>
<tr><th id="1078">1078</th><td>          StrOpc = ARM::<span class='error' title="no member named &apos;t2STRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRBi12</span>;</td></tr>
<tr><th id="1079">1079</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1080">1080</th><td>        StrOpc = ARM::<span class='error' title="no member named &apos;STRBi12&apos; in namespace &apos;llvm::ARM&apos;">STRBi12</span>;</td></tr>
<tr><th id="1081">1081</th><td>      }</td></tr>
<tr><th id="1082">1082</th><td>      <b>break</b>;</td></tr>
<tr><th id="1083">1083</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="1084">1084</th><td>      <b>if</b> (<a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &amp;&amp; <a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &lt; <var>2</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv" title='llvm::ARMSubtarget::allowsUnalignedMem' data-ref="_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv">allowsUnalignedMem</a>())</td></tr>
<tr><th id="1085">1085</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="1088">1088</th><td>        <b>if</b> (Addr.Offset &lt; <var>0</var> &amp;&amp; Addr.Offset &gt; -<var>256</var> &amp;&amp; Subtarget-&gt;hasV6T2Ops())</td></tr>
<tr><th id="1089">1089</th><td>          StrOpc = ARM::<span class='error' title="no member named &apos;t2STRHi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRHi8</span>;</td></tr>
<tr><th id="1090">1090</th><td>        <b>else</b></td></tr>
<tr><th id="1091">1091</th><td>          StrOpc = ARM::<span class='error' title="no member named &apos;t2STRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRHi12</span>;</td></tr>
<tr><th id="1092">1092</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1093">1093</th><td>        StrOpc = ARM::<span class='error' title="no member named &apos;STRH&apos; in namespace &apos;llvm::ARM&apos;">STRH</span>;</td></tr>
<tr><th id="1094">1094</th><td>        <a class="local col7 ref" href="#297useAM3" title='useAM3' data-ref="297useAM3">useAM3</a> = <b>true</b>;</td></tr>
<tr><th id="1095">1095</th><td>      }</td></tr>
<tr><th id="1096">1096</th><td>      <b>break</b>;</td></tr>
<tr><th id="1097">1097</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="1098">1098</th><td>      <b>if</b> (<a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &amp;&amp; <a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &lt; <var>4</var> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv" title='llvm::ARMSubtarget::allowsUnalignedMem' data-ref="_ZNK4llvm12ARMSubtarget18allowsUnalignedMemEv">allowsUnalignedMem</a>())</td></tr>
<tr><th id="1099">1099</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="1102">1102</th><td>        <b>if</b> (Addr.Offset &lt; <var>0</var> &amp;&amp; Addr.Offset &gt; -<var>256</var> &amp;&amp; Subtarget-&gt;hasV6T2Ops())</td></tr>
<tr><th id="1103">1103</th><td>          StrOpc = ARM::<span class='error' title="no member named &apos;t2STRi8&apos; in namespace &apos;llvm::ARM&apos;">t2STRi8</span>;</td></tr>
<tr><th id="1104">1104</th><td>        <b>else</b></td></tr>
<tr><th id="1105">1105</th><td>          StrOpc = ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>;</td></tr>
<tr><th id="1106">1106</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1107">1107</th><td>        StrOpc = ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>;</td></tr>
<tr><th id="1108">1108</th><td>      }</td></tr>
<tr><th id="1109">1109</th><td>      <b>break</b>;</td></tr>
<tr><th id="1110">1110</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="1111">1111</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1112">1112</th><td>      <i>// Unaligned stores need special handling. Floats require word-alignment.</i></td></tr>
<tr><th id="1113">1113</th><td>      <b>if</b> (<a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &amp;&amp; <a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &lt; <var>4</var>) {</td></tr>
<tr><th id="1114">1114</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="300MoveReg" title='MoveReg' data-type='unsigned int' data-ref="300MoveReg">MoveReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>));</td></tr>
<tr><th id="1115">1115</th><td>        AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1116">1116</th><td>                                TII.get(ARM::<span class='error' title="no member named &apos;VMOVRS&apos; in namespace &apos;llvm::ARM&apos;">VMOVRS</span>), MoveReg)</td></tr>
<tr><th id="1117">1117</th><td>                        .addReg(SrcReg));</td></tr>
<tr><th id="1118">1118</th><td>        <a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a> = <a class="local col0 ref" href="#300MoveReg" title='MoveReg' data-ref="300MoveReg">MoveReg</a>;</td></tr>
<tr><th id="1119">1119</th><td>        <a class="local col2 ref" href="#292VT" title='VT' data-ref="292VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="1120">1120</th><td>        StrOpc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span> : ARM::<span class='error' title="no member named &apos;STRi12&apos; in namespace &apos;llvm::ARM&apos;">STRi12</span>;</td></tr>
<tr><th id="1121">1121</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1122">1122</th><td>        StrOpc = ARM::<span class='error' title="no member named &apos;VSTRS&apos; in namespace &apos;llvm::ARM&apos;">VSTRS</span>;</td></tr>
<tr><th id="1123">1123</th><td>      }</td></tr>
<tr><th id="1124">1124</th><td>      <b>break</b>;</td></tr>
<tr><th id="1125">1125</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="1126">1126</th><td>      <i>// Can load and store double precision even without FeatureFP64</i></td></tr>
<tr><th id="1127">1127</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1128">1128</th><td>      <i>// FIXME: Unaligned stores need special handling.  Doublewords require</i></td></tr>
<tr><th id="1129">1129</th><td><i>      // word-alignment.</i></td></tr>
<tr><th id="1130">1130</th><td>      <b>if</b> (<a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &amp;&amp; <a class="local col5 ref" href="#295Alignment" title='Alignment' data-ref="295Alignment">Alignment</a> &lt; <var>4</var>)</td></tr>
<tr><th id="1131">1131</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>      StrOpc = ARM::<span class='error' title="no member named &apos;VSTRD&apos; in namespace &apos;llvm::ARM&apos;">VSTRD</span>;</td></tr>
<tr><th id="1134">1134</th><td>      <b>break</b>;</td></tr>
<tr><th id="1135">1135</th><td>  }</td></tr>
<tr><th id="1136">1136</th><td>  <i>// Simplify this down to something we can handle.</i></td></tr>
<tr><th id="1137">1137</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb" title='(anonymous namespace)::ARMFastISel::ARMSimplifyAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel18ARMSimplifyAddressERNS_7AddressEN4llvm3MVTEb">ARMSimplifyAddress</a>(<span class='refarg'><a class="local col4 ref" href="#294Addr" title='Addr' data-ref="294Addr">Addr</a></span>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#292VT" title='VT' data-ref="292VT">VT</a>, <a class="local col7 ref" href="#297useAM3" title='useAM3' data-ref="297useAM3">useAM3</a>);</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <i>// Create the base instruction, then add the operands.</i></td></tr>
<tr><th id="1140">1140</th><td>  <a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#296StrOpc" title='StrOpc' data-ref="296StrOpc">StrOpc</a>), <a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a>, <var>0</var>);</td></tr>
<tr><th id="1141">1141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="301MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="301MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1142">1142</th><td>                                    <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#296StrOpc" title='StrOpc' data-ref="296StrOpc">StrOpc</a>))</td></tr>
<tr><th id="1143">1143</th><td>                            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1144">1144</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb" title='(anonymous namespace)::ARMFastISel::AddLoadStoreOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel20AddLoadStoreOperandsEN4llvm3MVTERNS_7AddressERKNS1_19MachineInstrBuilderENS1_17MachineMemOperand5FlagsEb">AddLoadStoreOperands</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#292VT" title='VT' data-ref="292VT">VT</a>, <span class='refarg'><a class="local col4 ref" href="#294Addr" title='Addr' data-ref="294Addr">Addr</a></span>, <a class="local col1 ref" href="#301MIB" title='MIB' data-ref="301MIB">MIB</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <a class="local col7 ref" href="#297useAM3" title='useAM3' data-ref="297useAM3">useAM3</a>);</td></tr>
<tr><th id="1145">1145</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1146">1146</th><td>}</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectStore' data-type='bool (anonymous namespace)::ARMFastISel::SelectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectStoreEPKN4llvm11InstructionE">SelectStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="302I" title='I' data-type='const llvm::Instruction *' data-ref="302I">I</dfn>) {</td></tr>
<tr><th id="1149">1149</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="303Op0" title='Op0' data-type='llvm::Value *' data-ref="303Op0">Op0</dfn> = <a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1150">1150</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="304SrcReg" title='SrcReg' data-type='unsigned int' data-ref="304SrcReg">SrcReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <i>// Atomic stores need special handling.</i></td></tr>
<tr><th id="1153">1153</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a>&gt;(<a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="1154">1154</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="305PtrV" title='PtrV' data-type='const llvm::Value *' data-ref="305PtrV">PtrV</dfn> = <a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1157">1157</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>()) {</td></tr>
<tr><th id="1158">1158</th><td>    <i>// Swifterror values can come from either a function parameter with</i></td></tr>
<tr><th id="1159">1159</th><td><i>    // swifterror attribute or an alloca with swifterror attribute.</i></td></tr>
<tr><th id="1160">1160</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col6 decl" id="306Arg" title='Arg' data-type='const llvm::Argument *' data-ref="306Arg"><a class="local col6 ref" href="#306Arg" title='Arg' data-ref="306Arg">Arg</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col5 ref" href="#305PtrV" title='PtrV' data-ref="305PtrV">PtrV</a>)) {</td></tr>
<tr><th id="1161">1161</th><td>      <b>if</b> (<a class="local col6 ref" href="#306Arg" title='Arg' data-ref="306Arg">Arg</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17hasSwiftErrorAttrEv" title='llvm::Argument::hasSwiftErrorAttr' data-ref="_ZNK4llvm8Argument17hasSwiftErrorAttrEv">hasSwiftErrorAttr</a>())</td></tr>
<tr><th id="1162">1162</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1163">1163</th><td>    }</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col7 decl" id="307Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="307Alloca"><a class="local col7 ref" href="#307Alloca" title='Alloca' data-ref="307Alloca">Alloca</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a>&gt;(<a class="local col5 ref" href="#305PtrV" title='PtrV' data-ref="305PtrV">PtrV</a>)) {</td></tr>
<tr><th id="1166">1166</th><td>      <b>if</b> (<a class="local col7 ref" href="#307Alloca" title='Alloca' data-ref="307Alloca">Alloca</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst12isSwiftErrorEv" title='llvm::AllocaInst::isSwiftError' data-ref="_ZNK4llvm10AllocaInst12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="1167">1167</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1168">1168</th><td>    }</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <i>// Verify we have a legal type before going any further.</i></td></tr>
<tr><th id="1172">1172</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="308VT" title='VT' data-type='llvm::MVT' data-ref="308VT">VT</dfn>;</td></tr>
<tr><th id="1173">1173</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col8 ref" href="#308VT" title='VT' data-ref="308VT">VT</a></span>))</td></tr>
<tr><th id="1174">1174</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <i>// Get the value to be stored into a register.</i></td></tr>
<tr><th id="1177">1177</th><td>  <a class="local col4 ref" href="#304SrcReg" title='SrcReg' data-ref="304SrcReg">SrcReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#303Op0" title='Op0' data-ref="303Op0">Op0</a>);</td></tr>
<tr><th id="1178">1178</th><td>  <b>if</b> (<a class="local col4 ref" href="#304SrcReg" title='SrcReg' data-ref="304SrcReg">SrcReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="1181">1181</th><td>  <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col9 decl" id="309Addr" title='Addr' data-type='(anonymous namespace)::Address' data-ref="309Addr">Addr</dfn>;</td></tr>
<tr><th id="1182">1182</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>), <span class='refarg'><a class="local col9 ref" href="#309Addr" title='Addr' data-ref="309Addr">Addr</a></span>))</td></tr>
<tr><th id="1183">1183</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj" title='(anonymous namespace)::ARMFastISel::ARMEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj">ARMEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#308VT" title='VT' data-ref="308VT">VT</a>, <a class="local col4 ref" href="#304SrcReg" title='SrcReg' data-ref="304SrcReg">SrcReg</a>, <span class='refarg'><a class="local col9 ref" href="#309Addr" title='Addr' data-ref="309Addr">Addr</a></span>, <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst">StoreInst</a>&gt;(<a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm9StoreInst12getAlignmentEv" title='llvm::StoreInst::getAlignment' data-ref="_ZNK4llvm9StoreInst12getAlignmentEv">getAlignment</a>()))</td></tr>
<tr><th id="1186">1186</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1187">1187</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1188">1188</th><td>}</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td><em>static</em> <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="tu decl def" id="_ZL14getComparePredN4llvm7CmpInst9PredicateE" title='getComparePred' data-type='ARMCC::CondCodes getComparePred(CmpInst::Predicate Pred)' data-ref="_ZL14getComparePredN4llvm7CmpInst9PredicateE">getComparePred</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col0 decl" id="310Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="310Pred">Pred</dfn>) {</td></tr>
<tr><th id="1191">1191</th><td>  <b>switch</b> (<a class="local col0 ref" href="#310Pred" title='Pred' data-ref="310Pred">Pred</a>) {</td></tr>
<tr><th id="1192">1192</th><td>    <i>// Needs two compares...</i></td></tr>
<tr><th id="1193">1193</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ONE" title='llvm::CmpInst::Predicate::FCMP_ONE' data-ref="llvm::CmpInst::Predicate::FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="1194">1194</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UEQ" title='llvm::CmpInst::Predicate::FCMP_UEQ' data-ref="llvm::CmpInst::Predicate::FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="1195">1195</th><td>    <b>default</b>:</td></tr>
<tr><th id="1196">1196</th><td>      <i>// AL is our "false" for now. The other two need more compares.</i></td></tr>
<tr><th id="1197">1197</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="1198">1198</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_EQ" title='llvm::CmpInst::Predicate::ICMP_EQ' data-ref="llvm::CmpInst::Predicate::ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="1199">1199</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OEQ" title='llvm::CmpInst::Predicate::FCMP_OEQ' data-ref="llvm::CmpInst::Predicate::FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="1200">1200</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="1201">1201</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGT" title='llvm::CmpInst::Predicate::ICMP_SGT' data-ref="llvm::CmpInst::Predicate::ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="1202">1202</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGT" title='llvm::CmpInst::Predicate::FCMP_OGT' data-ref="llvm::CmpInst::Predicate::FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="1203">1203</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GT" title='llvm::ARMCC::CondCodes::GT' data-ref="llvm::ARMCC::CondCodes::GT">GT</a>;</td></tr>
<tr><th id="1204">1204</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SGE" title='llvm::CmpInst::Predicate::ICMP_SGE' data-ref="llvm::CmpInst::Predicate::ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="1205">1205</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OGE" title='llvm::CmpInst::Predicate::FCMP_OGE' data-ref="llvm::CmpInst::Predicate::FCMP_OGE">FCMP_OGE</a>:</td></tr>
<tr><th id="1206">1206</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::GE" title='llvm::ARMCC::CondCodes::GE' data-ref="llvm::ARMCC::CondCodes::GE">GE</a>;</td></tr>
<tr><th id="1207">1207</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGT" title='llvm::CmpInst::Predicate::ICMP_UGT' data-ref="llvm::CmpInst::Predicate::ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="1208">1208</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGT" title='llvm::CmpInst::Predicate::FCMP_UGT' data-ref="llvm::CmpInst::Predicate::FCMP_UGT">FCMP_UGT</a>:</td></tr>
<tr><th id="1209">1209</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HI" title='llvm::ARMCC::CondCodes::HI' data-ref="llvm::ARMCC::CondCodes::HI">HI</a>;</td></tr>
<tr><th id="1210">1210</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLT" title='llvm::CmpInst::Predicate::FCMP_OLT' data-ref="llvm::CmpInst::Predicate::FCMP_OLT">FCMP_OLT</a>:</td></tr>
<tr><th id="1211">1211</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::MI" title='llvm::ARMCC::CondCodes::MI' data-ref="llvm::ARMCC::CondCodes::MI">MI</a>;</td></tr>
<tr><th id="1212">1212</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULE" title='llvm::CmpInst::Predicate::ICMP_ULE' data-ref="llvm::CmpInst::Predicate::ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="1213">1213</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_OLE" title='llvm::CmpInst::Predicate::FCMP_OLE' data-ref="llvm::CmpInst::Predicate::FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="1214">1214</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LS" title='llvm::ARMCC::CondCodes::LS' data-ref="llvm::ARMCC::CondCodes::LS">LS</a>;</td></tr>
<tr><th id="1215">1215</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ORD" title='llvm::CmpInst::Predicate::FCMP_ORD' data-ref="llvm::CmpInst::Predicate::FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="1216">1216</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VC" title='llvm::ARMCC::CondCodes::VC' data-ref="llvm::ARMCC::CondCodes::VC">VC</a>;</td></tr>
<tr><th id="1217">1217</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNO" title='llvm::CmpInst::Predicate::FCMP_UNO' data-ref="llvm::CmpInst::Predicate::FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="1218">1218</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::VS" title='llvm::ARMCC::CondCodes::VS' data-ref="llvm::ARMCC::CondCodes::VS">VS</a>;</td></tr>
<tr><th id="1219">1219</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UGE" title='llvm::CmpInst::Predicate::FCMP_UGE' data-ref="llvm::CmpInst::Predicate::FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="1220">1220</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::PL" title='llvm::ARMCC::CondCodes::PL' data-ref="llvm::ARMCC::CondCodes::PL">PL</a>;</td></tr>
<tr><th id="1221">1221</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLT" title='llvm::CmpInst::Predicate::ICMP_SLT' data-ref="llvm::CmpInst::Predicate::ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="1222">1222</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULT" title='llvm::CmpInst::Predicate::FCMP_ULT' data-ref="llvm::CmpInst::Predicate::FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="1223">1223</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LT" title='llvm::ARMCC::CondCodes::LT' data-ref="llvm::ARMCC::CondCodes::LT">LT</a>;</td></tr>
<tr><th id="1224">1224</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_SLE" title='llvm::CmpInst::Predicate::ICMP_SLE' data-ref="llvm::CmpInst::Predicate::ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="1225">1225</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_ULE" title='llvm::CmpInst::Predicate::FCMP_ULE' data-ref="llvm::CmpInst::Predicate::FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="1226">1226</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LE" title='llvm::ARMCC::CondCodes::LE' data-ref="llvm::ARMCC::CondCodes::LE">LE</a>;</td></tr>
<tr><th id="1227">1227</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::FCMP_UNE" title='llvm::CmpInst::Predicate::FCMP_UNE' data-ref="llvm::CmpInst::Predicate::FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="1228">1228</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_NE" title='llvm::CmpInst::Predicate::ICMP_NE' data-ref="llvm::CmpInst::Predicate::ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="1229">1229</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>;</td></tr>
<tr><th id="1230">1230</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_UGE" title='llvm::CmpInst::Predicate::ICMP_UGE' data-ref="llvm::CmpInst::Predicate::ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="1231">1231</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::HS" title='llvm::ARMCC::CondCodes::HS' data-ref="llvm::ARMCC::CondCodes::HS">HS</a>;</td></tr>
<tr><th id="1232">1232</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate::ICMP_ULT" title='llvm::CmpInst::Predicate::ICMP_ULT' data-ref="llvm::CmpInst::Predicate::ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="1233">1233</th><td>      <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::LO" title='llvm::ARMCC::CondCodes::LO' data-ref="llvm::ARMCC::CondCodes::LO">LO</a>;</td></tr>
<tr><th id="1234">1234</th><td>  }</td></tr>
<tr><th id="1235">1235</th><td>}</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectBranch' data-type='bool (anonymous namespace)::ARMFastISel::SelectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE">SelectBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="311I" title='I' data-type='const llvm::Instruction *' data-ref="311I">I</dfn>) {</td></tr>
<tr><th id="1238">1238</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a> *<dfn class="local col2 decl" id="312BI" title='BI' data-type='const llvm::BranchInst *' data-ref="312BI">BI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst">BranchInst</a>&gt;(<a class="local col1 ref" href="#311I" title='I' data-ref="311I">I</a>);</td></tr>
<tr><th id="1239">1239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="313TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="313TBB">TBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)]</a>;</td></tr>
<tr><th id="1240">1240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="314FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="314FBB">FBB</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>1</var>)]</a>;</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <i>// Simple branch support.</i></td></tr>
<tr><th id="1243">1243</th><td><i></i></td></tr>
<tr><th id="1244">1244</th><td><i>  // If we can, avoid recomputing the compare - redoing it could lead to wonky</i></td></tr>
<tr><th id="1245">1245</th><td><i>  // behavior.</i></td></tr>
<tr><th id="1246">1246</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a> *<dfn class="local col5 decl" id="315CI" title='CI' data-type='const llvm::CmpInst *' data-ref="315CI"><a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="1247">1247</th><td>    <b>if</b> (<a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; (<a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col1 ref" href="#311I" title='I' data-ref="311I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>())) {</td></tr>
<tr><th id="1248">1248</th><td>      <i>// Get the compare predicate.</i></td></tr>
<tr><th id="1249">1249</th><td><i>      // Try to take advantage of fallthrough opportunities.</i></td></tr>
<tr><th id="1250">1250</th><td>      <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col6 decl" id="316Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="316Predicate">Predicate</dfn> = <a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst12getPredicateEv" title='llvm::CmpInst::getPredicate' data-ref="_ZNK4llvm7CmpInst12getPredicateEv">getPredicate</a>();</td></tr>
<tr><th id="1251">1251</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>)) {</td></tr>
<tr><th id="1252">1252</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a></span>);</td></tr>
<tr><th id="1253">1253</th><td>        <a class="local col6 ref" href="#316Predicate" title='Predicate' data-ref="316Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" title='llvm::CmpInst::getInversePredicate' data-ref="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE">getInversePredicate</a>(<a class="local col6 ref" href="#316Predicate" title='Predicate' data-ref="316Predicate">Predicate</a>);</td></tr>
<tr><th id="1254">1254</th><td>      }</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>      <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col7 decl" id="317ARMPred" title='ARMPred' data-type='ARMCC::CondCodes' data-ref="317ARMPred">ARMPred</dfn> = <a class="tu ref" href="#_ZL14getComparePredN4llvm7CmpInst9PredicateE" title='getComparePred' data-use='c' data-ref="_ZL14getComparePredN4llvm7CmpInst9PredicateE">getComparePred</a>(<a class="local col6 ref" href="#316Predicate" title='Predicate' data-ref="316Predicate">Predicate</a>);</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>      <i>// We may not handle every CC for now.</i></td></tr>
<tr><th id="1259">1259</th><td>      <b>if</b> (<a class="local col7 ref" href="#317ARMPred" title='ARMPred' data-ref="317ARMPred">ARMPred</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>      <i>// Emit the compare.</i></td></tr>
<tr><th id="1262">1262</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb" title='(anonymous namespace)::ARMFastISel::ARMEmitCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb">ARMEmitCmp</a>(<a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isUnsignedEv" title='llvm::CmpInst::isUnsigned' data-ref="_ZNK4llvm7CmpInst10isUnsignedEv">isUnsigned</a>(),</td></tr>
<tr><th id="1263">1263</th><td>                      <a class="local col5 ref" href="#315CI" title='CI' data-ref="315CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isEqualityEv" title='llvm::CmpInst::isEquality' data-ref="_ZNK4llvm7CmpInst10isEqualityEv">isEquality</a>()))</td></tr>
<tr><th id="1264">1264</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="318BrOpc" title='BrOpc' data-type='unsigned int' data-ref="318BrOpc">BrOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span> : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="1267">1267</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(BrOpc))</td></tr>
<tr><th id="1268">1268</th><td>      .addMBB(TBB).addImm(ARMPred).addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1269">1269</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>, <a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a>);</td></tr>
<tr><th id="1270">1270</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1271">1271</th><td>    }</td></tr>
<tr><th id="1272">1272</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::TruncInst" title='llvm::TruncInst' data-ref="llvm::TruncInst">TruncInst</a> *<dfn class="local col9 decl" id="319TI" title='TI' data-type='llvm::TruncInst *' data-ref="319TI"><a class="local col9 ref" href="#319TI" title='TI' data-ref="319TI">TI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::TruncInst" title='llvm::TruncInst' data-ref="llvm::TruncInst">TruncInst</a>&gt;(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="1273">1273</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col0 decl" id="320SourceVT" title='SourceVT' data-type='llvm::MVT' data-ref="320SourceVT">SourceVT</dfn>;</td></tr>
<tr><th id="1274">1274</th><td>    <b>if</b> (<a class="local col9 ref" href="#319TI" title='TI' data-ref="319TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="local col9 ref" href="#319TI" title='TI' data-ref="319TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZN4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZN4llvm11Instruction9getParentEv">getParent</a>() == <a class="local col1 ref" href="#311I" title='I' data-ref="311I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="1275">1275</th><td>        (<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col9 ref" href="#319TI" title='TI' data-ref="319TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col0 ref" href="#320SourceVT" title='SourceVT' data-ref="320SourceVT">SourceVT</a></span>))) {</td></tr>
<tr><th id="1276">1276</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="321TstOpc" title='TstOpc' data-type='unsigned int' data-ref="321TstOpc">TstOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2TSTri&apos; in namespace &apos;llvm::ARM&apos;">t2TSTri</span> : ARM::<span class='error' title="no member named &apos;TSTri&apos; in namespace &apos;llvm::ARM&apos;">TSTri</span>;</td></tr>
<tr><th id="1277">1277</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="322OpReg" title='OpReg' data-type='unsigned int' data-ref="322OpReg">OpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#319TI" title='TI' data-ref="319TI">TI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1278">1278</th><td>      <a class="local col2 ref" href="#322OpReg" title='OpReg' data-ref="322OpReg">OpReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#321TstOpc" title='TstOpc' data-ref="321TstOpc">TstOpc</a>), <a class="local col2 ref" href="#322OpReg" title='OpReg' data-ref="322OpReg">OpReg</a>, <var>0</var>);</td></tr>
<tr><th id="1279">1279</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1280">1280</th><td>                              <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#321TstOpc" title='TstOpc' data-ref="321TstOpc">TstOpc</a>))</td></tr>
<tr><th id="1281">1281</th><td>                      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col2 ref" href="#322OpReg" title='OpReg' data-ref="322OpReg">OpReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>));</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="323CCMode" title='CCMode' data-type='unsigned int' data-ref="323CCMode">CCMode</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>;</td></tr>
<tr><th id="1284">1284</th><td>      <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>)) {</td></tr>
<tr><th id="1285">1285</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a></span>);</td></tr>
<tr><th id="1286">1286</th><td>        <a class="local col3 ref" href="#323CCMode" title='CCMode' data-ref="323CCMode">CCMode</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="1287">1287</th><td>      }</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="324BrOpc" title='BrOpc' data-type='unsigned int' data-ref="324BrOpc">BrOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span> : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="1290">1290</th><td>      BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(BrOpc))</td></tr>
<tr><th id="1291">1291</th><td>      .addMBB(TBB).addImm(CCMode).addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>, <a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a>);</td></tr>
<tr><th id="1294">1294</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1295">1295</th><td>    }</td></tr>
<tr><th id="1296">1296</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col5 decl" id="325CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="325CI"><a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a></dfn> =</td></tr>
<tr><th id="1297">1297</th><td>             <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="1298">1298</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="326Imm" title='Imm' data-type='uint64_t' data-ref="326Imm">Imm</dfn> = <a class="local col5 ref" href="#325CI" title='CI' data-ref="325CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1299">1299</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="327Target" title='Target' data-type='llvm::MachineBasicBlock *' data-ref="327Target">Target</dfn> = (<a class="local col6 ref" href="#326Imm" title='Imm' data-ref="326Imm">Imm</a> == <var>0</var>) ? <a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a> : <a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>;</td></tr>
<tr><th id="1300">1300</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col7 ref" href="#327Target" title='Target' data-ref="327Target">Target</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>);</td></tr>
<tr><th id="1301">1301</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1302">1302</th><td>  }</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="328CmpReg" title='CmpReg' data-type='unsigned int' data-ref="328CmpReg">CmpReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (<a class="local col8 ref" href="#328CmpReg" title='CmpReg' data-ref="328CmpReg">CmpReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>  <i>// We've been divorced from our compare!  Our block was split, and</i></td></tr>
<tr><th id="1308">1308</th><td><i>  // now our compare lives in a predecessor block.  We musn't</i></td></tr>
<tr><th id="1309">1309</th><td><i>  // re-compare here, as the children of the compare aren't guaranteed</i></td></tr>
<tr><th id="1310">1310</th><td><i>  // live across the block boundary (we *could* check for this).</i></td></tr>
<tr><th id="1311">1311</th><td><i>  // Regardless, the compare has been done in the predecessor block,</i></td></tr>
<tr><th id="1312">1312</th><td><i>  // and it left a value for us in a virtual register.  Ergo, we test</i></td></tr>
<tr><th id="1313">1313</th><td><i>  // the one-bit value left in the virtual register.</i></td></tr>
<tr><th id="1314">1314</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="329TstOpc" title='TstOpc' data-type='unsigned int' data-ref="329TstOpc">TstOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2TSTri&apos; in namespace &apos;llvm::ARM&apos;">t2TSTri</span> : ARM::<span class='error' title="no member named &apos;TSTri&apos; in namespace &apos;llvm::ARM&apos;">TSTri</span>;</td></tr>
<tr><th id="1315">1315</th><td>  <a class="local col8 ref" href="#328CmpReg" title='CmpReg' data-ref="328CmpReg">CmpReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#329TstOpc" title='TstOpc' data-ref="329TstOpc">TstOpc</a>), <a class="local col8 ref" href="#328CmpReg" title='CmpReg' data-ref="328CmpReg">CmpReg</a>, <var>0</var>);</td></tr>
<tr><th id="1316">1316</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(</td></tr>
<tr><th id="1317">1317</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#329TstOpc" title='TstOpc' data-ref="329TstOpc">TstOpc</a>))</td></tr>
<tr><th id="1318">1318</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#328CmpReg" title='CmpReg' data-ref="328CmpReg">CmpReg</a>)</td></tr>
<tr><th id="1319">1319</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>));</td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="330CCMode" title='CCMode' data-type='unsigned int' data-ref="330CCMode">CCMode</dfn> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::NE" title='llvm::ARMCC::CondCodes::NE' data-ref="llvm::ARMCC::CondCodes::NE">NE</a>;</td></tr>
<tr><th id="1322">1322</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>)) {</td></tr>
<tr><th id="1323">1323</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a></span>);</td></tr>
<tr><th id="1324">1324</th><td>    <a class="local col0 ref" href="#330CCMode" title='CCMode' data-ref="330CCMode">CCMode</a> = <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::EQ" title='llvm::ARMCC::CondCodes::EQ' data-ref="llvm::ARMCC::CondCodes::EQ">EQ</a>;</td></tr>
<tr><th id="1325">1325</th><td>  }</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="331BrOpc" title='BrOpc' data-type='unsigned int' data-ref="331BrOpc">BrOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2Bcc&apos; in namespace &apos;llvm::ARM&apos;">t2Bcc</span> : ARM::<span class='error' title="no member named &apos;Bcc&apos; in namespace &apos;llvm::ARM&apos;">Bcc</span>;</td></tr>
<tr><th id="1328">1328</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(BrOpc))</td></tr>
<tr><th id="1329">1329</th><td>                  .addMBB(TBB).addImm(CCMode).addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1330">1330</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col2 ref" href="#312BI" title='BI' data-ref="312BI">BI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col3 ref" href="#313TBB" title='TBB' data-ref="313TBB">TBB</a>, <a class="local col4 ref" href="#314FBB" title='FBB' data-ref="314FBB">FBB</a>);</td></tr>
<tr><th id="1331">1331</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1332">1332</th><td>}</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel16SelectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectIndirectBr' data-type='bool (anonymous namespace)::ARMFastISel::SelectIndirectBr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectIndirectBrEPKN4llvm11InstructionE">SelectIndirectBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="332I" title='I' data-type='const llvm::Instruction *' data-ref="332I">I</dfn>) {</td></tr>
<tr><th id="1335">1335</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="333AddrReg" title='AddrReg' data-type='unsigned int' data-ref="333AddrReg">AddrReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#332I" title='I' data-ref="332I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1336">1336</th><td>  <b>if</b> (<a class="local col3 ref" href="#333AddrReg" title='AddrReg' data-ref="333AddrReg">AddrReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="334Opc" title='Opc' data-type='unsigned int' data-ref="334Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;tBRIND&apos; in namespace &apos;llvm::ARM&apos;">tBRIND</span> : ARM::<span class='error' title="no member named &apos;BX&apos; in namespace &apos;llvm::ARM&apos;">BX</span>;</td></tr>
<tr><th id="1339">1339</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isThumb2 || Subtarget-&gt;hasV4TOps()) ? void (0) : __assert_fail (&quot;isThumb2 || Subtarget-&gt;hasV4TOps()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1339, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a> || <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasV4TOpsEv" title='llvm::ARMSubtarget::hasV4TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV4TOpsEv">hasV4TOps</a>());</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1342">1342</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#334Opc" title='Opc' data-ref="334Opc">Opc</a>)).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#333AddrReg" title='AddrReg' data-ref="333AddrReg">AddrReg</a>));</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::IndirectBrInst" title='llvm::IndirectBrInst' data-ref="llvm::IndirectBrInst">IndirectBrInst</a> *<dfn class="local col5 decl" id="335IB" title='IB' data-type='const llvm::IndirectBrInst *' data-ref="335IB">IB</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::IndirectBrInst" title='llvm::IndirectBrInst' data-ref="llvm::IndirectBrInst">IndirectBrInst</a>&gt;(<a class="local col2 ref" href="#332I" title='I' data-ref="332I">I</a>);</td></tr>
<tr><th id="1345">1345</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col6 decl" id="336SuccBB" title='SuccBB' data-type='const llvm::BasicBlock *' data-ref="336SuccBB">SuccBB</dfn> : <a class="local col5 ref" href="#335IB" title='IB' data-ref="335IB">IB</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm14IndirectBrInst10successorsEv" title='llvm::IndirectBrInst::successors' data-ref="_ZNK4llvm14IndirectBrInst10successorsEv">successors</a>())</td></tr>
<tr><th id="1346">1346</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap">MBBMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#336SuccBB" title='SuccBB' data-ref="336SuccBB">SuccBB</a>]</a>);</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1349">1349</th><td>}</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb" title='(anonymous namespace)::ARMFastISel::ARMEmitCmp' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitCmp(const llvm::Value * Src1Value, const llvm::Value * Src2Value, bool isZExt, bool isEquality)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb">ARMEmitCmp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="337Src1Value" title='Src1Value' data-type='const llvm::Value *' data-ref="337Src1Value">Src1Value</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="338Src2Value" title='Src2Value' data-type='const llvm::Value *' data-ref="338Src2Value">Src2Value</dfn>,</td></tr>
<tr><th id="1352">1352</th><td>                             <em>bool</em> <dfn class="local col9 decl" id="339isZExt" title='isZExt' data-type='bool' data-ref="339isZExt">isZExt</dfn>, <em>bool</em> <dfn class="local col0 decl" id="340isEquality" title='isEquality' data-type='bool' data-ref="340isEquality">isEquality</dfn>) {</td></tr>
<tr><th id="1353">1353</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="341Ty" title='Ty' data-type='llvm::Type *' data-ref="341Ty">Ty</dfn> = <a class="local col7 ref" href="#337Src1Value" title='Src1Value' data-ref="337Src1Value">Src1Value</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1354">1354</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="342SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="342SrcEVT">SrcEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col1 ref" href="#341Ty" title='Ty' data-ref="341Ty">Ty</a>, <b>true</b>);</td></tr>
<tr><th id="1355">1355</th><td>  <b>if</b> (!<a class="local col2 ref" href="#342SrcEVT" title='SrcEVT' data-ref="342SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1356">1356</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="343SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="343SrcVT">SrcVT</dfn> = <a class="local col2 ref" href="#342SrcEVT" title='SrcEVT' data-ref="342SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <b>if</b> (<a class="local col1 ref" href="#341Ty" title='Ty' data-ref="341Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="1359">1359</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>  <b>if</b> (<a class="local col1 ref" href="#341Ty" title='Ty' data-ref="341Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() &amp;&amp; (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() || !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>()))</td></tr>
<tr><th id="1362">1362</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <i>// Check to see if the 2nd operand is a constant that we can encode directly</i></td></tr>
<tr><th id="1365">1365</th><td><i>  // in the compare.</i></td></tr>
<tr><th id="1366">1366</th><td>  <em>int</em> <dfn class="local col4 decl" id="344Imm" title='Imm' data-type='int' data-ref="344Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1367">1367</th><td>  <em>bool</em> <dfn class="local col5 decl" id="345UseImm" title='UseImm' data-type='bool' data-ref="345UseImm">UseImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="1368">1368</th><td>  <em>bool</em> <dfn class="local col6 decl" id="346isNegativeImm" title='isNegativeImm' data-type='bool' data-ref="346isNegativeImm">isNegativeImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="1369">1369</th><td>  <i>// FIXME: At -O0 we don't have anything that canonicalizes operand order.</i></td></tr>
<tr><th id="1370">1370</th><td><i>  // Thus, Src1Value may be a ConstantInt, but we're missing it.</i></td></tr>
<tr><th id="1371">1371</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col7 decl" id="347ConstInt" title='ConstInt' data-type='const llvm::ConstantInt *' data-ref="347ConstInt"><a class="local col7 ref" href="#347ConstInt" title='ConstInt' data-ref="347ConstInt">ConstInt</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#338Src2Value" title='Src2Value' data-ref="338Src2Value">Src2Value</a>)) {</td></tr>
<tr><th id="1372">1372</th><td>    <b>if</b> (<a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> || <a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> ||</td></tr>
<tr><th id="1373">1373</th><td>        <a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>) {</td></tr>
<tr><th id="1374">1374</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col8 decl" id="348CIVal" title='CIVal' data-type='const llvm::APInt &amp;' data-ref="348CIVal">CIVal</dfn> = <a class="local col7 ref" href="#347ConstInt" title='ConstInt' data-ref="347ConstInt">ConstInt</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>();</td></tr>
<tr><th id="1375">1375</th><td>      <a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a> = (<a class="local col9 ref" href="#339isZExt" title='isZExt' data-ref="339isZExt">isZExt</a>) ? (<em>int</em>)<a class="local col8 ref" href="#348CIVal" title='CIVal' data-ref="348CIVal">CIVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>() : (<em>int</em>)<a class="local col8 ref" href="#348CIVal" title='CIVal' data-ref="348CIVal">CIVal</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1376">1376</th><td>      <i>// For INT_MIN/LONG_MIN (i.e., 0x80000000) we need to use a cmp, rather</i></td></tr>
<tr><th id="1377">1377</th><td><i>      // then a cmn, because there is no way to represent 2147483648 as a</i></td></tr>
<tr><th id="1378">1378</th><td><i>      // signed 32-bit int.</i></td></tr>
<tr><th id="1379">1379</th><td>      <b>if</b> (<a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a> &lt; <var>0</var> &amp;&amp; <a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a> != (<em>int</em>)<var>0x80000000</var>) {</td></tr>
<tr><th id="1380">1380</th><td>        <a class="local col6 ref" href="#346isNegativeImm" title='isNegativeImm' data-ref="346isNegativeImm">isNegativeImm</a> = <b>true</b>;</td></tr>
<tr><th id="1381">1381</th><td>        <a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a> = -<a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a>;</td></tr>
<tr><th id="1382">1382</th><td>      }</td></tr>
<tr><th id="1383">1383</th><td>      <a class="local col5 ref" href="#345UseImm" title='UseImm' data-ref="345UseImm">UseImm</a> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a> ? (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a>) != -<var>1</var>) :</td></tr>
<tr><th id="1384">1384</th><td>        (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a>) != -<var>1</var>);</td></tr>
<tr><th id="1385">1385</th><td>    }</td></tr>
<tr><th id="1386">1386</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col9 decl" id="349ConstFP" title='ConstFP' data-type='const llvm::ConstantFP *' data-ref="349ConstFP"><a class="local col9 ref" href="#349ConstFP" title='ConstFP' data-ref="349ConstFP">ConstFP</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>&gt;(<a class="local col8 ref" href="#338Src2Value" title='Src2Value' data-ref="338Src2Value">Src2Value</a>)) {</td></tr>
<tr><th id="1387">1387</th><td>    <b>if</b> (<a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="1388">1388</th><td>      <b>if</b> (<a class="local col9 ref" href="#349ConstFP" title='ConstFP' data-ref="349ConstFP">ConstFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() &amp;&amp; !<a class="local col9 ref" href="#349ConstFP" title='ConstFP' data-ref="349ConstFP">ConstFP</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>())</td></tr>
<tr><th id="1389">1389</th><td>        <a class="local col5 ref" href="#345UseImm" title='UseImm' data-ref="345UseImm">UseImm</a> = <b>true</b>;</td></tr>
<tr><th id="1390">1390</th><td>  }</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="350CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="350CmpOpc">CmpOpc</dfn>;</td></tr>
<tr><th id="1393">1393</th><td>  <em>bool</em> <dfn class="local col1 decl" id="351isICmp" title='isICmp' data-type='bool' data-ref="351isICmp">isICmp</dfn> = <b>true</b>;</td></tr>
<tr><th id="1394">1394</th><td>  <em>bool</em> <dfn class="local col2 decl" id="352needsExt" title='needsExt' data-type='bool' data-ref="352needsExt">needsExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="1395">1395</th><td>  <b>switch</b> (<a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1396">1396</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1397">1397</th><td>    <i>// TODO: Verify compares.</i></td></tr>
<tr><th id="1398">1398</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="1399">1399</th><td>      <a class="local col1 ref" href="#351isICmp" title='isICmp' data-ref="351isICmp">isICmp</a> = <b>false</b>;</td></tr>
<tr><th id="1400">1400</th><td>      <i>// Equality comparisons shouldn't raise Invalid on uordered inputs.</i></td></tr>
<tr><th id="1401">1401</th><td>      <b>if</b> (isEquality)</td></tr>
<tr><th id="1402">1402</th><td>        CmpOpc = UseImm ? ARM::<span class='error' title="no member named &apos;VCMPZS&apos; in namespace &apos;llvm::ARM&apos;">VCMPZS</span> : ARM::<span class='error' title="no member named &apos;VCMPS&apos; in namespace &apos;llvm::ARM&apos;">VCMPS</span>;</td></tr>
<tr><th id="1403">1403</th><td>      <b>else</b></td></tr>
<tr><th id="1404">1404</th><td>        CmpOpc = UseImm ? ARM::<span class='error' title="no member named &apos;VCMPEZS&apos; in namespace &apos;llvm::ARM&apos;">VCMPEZS</span> : ARM::<span class='error' title="no member named &apos;VCMPES&apos; in namespace &apos;llvm::ARM&apos;">VCMPES</span>;</td></tr>
<tr><th id="1405">1405</th><td>      <b>break</b>;</td></tr>
<tr><th id="1406">1406</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="1407">1407</th><td>      <a class="local col1 ref" href="#351isICmp" title='isICmp' data-ref="351isICmp">isICmp</a> = <b>false</b>;</td></tr>
<tr><th id="1408">1408</th><td>      <i>// Equality comparisons shouldn't raise Invalid on uordered inputs.</i></td></tr>
<tr><th id="1409">1409</th><td>      <b>if</b> (isEquality)</td></tr>
<tr><th id="1410">1410</th><td>        CmpOpc = UseImm ? ARM::<span class='error' title="no member named &apos;VCMPZD&apos; in namespace &apos;llvm::ARM&apos;">VCMPZD</span> : ARM::<span class='error' title="no member named &apos;VCMPD&apos; in namespace &apos;llvm::ARM&apos;">VCMPD</span>;</td></tr>
<tr><th id="1411">1411</th><td>      <b>else</b></td></tr>
<tr><th id="1412">1412</th><td>      CmpOpc = UseImm ? ARM::<span class='error' title="no member named &apos;VCMPEZD&apos; in namespace &apos;llvm::ARM&apos;">VCMPEZD</span> : ARM::<span class='error' title="no member named &apos;VCMPED&apos; in namespace &apos;llvm::ARM&apos;">VCMPED</span>;</td></tr>
<tr><th id="1413">1413</th><td>      <b>break</b>;</td></tr>
<tr><th id="1414">1414</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="1415">1415</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="1416">1416</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="1417">1417</th><td>      <a class="local col2 ref" href="#352needsExt" title='needsExt' data-ref="352needsExt">needsExt</a> = <b>true</b>;</td></tr>
<tr><th id="1418">1418</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1419">1419</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="1420">1420</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>) {</td></tr>
<tr><th id="1421">1421</th><td>        <b>if</b> (!UseImm)</td></tr>
<tr><th id="1422">1422</th><td>          CmpOpc = ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>;</td></tr>
<tr><th id="1423">1423</th><td>        <b>else</b></td></tr>
<tr><th id="1424">1424</th><td>          CmpOpc = isNegativeImm ? ARM::<span class='error' title="no member named &apos;t2CMNri&apos; in namespace &apos;llvm::ARM&apos;">t2CMNri</span> : ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span>;</td></tr>
<tr><th id="1425">1425</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1426">1426</th><td>        <b>if</b> (!UseImm)</td></tr>
<tr><th id="1427">1427</th><td>          CmpOpc = ARM::<span class='error' title="no member named &apos;CMPrr&apos; in namespace &apos;llvm::ARM&apos;">CMPrr</span>;</td></tr>
<tr><th id="1428">1428</th><td>        <b>else</b></td></tr>
<tr><th id="1429">1429</th><td>          CmpOpc = isNegativeImm ? ARM::<span class='error' title="no member named &apos;CMNri&apos; in namespace &apos;llvm::ARM&apos;">CMNri</span> : ARM::<span class='error' title="no member named &apos;CMPri&apos; in namespace &apos;llvm::ARM&apos;">CMPri</span>;</td></tr>
<tr><th id="1430">1430</th><td>      }</td></tr>
<tr><th id="1431">1431</th><td>      <b>break</b>;</td></tr>
<tr><th id="1432">1432</th><td>  }</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="353SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="353SrcReg1">SrcReg1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#337Src1Value" title='Src1Value' data-ref="337Src1Value">Src1Value</a>);</td></tr>
<tr><th id="1435">1435</th><td>  <b>if</b> (<a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="354SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="354SrcReg2">SrcReg2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1438">1438</th><td>  <b>if</b> (!<a class="local col5 ref" href="#345UseImm" title='UseImm' data-ref="345UseImm">UseImm</a>) {</td></tr>
<tr><th id="1439">1439</th><td>    <a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#338Src2Value" title='Src2Value' data-ref="338Src2Value">Src2Value</a>);</td></tr>
<tr><th id="1440">1440</th><td>    <b>if</b> (<a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1441">1441</th><td>  }</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>  <i>// We have i1, i8, or i16, we need to either zero extend or sign extend.</i></td></tr>
<tr><th id="1444">1444</th><td>  <b>if</b> (<a class="local col2 ref" href="#352needsExt" title='needsExt' data-ref="352needsExt">needsExt</a>) {</td></tr>
<tr><th id="1445">1445</th><td>    <a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a>, <a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col9 ref" href="#339isZExt" title='isZExt' data-ref="339isZExt">isZExt</a>);</td></tr>
<tr><th id="1446">1446</th><td>    <b>if</b> (<a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1447">1447</th><td>    <b>if</b> (!<a class="local col5 ref" href="#345UseImm" title='UseImm' data-ref="345UseImm">UseImm</a>) {</td></tr>
<tr><th id="1448">1448</th><td>      <a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#343SrcVT" title='SrcVT' data-ref="343SrcVT">SrcVT</a>, <a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>, <a class="local col9 ref" href="#339isZExt" title='isZExt' data-ref="339isZExt">isZExt</a>);</td></tr>
<tr><th id="1449">1449</th><td>      <b>if</b> (<a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1450">1450</th><td>    }</td></tr>
<tr><th id="1451">1451</th><td>  }</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="355II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="355II">II</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#350CmpOpc" title='CmpOpc' data-ref="350CmpOpc">CmpOpc</a>);</td></tr>
<tr><th id="1454">1454</th><td>  <a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#355II" title='II' data-ref="355II">II</a>, <a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a>, <var>0</var>);</td></tr>
<tr><th id="1455">1455</th><td>  <b>if</b> (!<a class="local col5 ref" href="#345UseImm" title='UseImm' data-ref="345UseImm">UseImm</a>) {</td></tr>
<tr><th id="1456">1456</th><td>    <a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#355II" title='II' data-ref="355II">II</a>, <a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a>, <var>1</var>);</td></tr>
<tr><th id="1457">1457</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col5 ref" href="#355II" title='II' data-ref="355II">II</a>)</td></tr>
<tr><th id="1458">1458</th><td>                    .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#354SrcReg2" title='SrcReg2' data-ref="354SrcReg2">SrcReg2</a>));</td></tr>
<tr><th id="1459">1459</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1460">1460</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="356MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="356MIB">MIB</dfn>;</td></tr>
<tr><th id="1461">1461</th><td>    <a class="local col6 ref" href="#356MIB" title='MIB' data-ref="356MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="local col5 ref" href="#355II" title='II' data-ref="355II">II</a>)</td></tr>
<tr><th id="1462">1462</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col3 ref" href="#353SrcReg1" title='SrcReg1' data-ref="353SrcReg1">SrcReg1</a>);</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>    <i>// Only add immediate for icmp as the immediate for fcmp is an implicit 0.0.</i></td></tr>
<tr><th id="1465">1465</th><td>    <b>if</b> (<a class="local col1 ref" href="#351isICmp" title='isICmp' data-ref="351isICmp">isICmp</a>)</td></tr>
<tr><th id="1466">1466</th><td>      <a class="local col6 ref" href="#356MIB" title='MIB' data-ref="356MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#344Imm" title='Imm' data-ref="344Imm">Imm</a>);</td></tr>
<tr><th id="1467">1467</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col6 ref" href="#356MIB" title='MIB' data-ref="356MIB">MIB</a>);</td></tr>
<tr><th id="1468">1468</th><td>  }</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>  <i>// For floating point we need to move the result to a comparison register</i></td></tr>
<tr><th id="1471">1471</th><td><i>  // that we can then use for branches.</i></td></tr>
<tr><th id="1472">1472</th><td>  <b>if</b> (Ty-&gt;isFloatTy() || Ty-&gt;isDoubleTy())</td></tr>
<tr><th id="1473">1473</th><td>    AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1474">1474</th><td>                            TII.get(ARM::<span class='error' title="no member named &apos;FMSTAT&apos; in namespace &apos;llvm::ARM&apos;">FMSTAT</span>)));</td></tr>
<tr><th id="1475">1475</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1476">1476</th><td>}</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel9SelectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectCmp' data-type='bool (anonymous namespace)::ARMFastISel::SelectCmp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectCmpEPKN4llvm11InstructionE">SelectCmp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="357I" title='I' data-type='const llvm::Instruction *' data-ref="357I">I</dfn>) {</td></tr>
<tr><th id="1479">1479</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a> *<dfn class="local col8 decl" id="358CI" title='CI' data-type='const llvm::CmpInst *' data-ref="358CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>&gt;(<a class="local col7 ref" href="#357I" title='I' data-ref="357I">I</a>);</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>  <i>// Get the compare predicate.</i></td></tr>
<tr><th id="1482">1482</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="359ARMPred" title='ARMPred' data-type='ARMCC::CondCodes' data-ref="359ARMPred">ARMPred</dfn> = <a class="tu ref" href="#_ZL14getComparePredN4llvm7CmpInst9PredicateE" title='getComparePred' data-use='c' data-ref="_ZL14getComparePredN4llvm7CmpInst9PredicateE">getComparePred</a>(<a class="local col8 ref" href="#358CI" title='CI' data-ref="358CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst12getPredicateEv" title='llvm::CmpInst::getPredicate' data-ref="_ZNK4llvm7CmpInst12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td>  <i>// We may not handle every CC for now.</i></td></tr>
<tr><th id="1485">1485</th><td>  <b>if</b> (<a class="local col9 ref" href="#359ARMPred" title='ARMPred' data-ref="359ARMPred">ARMPred</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td>  <i>// Emit the compare.</i></td></tr>
<tr><th id="1488">1488</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb" title='(anonymous namespace)::ARMFastISel::ARMEmitCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10ARMEmitCmpEPKN4llvm5ValueES4_bb">ARMEmitCmp</a>(<a class="local col8 ref" href="#358CI" title='CI' data-ref="358CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col8 ref" href="#358CI" title='CI' data-ref="358CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#885" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col8 ref" href="#358CI" title='CI' data-ref="358CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isUnsignedEv" title='llvm::CmpInst::isUnsigned' data-ref="_ZNK4llvm7CmpInst10isUnsignedEv">isUnsigned</a>(),</td></tr>
<tr><th id="1489">1489</th><td>                  <a class="local col8 ref" href="#358CI" title='CI' data-ref="358CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isEqualityEv" title='llvm::CmpInst::isEquality' data-ref="_ZNK4llvm7CmpInst10isEqualityEv">isEquality</a>()))</td></tr>
<tr><th id="1490">1490</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>  <i>// Now set a register based on the comparison. Explicitly set the predicates</i></td></tr>
<tr><th id="1493">1493</th><td><i>  // here.</i></td></tr>
<tr><th id="1494">1494</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="360MovCCOpc" title='MovCCOpc' data-type='unsigned int' data-ref="360MovCCOpc">MovCCOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi</span> : ARM::<span class='error' title="no member named &apos;MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi</span>;</td></tr>
<tr><th id="1495">1495</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="361RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="361RC">RC</dfn> = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span></td></tr>
<tr><th id="1496">1496</th><td>                                           : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="1497">1497</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="362DestReg" title='DestReg' data-type='unsigned int' data-ref="362DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col1 ref" href="#361RC" title='RC' data-ref="361RC">RC</a>);</td></tr>
<tr><th id="1498">1498</th><td>  <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col3 decl" id="363Zero" title='Zero' data-type='llvm::Constant *' data-ref="363Zero">Zero</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>::<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a></span>), <var>0</var>);</td></tr>
<tr><th id="1499">1499</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="364ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="364ZeroReg">ZeroReg</dfn> = <a class="virtual tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::ARMFastISel::fastMaterializeConstant' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</a>(<a class="local col3 ref" href="#363Zero" title='Zero' data-ref="363Zero">Zero</a>);</td></tr>
<tr><th id="1500">1500</th><td>  <i>// ARMEmitCmp emits a FMSTAT when necessary, so it's always safe to use CPSR.</i></td></tr>
<tr><th id="1501">1501</th><td>  BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(MovCCOpc), DestReg)</td></tr>
<tr><th id="1502">1502</th><td>          .addReg(ZeroReg).addImm(<var>1</var>)</td></tr>
<tr><th id="1503">1503</th><td>          .addImm(ARMPred).addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col7 ref" href="#357I" title='I' data-ref="357I">I</a>, <a class="local col2 ref" href="#362DestReg" title='DestReg' data-ref="362DestReg">DestReg</a>);</td></tr>
<tr><th id="1506">1506</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1507">1507</th><td>}</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectFPExt' data-type='bool (anonymous namespace)::ARMFastISel::SelectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPExtEPKN4llvm11InstructionE">SelectFPExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="365I" title='I' data-type='const llvm::Instruction *' data-ref="365I">I</dfn>) {</td></tr>
<tr><th id="1510">1510</th><td>  <i>// Make sure we have VFP and that we're extending float to double.</i></td></tr>
<tr><th id="1511">1511</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() || !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="366V" title='V' data-type='llvm::Value *' data-ref="366V">V</dfn> = <a class="local col5 ref" href="#365I" title='I' data-ref="365I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1514">1514</th><td>  <b>if</b> (!<a class="local col5 ref" href="#365I" title='I' data-ref="365I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() ||</td></tr>
<tr><th id="1515">1515</th><td>      !<a class="local col6 ref" href="#366V" title='V' data-ref="366V">V</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="367Op" title='Op' data-type='unsigned int' data-ref="367Op">Op</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#366V" title='V' data-ref="366V">V</a>);</td></tr>
<tr><th id="1518">1518</th><td>  <b>if</b> (<a class="local col7 ref" href="#367Op" title='Op' data-ref="367Op">Op</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="368Result" title='Result' data-type='unsigned int' data-ref="368Result">Result</dfn> = createResultReg(&amp;ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>);</td></tr>
<tr><th id="1521">1521</th><td>  AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1522">1522</th><td>                          TII.get(ARM::<span class='error' title="no member named &apos;VCVTDS&apos; in namespace &apos;llvm::ARM&apos;">VCVTDS</span>), Result)</td></tr>
<tr><th id="1523">1523</th><td>                  .addReg(Op));</td></tr>
<tr><th id="1524">1524</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col5 ref" href="#365I" title='I' data-ref="365I">I</a>, <a class="local col8 ref" href="#368Result" title='Result' data-ref="368Result">Result</a>);</td></tr>
<tr><th id="1525">1525</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1526">1526</th><td>}</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel13SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectFPTrunc' data-type='bool (anonymous namespace)::ARMFastISel::SelectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13SelectFPTruncEPKN4llvm11InstructionE">SelectFPTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="369I" title='I' data-type='const llvm::Instruction *' data-ref="369I">I</dfn>) {</td></tr>
<tr><th id="1529">1529</th><td>  <i>// Make sure we have VFP and that we're truncating double to float.</i></td></tr>
<tr><th id="1530">1530</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() || !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="370V" title='V' data-type='llvm::Value *' data-ref="370V">V</dfn> = <a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1533">1533</th><td>  <b>if</b> (!(<a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() &amp;&amp;</td></tr>
<tr><th id="1534">1534</th><td>        <a class="local col0 ref" href="#370V" title='V' data-ref="370V">V</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>())) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="371Op" title='Op' data-type='unsigned int' data-ref="371Op">Op</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#370V" title='V' data-ref="370V">V</a>);</td></tr>
<tr><th id="1537">1537</th><td>  <b>if</b> (<a class="local col1 ref" href="#371Op" title='Op' data-ref="371Op">Op</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="372Result" title='Result' data-type='unsigned int' data-ref="372Result">Result</dfn> = createResultReg(&amp;ARM::<span class='error' title="no member named &apos;SPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">SPRRegClass</span>);</td></tr>
<tr><th id="1540">1540</th><td>  AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="1541">1541</th><td>                          TII.get(ARM::<span class='error' title="no member named &apos;VCVTSD&apos; in namespace &apos;llvm::ARM&apos;">VCVTSD</span>), Result)</td></tr>
<tr><th id="1542">1542</th><td>                  .addReg(Op));</td></tr>
<tr><th id="1543">1543</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col9 ref" href="#369I" title='I' data-ref="369I">I</a>, <a class="local col2 ref" href="#372Result" title='Result' data-ref="372Result">Result</a>);</td></tr>
<tr><th id="1544">1544</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1545">1545</th><td>}</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectIToFP' data-type='bool (anonymous namespace)::ARMFastISel::SelectIToFP(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="373I" title='I' data-type='const llvm::Instruction *' data-ref="373I">I</dfn>, <em>bool</em> <dfn class="local col4 decl" id="374isSigned" title='isSigned' data-type='bool' data-ref="374isSigned">isSigned</dfn>) {</td></tr>
<tr><th id="1548">1548</th><td>  <i>// Make sure we have VFP.</i></td></tr>
<tr><th id="1549">1549</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="375DstVT" title='DstVT' data-type='llvm::MVT' data-ref="375DstVT">DstVT</dfn>;</td></tr>
<tr><th id="1552">1552</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="376Ty" title='Ty' data-type='llvm::Type *' data-ref="376Ty">Ty</dfn> = <a class="local col3 ref" href="#373I" title='I' data-ref="373I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1553">1553</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col6 ref" href="#376Ty" title='Ty' data-ref="376Ty">Ty</a>, <span class='refarg'><a class="local col5 ref" href="#375DstVT" title='DstVT' data-ref="375DstVT">DstVT</a></span>))</td></tr>
<tr><th id="1554">1554</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="377Src" title='Src' data-type='llvm::Value *' data-ref="377Src">Src</dfn> = <a class="local col3 ref" href="#373I" title='I' data-ref="373I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1557">1557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="378SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="378SrcEVT">SrcEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col7 ref" href="#377Src" title='Src' data-ref="377Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1558">1558</th><td>  <b>if</b> (!<a class="local col8 ref" href="#378SrcEVT" title='SrcEVT' data-ref="378SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="1559">1559</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1560">1560</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="379SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="379SrcVT">SrcVT</dfn> = <a class="local col8 ref" href="#378SrcEVT" title='SrcEVT' data-ref="378SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1561">1561</th><td>  <b>if</b> (<a class="local col9 ref" href="#379SrcVT" title='SrcVT' data-ref="379SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col9 ref" href="#379SrcVT" title='SrcVT' data-ref="379SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col9 ref" href="#379SrcVT" title='SrcVT' data-ref="379SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1562">1562</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="380SrcReg" title='SrcReg' data-type='unsigned int' data-ref="380SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#377Src" title='Src' data-ref="377Src">Src</a>);</td></tr>
<tr><th id="1565">1565</th><td>  <b>if</b> (<a class="local col0 ref" href="#380SrcReg" title='SrcReg' data-ref="380SrcReg">SrcReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>  <i>// Handle sign-extension.</i></td></tr>
<tr><th id="1568">1568</th><td>  <b>if</b> (<a class="local col9 ref" href="#379SrcVT" title='SrcVT' data-ref="379SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> || <a class="local col9 ref" href="#379SrcVT" title='SrcVT' data-ref="379SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>) {</td></tr>
<tr><th id="1569">1569</th><td>    <a class="local col0 ref" href="#380SrcReg" title='SrcReg' data-ref="380SrcReg">SrcReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#379SrcVT" title='SrcVT' data-ref="379SrcVT">SrcVT</a>, <a class="local col0 ref" href="#380SrcReg" title='SrcReg' data-ref="380SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>,</td></tr>
<tr><th id="1570">1570</th><td>                                       <i>/*isZExt*/</i>!<a class="local col4 ref" href="#374isSigned" title='isSigned' data-ref="374isSigned">isSigned</a>);</td></tr>
<tr><th id="1571">1571</th><td>    <b>if</b> (<a class="local col0 ref" href="#380SrcReg" title='SrcReg' data-ref="380SrcReg">SrcReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1572">1572</th><td>  }</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <i>// The conversion routine works on fp-reg to fp-reg and the operand above</i></td></tr>
<tr><th id="1575">1575</th><td><i>  // was an integer, move it to the fp registers if possible.</i></td></tr>
<tr><th id="1576">1576</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="381FP" title='FP' data-type='unsigned int' data-ref="381FP">FP</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj" title='(anonymous namespace)::ARMFastISel::ARMMoveToFPReg' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMMoveToFPRegEN4llvm3MVTEj">ARMMoveToFPReg</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>, <a class="local col0 ref" href="#380SrcReg" title='SrcReg' data-ref="380SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1577">1577</th><td>  <b>if</b> (<a class="local col1 ref" href="#381FP" title='FP' data-ref="381FP">FP</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="382Opc" title='Opc' data-type='unsigned int' data-ref="382Opc">Opc</dfn>;</td></tr>
<tr><th id="1580">1580</th><td>  <b>if</b> (<a class="local col6 ref" href="#376Ty" title='Ty' data-ref="376Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>()) Opc = isSigned ? ARM::<span class='error' title="no member named &apos;VSITOS&apos; in namespace &apos;llvm::ARM&apos;">VSITOS</span> : ARM::<span class='error' title="no member named &apos;VUITOS&apos; in namespace &apos;llvm::ARM&apos;">VUITOS</span>;</td></tr>
<tr><th id="1581">1581</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#376Ty" title='Ty' data-ref="376Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>())</td></tr>
<tr><th id="1582">1582</th><td>    Opc = isSigned ? ARM::<span class='error' title="no member named &apos;VSITOD&apos; in namespace &apos;llvm::ARM&apos;">VSITOD</span> : ARM::<span class='error' title="no member named &apos;VUITOD&apos; in namespace &apos;llvm::ARM&apos;">VUITOD</span>;</td></tr>
<tr><th id="1583">1583</th><td>  <b>else</b> <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="383ResultReg" title='ResultReg' data-type='unsigned int' data-ref="383ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#375DstVT" title='DstVT' data-ref="375DstVT">DstVT</a>));</td></tr>
<tr><th id="1586">1586</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1587">1587</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc">Opc</a>), <a class="local col3 ref" href="#383ResultReg" title='ResultReg' data-ref="383ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#381FP" title='FP' data-ref="381FP">FP</a>));</td></tr>
<tr><th id="1588">1588</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#373I" title='I' data-ref="373I">I</a>, <a class="local col3 ref" href="#383ResultReg" title='ResultReg' data-ref="383ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1589">1589</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1590">1590</th><td>}</td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectFPToI' data-type='bool (anonymous namespace)::ARMFastISel::SelectFPToI(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="384I" title='I' data-type='const llvm::Instruction *' data-ref="384I">I</dfn>, <em>bool</em> <dfn class="local col5 decl" id="385isSigned" title='isSigned' data-type='bool' data-ref="385isSigned">isSigned</dfn>) {</td></tr>
<tr><th id="1593">1593</th><td>  <i>// Make sure we have VFP.</i></td></tr>
<tr><th id="1594">1594</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="386DstVT" title='DstVT' data-type='llvm::MVT' data-ref="386DstVT">DstVT</dfn>;</td></tr>
<tr><th id="1597">1597</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="387RetTy" title='RetTy' data-type='llvm::Type *' data-ref="387RetTy">RetTy</dfn> = <a class="local col4 ref" href="#384I" title='I' data-ref="384I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1598">1598</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col7 ref" href="#387RetTy" title='RetTy' data-ref="387RetTy">RetTy</a>, <span class='refarg'><a class="local col6 ref" href="#386DstVT" title='DstVT' data-ref="386DstVT">DstVT</a></span>))</td></tr>
<tr><th id="1599">1599</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="388Op" title='Op' data-type='unsigned int' data-ref="388Op">Op</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#384I" title='I' data-ref="384I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1602">1602</th><td>  <b>if</b> (<a class="local col8 ref" href="#388Op" title='Op' data-ref="388Op">Op</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="389Opc" title='Opc' data-type='unsigned int' data-ref="389Opc">Opc</dfn>;</td></tr>
<tr><th id="1605">1605</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="390OpTy" title='OpTy' data-type='llvm::Type *' data-ref="390OpTy">OpTy</dfn> = <a class="local col4 ref" href="#384I" title='I' data-ref="384I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1606">1606</th><td>  <b>if</b> (<a class="local col0 ref" href="#390OpTy" title='OpTy' data-ref="390OpTy">OpTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>()) Opc = isSigned ? ARM::<span class='error' title="no member named &apos;VTOSIZS&apos; in namespace &apos;llvm::ARM&apos;">VTOSIZS</span> : ARM::<span class='error' title="no member named &apos;VTOUIZS&apos; in namespace &apos;llvm::ARM&apos;">VTOUIZS</span>;</td></tr>
<tr><th id="1607">1607</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#390OpTy" title='OpTy' data-ref="390OpTy">OpTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>())</td></tr>
<tr><th id="1608">1608</th><td>    Opc = isSigned ? ARM::<span class='error' title="no member named &apos;VTOSIZD&apos; in namespace &apos;llvm::ARM&apos;">VTOSIZD</span> : ARM::<span class='error' title="no member named &apos;VTOUIZD&apos; in namespace &apos;llvm::ARM&apos;">VTOUIZD</span>;</td></tr>
<tr><th id="1609">1609</th><td>  <b>else</b> <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <i>// f64-&gt;s32/u32 or f32-&gt;s32/u32 both need an intermediate f32 reg.</i></td></tr>
<tr><th id="1612">1612</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="391ResultReg" title='ResultReg' data-type='unsigned int' data-ref="391ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>));</td></tr>
<tr><th id="1613">1613</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1614">1614</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#389Opc" title='Opc' data-ref="389Opc">Opc</a>), <a class="local col1 ref" href="#391ResultReg" title='ResultReg' data-ref="391ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#388Op" title='Op' data-ref="388Op">Op</a>));</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>  <i>// This result needs to be in an integer register, but the conversion only</i></td></tr>
<tr><th id="1617">1617</th><td><i>  // takes place in fp-regs.</i></td></tr>
<tr><th id="1618">1618</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="392IntReg" title='IntReg' data-type='unsigned int' data-ref="392IntReg">IntReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15ARMMoveToIntRegEN4llvm3MVTEj" title='(anonymous namespace)::ARMFastISel::ARMMoveToIntReg' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMMoveToIntRegEN4llvm3MVTEj">ARMMoveToIntReg</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#386DstVT" title='DstVT' data-ref="386DstVT">DstVT</a>, <a class="local col1 ref" href="#391ResultReg" title='ResultReg' data-ref="391ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1619">1619</th><td>  <b>if</b> (<a class="local col2 ref" href="#392IntReg" title='IntReg' data-ref="392IntReg">IntReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col4 ref" href="#384I" title='I' data-ref="384I">I</a>, <a class="local col2 ref" href="#392IntReg" title='IntReg' data-ref="392IntReg">IntReg</a>);</td></tr>
<tr><th id="1622">1622</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1623">1623</th><td>}</td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectSelect' data-type='bool (anonymous namespace)::ARMFastISel::SelectSelect(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE">SelectSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="393I" title='I' data-type='const llvm::Instruction *' data-ref="393I">I</dfn>) {</td></tr>
<tr><th id="1626">1626</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col4 decl" id="394VT" title='VT' data-type='llvm::MVT' data-ref="394VT">VT</dfn>;</td></tr>
<tr><th id="1627">1627</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col4 ref" href="#394VT" title='VT' data-ref="394VT">VT</a></span>))</td></tr>
<tr><th id="1628">1628</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <i>// Things need to be register sized for register moves.</i></td></tr>
<tr><th id="1631">1631</th><td>  <b>if</b> (<a class="local col4 ref" href="#394VT" title='VT' data-ref="394VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="395CondReg" title='CondReg' data-type='unsigned int' data-ref="395CondReg">CondReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1634">1634</th><td>  <b>if</b> (<a class="local col5 ref" href="#395CondReg" title='CondReg' data-ref="395CondReg">CondReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1635">1635</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="396Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="396Op1Reg">Op1Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1636">1636</th><td>  <b>if</b> (<a class="local col6 ref" href="#396Op1Reg" title='Op1Reg' data-ref="396Op1Reg">Op1Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <i>// Check to see if we can use an immediate in the conditional move.</i></td></tr>
<tr><th id="1639">1639</th><td>  <em>int</em> <dfn class="local col7 decl" id="397Imm" title='Imm' data-type='int' data-ref="397Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="1640">1640</th><td>  <em>bool</em> <dfn class="local col8 decl" id="398UseImm" title='UseImm' data-type='bool' data-ref="398UseImm">UseImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="1641">1641</th><td>  <em>bool</em> <dfn class="local col9 decl" id="399isNegativeImm" title='isNegativeImm' data-type='bool' data-ref="399isNegativeImm">isNegativeImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="1642">1642</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col0 decl" id="400ConstInt" title='ConstInt' data-type='const llvm::ConstantInt *' data-ref="400ConstInt"><a class="local col0 ref" href="#400ConstInt" title='ConstInt' data-ref="400ConstInt">ConstInt</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>2</var>))) {</td></tr>
<tr><th id="1643">1643</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VT == MVT::i32 &amp;&amp; &quot;Expecting an i32.&quot;) ? void (0) : __assert_fail (&quot;VT == MVT::i32 &amp;&amp; \&quot;Expecting an i32.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1643, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#394VT" title='VT' data-ref="394VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <q>"Expecting an i32."</q>);</td></tr>
<tr><th id="1644">1644</th><td>    <a class="local col7 ref" href="#397Imm" title='Imm' data-ref="397Imm">Imm</a> = (<em>int</em>)<a class="local col0 ref" href="#400ConstInt" title='ConstInt' data-ref="400ConstInt">ConstInt</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1645">1645</th><td>    <b>if</b> (<a class="local col7 ref" href="#397Imm" title='Imm' data-ref="397Imm">Imm</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="1646">1646</th><td>      <a class="local col9 ref" href="#399isNegativeImm" title='isNegativeImm' data-ref="399isNegativeImm">isNegativeImm</a> = <b>true</b>;</td></tr>
<tr><th id="1647">1647</th><td>      <a class="local col7 ref" href="#397Imm" title='Imm' data-ref="397Imm">Imm</a> = ~<a class="local col7 ref" href="#397Imm" title='Imm' data-ref="397Imm">Imm</a>;</td></tr>
<tr><th id="1648">1648</th><td>    }</td></tr>
<tr><th id="1649">1649</th><td>    <a class="local col8 ref" href="#398UseImm" title='UseImm' data-ref="398UseImm">UseImm</a> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a> ? (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col7 ref" href="#397Imm" title='Imm' data-ref="397Imm">Imm</a>) != -<var>1</var>) :</td></tr>
<tr><th id="1650">1650</th><td>      (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSOImmValEj" title='llvm::ARM_AM::getSOImmVal' data-ref="_ZN4llvm6ARM_AM11getSOImmValEj">getSOImmVal</a>(<a class="local col7 ref" href="#397Imm" title='Imm' data-ref="397Imm">Imm</a>) != -<var>1</var>);</td></tr>
<tr><th id="1651">1651</th><td>  }</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="401Op2Reg" title='Op2Reg' data-type='unsigned int' data-ref="401Op2Reg">Op2Reg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1654">1654</th><td>  <b>if</b> (!<a class="local col8 ref" href="#398UseImm" title='UseImm' data-ref="398UseImm">UseImm</a>) {</td></tr>
<tr><th id="1655">1655</th><td>    <a class="local col1 ref" href="#401Op2Reg" title='Op2Reg' data-ref="401Op2Reg">Op2Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1656">1656</th><td>    <b>if</b> (<a class="local col1 ref" href="#401Op2Reg" title='Op2Reg' data-ref="401Op2Reg">Op2Reg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1657">1657</th><td>  }</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="402TstOpc" title='TstOpc' data-type='unsigned int' data-ref="402TstOpc">TstOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2TSTri&apos; in namespace &apos;llvm::ARM&apos;">t2TSTri</span> : ARM::<span class='error' title="no member named &apos;TSTri&apos; in namespace &apos;llvm::ARM&apos;">TSTri</span>;</td></tr>
<tr><th id="1660">1660</th><td>  <a class="local col5 ref" href="#395CondReg" title='CondReg' data-ref="395CondReg">CondReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#402TstOpc" title='TstOpc' data-ref="402TstOpc">TstOpc</a>), <a class="local col5 ref" href="#395CondReg" title='CondReg' data-ref="395CondReg">CondReg</a>, <var>0</var>);</td></tr>
<tr><th id="1661">1661</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(</td></tr>
<tr><th id="1662">1662</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#402TstOpc" title='TstOpc' data-ref="402TstOpc">TstOpc</a>))</td></tr>
<tr><th id="1663">1663</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#395CondReg" title='CondReg' data-ref="395CondReg">CondReg</a>)</td></tr>
<tr><th id="1664">1664</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>));</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="403MovCCOpc" title='MovCCOpc' data-type='unsigned int' data-ref="403MovCCOpc">MovCCOpc</dfn>;</td></tr>
<tr><th id="1667">1667</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="404RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="404RC">RC</dfn>;</td></tr>
<tr><th id="1668">1668</th><td>  <b>if</b> (!<a class="local col8 ref" href="#398UseImm" title='UseImm' data-ref="398UseImm">UseImm</a>) {</td></tr>
<tr><th id="1669">1669</th><td>    RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span> : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="1670">1670</th><td>    MovCCOpc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCr</span> : ARM::<span class='error' title="no member named &apos;MOVCCr&apos; in namespace &apos;llvm::ARM&apos;">MOVCCr</span>;</td></tr>
<tr><th id="1671">1671</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1672">1672</th><td>    RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span> : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="1673">1673</th><td>    <b>if</b> (!isNegativeImm)</td></tr>
<tr><th id="1674">1674</th><td>      MovCCOpc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">t2MOVCCi</span> : ARM::<span class='error' title="no member named &apos;MOVCCi&apos; in namespace &apos;llvm::ARM&apos;">MOVCCi</span>;</td></tr>
<tr><th id="1675">1675</th><td>    <b>else</b></td></tr>
<tr><th id="1676">1676</th><td>      MovCCOpc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2MVNCCi&apos; in namespace &apos;llvm::ARM&apos;">t2MVNCCi</span> : ARM::<span class='error' title="no member named &apos;MVNCCi&apos; in namespace &apos;llvm::ARM&apos;">MVNCCi</span>;</td></tr>
<tr><th id="1677">1677</th><td>  }</td></tr>
<tr><th id="1678">1678</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="405ResultReg" title='ResultReg' data-type='unsigned int' data-ref="405ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#404RC" title='RC' data-ref="404RC">RC</a>);</td></tr>
<tr><th id="1679">1679</th><td>  <b>if</b> (!<a class="local col8 ref" href="#398UseImm" title='UseImm' data-ref="398UseImm">UseImm</a>) {</td></tr>
<tr><th id="1680">1680</th><td>    <a class="local col1 ref" href="#401Op2Reg" title='Op2Reg' data-ref="401Op2Reg">Op2Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#403MovCCOpc" title='MovCCOpc' data-ref="403MovCCOpc">MovCCOpc</a>), <a class="local col1 ref" href="#401Op2Reg" title='Op2Reg' data-ref="401Op2Reg">Op2Reg</a>, <var>1</var>);</td></tr>
<tr><th id="1681">1681</th><td>    <a class="local col6 ref" href="#396Op1Reg" title='Op1Reg' data-ref="396Op1Reg">Op1Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#403MovCCOpc" title='MovCCOpc' data-ref="403MovCCOpc">MovCCOpc</a>), <a class="local col6 ref" href="#396Op1Reg" title='Op1Reg' data-ref="396Op1Reg">Op1Reg</a>, <var>2</var>);</td></tr>
<tr><th id="1682">1682</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(MovCCOpc),</td></tr>
<tr><th id="1683">1683</th><td>            ResultReg)</td></tr>
<tr><th id="1684">1684</th><td>        .addReg(Op2Reg)</td></tr>
<tr><th id="1685">1685</th><td>        .addReg(Op1Reg)</td></tr>
<tr><th id="1686">1686</th><td>        .addImm(ARMCC::NE)</td></tr>
<tr><th id="1687">1687</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1688">1688</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1689">1689</th><td>    <a class="local col6 ref" href="#396Op1Reg" title='Op1Reg' data-ref="396Op1Reg">Op1Reg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#403MovCCOpc" title='MovCCOpc' data-ref="403MovCCOpc">MovCCOpc</a>), <a class="local col6 ref" href="#396Op1Reg" title='Op1Reg' data-ref="396Op1Reg">Op1Reg</a>, <var>1</var>);</td></tr>
<tr><th id="1690">1690</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(MovCCOpc),</td></tr>
<tr><th id="1691">1691</th><td>            ResultReg)</td></tr>
<tr><th id="1692">1692</th><td>        .addReg(Op1Reg)</td></tr>
<tr><th id="1693">1693</th><td>        .addImm(Imm)</td></tr>
<tr><th id="1694">1694</th><td>        .addImm(ARMCC::EQ)</td></tr>
<tr><th id="1695">1695</th><td>        .addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1696">1696</th><td>  }</td></tr>
<tr><th id="1697">1697</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>, <a class="local col5 ref" href="#405ResultReg" title='ResultReg' data-ref="405ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1698">1698</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1699">1699</th><td>}</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectDiv' data-type='bool (anonymous namespace)::ARMFastISel::SelectDiv(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb">SelectDiv</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="406I" title='I' data-type='const llvm::Instruction *' data-ref="406I">I</dfn>, <em>bool</em> <dfn class="local col7 decl" id="407isSigned" title='isSigned' data-type='bool' data-ref="407isSigned">isSigned</dfn>) {</td></tr>
<tr><th id="1702">1702</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="408VT" title='VT' data-type='llvm::MVT' data-ref="408VT">VT</dfn>;</td></tr>
<tr><th id="1703">1703</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="409Ty" title='Ty' data-type='llvm::Type *' data-ref="409Ty">Ty</dfn> = <a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1704">1704</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col9 ref" href="#409Ty" title='Ty' data-ref="409Ty">Ty</a>, <span class='refarg'><a class="local col8 ref" href="#408VT" title='VT' data-ref="408VT">VT</a></span>))</td></tr>
<tr><th id="1705">1705</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1706">1706</th><td></td></tr>
<tr><th id="1707">1707</th><td>  <i>// If we have integer div support we should have selected this automagically.</i></td></tr>
<tr><th id="1708">1708</th><td><i>  // In case we have a real miss go ahead and return false and we'll pick</i></td></tr>
<tr><th id="1709">1709</th><td><i>  // it up later.</i></td></tr>
<tr><th id="1710">1710</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget20hasDivideInThumbModeEv" title='llvm::ARMSubtarget::hasDivideInThumbMode' data-ref="_ZNK4llvm12ARMSubtarget20hasDivideInThumbModeEv">hasDivideInThumbMode</a>())</td></tr>
<tr><th id="1711">1711</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>  <i>// Otherwise emit a libcall.</i></td></tr>
<tr><th id="1714">1714</th><td>  <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall">Libcall</a> <dfn class="local col0 decl" id="410LC" title='LC' data-type='RTLIB::Libcall' data-ref="410LC">LC</dfn> = <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#555" title='llvm::RTLIB::Libcall::UNKNOWN_LIBCALL' data-ref="llvm::RTLIB::Libcall::UNKNOWN_LIBCALL">UNKNOWN_LIBCALL</a>;</td></tr>
<tr><th id="1715">1715</th><td>  <b>if</b> (<a class="local col8 ref" href="#408VT" title='VT' data-ref="408VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1716">1716</th><td>    <a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a> = <a class="local col7 ref" href="#407isSigned" title='isSigned' data-ref="407isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#53" title='llvm::RTLIB::Libcall::SDIV_I8' data-ref="llvm::RTLIB::Libcall::SDIV_I8">SDIV_I8</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#58" title='llvm::RTLIB::Libcall::UDIV_I8' data-ref="llvm::RTLIB::Libcall::UDIV_I8">UDIV_I8</a>;</td></tr>
<tr><th id="1717">1717</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#408VT" title='VT' data-ref="408VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="1718">1718</th><td>    <a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a> = <a class="local col7 ref" href="#407isSigned" title='isSigned' data-ref="407isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#54" title='llvm::RTLIB::Libcall::SDIV_I16' data-ref="llvm::RTLIB::Libcall::SDIV_I16">SDIV_I16</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#59" title='llvm::RTLIB::Libcall::UDIV_I16' data-ref="llvm::RTLIB::Libcall::UDIV_I16">UDIV_I16</a>;</td></tr>
<tr><th id="1719">1719</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#408VT" title='VT' data-ref="408VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1720">1720</th><td>    <a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a> = <a class="local col7 ref" href="#407isSigned" title='isSigned' data-ref="407isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#55" title='llvm::RTLIB::Libcall::SDIV_I32' data-ref="llvm::RTLIB::Libcall::SDIV_I32">SDIV_I32</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#60" title='llvm::RTLIB::Libcall::UDIV_I32' data-ref="llvm::RTLIB::Libcall::UDIV_I32">UDIV_I32</a>;</td></tr>
<tr><th id="1721">1721</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#408VT" title='VT' data-ref="408VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1722">1722</th><td>    <a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a> = <a class="local col7 ref" href="#407isSigned" title='isSigned' data-ref="407isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#56" title='llvm::RTLIB::Libcall::SDIV_I64' data-ref="llvm::RTLIB::Libcall::SDIV_I64">SDIV_I64</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#61" title='llvm::RTLIB::Libcall::UDIV_I64' data-ref="llvm::RTLIB::Libcall::UDIV_I64">UDIV_I64</a>;</td></tr>
<tr><th id="1723">1723</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#408VT" title='VT' data-ref="408VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i128" title='llvm::MVT::SimpleValueType::i128' data-ref="llvm::MVT::SimpleValueType::i128">i128</a>)</td></tr>
<tr><th id="1724">1724</th><td>    <a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a> = <a class="local col7 ref" href="#407isSigned" title='isSigned' data-ref="407isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#57" title='llvm::RTLIB::Libcall::SDIV_I128' data-ref="llvm::RTLIB::Libcall::SDIV_I128">SDIV_I128</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#62" title='llvm::RTLIB::Libcall::UDIV_I128' data-ref="llvm::RTLIB::Libcall::UDIV_I128">UDIV_I128</a>;</td></tr>
<tr><th id="1725">1725</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LC != RTLIB::UNKNOWN_LIBCALL &amp;&amp; &quot;Unsupported SDIV!&quot;) ? void (0) : __assert_fail (&quot;LC != RTLIB::UNKNOWN_LIBCALL &amp;&amp; \&quot;Unsupported SDIV!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1725, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a> != RTLIB::<a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#555" title='llvm::RTLIB::Libcall::UNKNOWN_LIBCALL' data-ref="llvm::RTLIB::Libcall::UNKNOWN_LIBCALL">UNKNOWN_LIBCALL</a> &amp;&amp; <q>"Unsupported SDIV!"</q>);</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE" title='(anonymous namespace)::ARMFastISel::ARMEmitLibcall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">ARMEmitLibcall</a>(<a class="local col6 ref" href="#406I" title='I' data-ref="406I">I</a>, <a class="local col0 ref" href="#410LC" title='LC' data-ref="410LC">LC</a>);</td></tr>
<tr><th id="1728">1728</th><td>}</td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectRem' data-type='bool (anonymous namespace)::ARMFastISel::SelectRem(const llvm::Instruction * I, bool isSigned)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb">SelectRem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="411I" title='I' data-type='const llvm::Instruction *' data-ref="411I">I</dfn>, <em>bool</em> <dfn class="local col2 decl" id="412isSigned" title='isSigned' data-type='bool' data-ref="412isSigned">isSigned</dfn>) {</td></tr>
<tr><th id="1731">1731</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col3 decl" id="413VT" title='VT' data-type='llvm::MVT' data-ref="413VT">VT</dfn>;</td></tr>
<tr><th id="1732">1732</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="414Ty" title='Ty' data-type='llvm::Type *' data-ref="414Ty">Ty</dfn> = <a class="local col1 ref" href="#411I" title='I' data-ref="411I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1733">1733</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col4 ref" href="#414Ty" title='Ty' data-ref="414Ty">Ty</a>, <span class='refarg'><a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a></span>))</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1735">1735</th><td></td></tr>
<tr><th id="1736">1736</th><td>  <i>// Many ABIs do not provide a libcall for standalone remainder, so we need to</i></td></tr>
<tr><th id="1737">1737</th><td><i>  // use divrem (see the RTABI 4.3.1). Since FastISel can't handle non-double</i></td></tr>
<tr><th id="1738">1738</th><td><i>  // multi-reg returns, we'll have to bail out.</i></td></tr>
<tr><th id="1739">1739</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase16hasStandaloneRemENS_3EVTE" title='llvm::TargetLoweringBase::hasStandaloneRem' data-ref="_ZNK4llvm18TargetLoweringBase16hasStandaloneRemENS_3EVTE">hasStandaloneRem</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a>)) {</td></tr>
<tr><th id="1740">1740</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1741">1741</th><td>  }</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td>  <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall">Libcall</a> <dfn class="local col5 decl" id="415LC" title='LC' data-type='RTLIB::Libcall' data-ref="415LC">LC</dfn> = <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#555" title='llvm::RTLIB::Libcall::UNKNOWN_LIBCALL' data-ref="llvm::RTLIB::Libcall::UNKNOWN_LIBCALL">UNKNOWN_LIBCALL</a>;</td></tr>
<tr><th id="1744">1744</th><td>  <b>if</b> (<a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="1745">1745</th><td>    <a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a> = <a class="local col2 ref" href="#412isSigned" title='isSigned' data-ref="412isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#63" title='llvm::RTLIB::Libcall::SREM_I8' data-ref="llvm::RTLIB::Libcall::SREM_I8">SREM_I8</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#68" title='llvm::RTLIB::Libcall::UREM_I8' data-ref="llvm::RTLIB::Libcall::UREM_I8">UREM_I8</a>;</td></tr>
<tr><th id="1746">1746</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="1747">1747</th><td>    <a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a> = <a class="local col2 ref" href="#412isSigned" title='isSigned' data-ref="412isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#64" title='llvm::RTLIB::Libcall::SREM_I16' data-ref="llvm::RTLIB::Libcall::SREM_I16">SREM_I16</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#69" title='llvm::RTLIB::Libcall::UREM_I16' data-ref="llvm::RTLIB::Libcall::UREM_I16">UREM_I16</a>;</td></tr>
<tr><th id="1748">1748</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="1749">1749</th><td>    <a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a> = <a class="local col2 ref" href="#412isSigned" title='isSigned' data-ref="412isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#65" title='llvm::RTLIB::Libcall::SREM_I32' data-ref="llvm::RTLIB::Libcall::SREM_I32">SREM_I32</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#70" title='llvm::RTLIB::Libcall::UREM_I32' data-ref="llvm::RTLIB::Libcall::UREM_I32">UREM_I32</a>;</td></tr>
<tr><th id="1750">1750</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="1751">1751</th><td>    <a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a> = <a class="local col2 ref" href="#412isSigned" title='isSigned' data-ref="412isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#66" title='llvm::RTLIB::Libcall::SREM_I64' data-ref="llvm::RTLIB::Libcall::SREM_I64">SREM_I64</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#71" title='llvm::RTLIB::Libcall::UREM_I64' data-ref="llvm::RTLIB::Libcall::UREM_I64">UREM_I64</a>;</td></tr>
<tr><th id="1752">1752</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#413VT" title='VT' data-ref="413VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i128" title='llvm::MVT::SimpleValueType::i128' data-ref="llvm::MVT::SimpleValueType::i128">i128</a>)</td></tr>
<tr><th id="1753">1753</th><td>    <a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a> = <a class="local col2 ref" href="#412isSigned" title='isSigned' data-ref="412isSigned">isSigned</a> ? <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#67" title='llvm::RTLIB::Libcall::SREM_I128' data-ref="llvm::RTLIB::Libcall::SREM_I128">SREM_I128</a> : <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#72" title='llvm::RTLIB::Libcall::UREM_I128' data-ref="llvm::RTLIB::Libcall::UREM_I128">UREM_I128</a>;</td></tr>
<tr><th id="1754">1754</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LC != RTLIB::UNKNOWN_LIBCALL &amp;&amp; &quot;Unsupported SREM!&quot;) ? void (0) : __assert_fail (&quot;LC != RTLIB::UNKNOWN_LIBCALL &amp;&amp; \&quot;Unsupported SREM!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1754, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a> != RTLIB::<a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#555" title='llvm::RTLIB::Libcall::UNKNOWN_LIBCALL' data-ref="llvm::RTLIB::Libcall::UNKNOWN_LIBCALL">UNKNOWN_LIBCALL</a> &amp;&amp; <q>"Unsupported SREM!"</q>);</td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE" title='(anonymous namespace)::ARMFastISel::ARMEmitLibcall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">ARMEmitLibcall</a>(<a class="local col1 ref" href="#411I" title='I' data-ref="411I">I</a>, <a class="local col5 ref" href="#415LC" title='LC' data-ref="415LC">LC</a>);</td></tr>
<tr><th id="1757">1757</th><td>}</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryIntOp' data-type='bool (anonymous namespace)::ARMFastISel::SelectBinaryIntOp(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="416I" title='I' data-type='const llvm::Instruction *' data-ref="416I">I</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="417ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="417ISDOpcode">ISDOpcode</dfn>) {</td></tr>
<tr><th id="1760">1760</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="418DestVT" title='DestVT' data-type='llvm::EVT' data-ref="418DestVT">DestVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td>  <i>// We can get here in the case when we have a binary operation on a non-legal</i></td></tr>
<tr><th id="1763">1763</th><td><i>  // type and the target independent selector doesn't know how to handle it.</i></td></tr>
<tr><th id="1764">1764</th><td>  <b>if</b> (<a class="local col8 ref" href="#418DestVT" title='DestVT' data-ref="418DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col8 ref" href="#418DestVT" title='DestVT' data-ref="418DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col8 ref" href="#418DestVT" title='DestVT' data-ref="418DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="1765">1765</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419Opc" title='Opc' data-type='unsigned int' data-ref="419Opc">Opc</dfn>;</td></tr>
<tr><th id="1768">1768</th><td>  <b>switch</b> (<a class="local col7 ref" href="#417ISDOpcode" title='ISDOpcode' data-ref="417ISDOpcode">ISDOpcode</a>) {</td></tr>
<tr><th id="1769">1769</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1770">1770</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>:</td></tr>
<tr><th id="1771">1771</th><td>      Opc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span> : ARM::<span class='error' title="no member named &apos;ADDrr&apos; in namespace &apos;llvm::ARM&apos;">ADDrr</span>;</td></tr>
<tr><th id="1772">1772</th><td>      <b>break</b>;</td></tr>
<tr><th id="1773">1773</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>:</td></tr>
<tr><th id="1774">1774</th><td>      Opc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2ORRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ORRrr</span> : ARM::<span class='error' title="no member named &apos;ORRrr&apos; in namespace &apos;llvm::ARM&apos;">ORRrr</span>;</td></tr>
<tr><th id="1775">1775</th><td>      <b>break</b>;</td></tr>
<tr><th id="1776">1776</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>:</td></tr>
<tr><th id="1777">1777</th><td>      Opc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span> : ARM::<span class='error' title="no member named &apos;SUBrr&apos; in namespace &apos;llvm::ARM&apos;">SUBrr</span>;</td></tr>
<tr><th id="1778">1778</th><td>      <b>break</b>;</td></tr>
<tr><th id="1779">1779</th><td>  }</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="420SrcReg1" title='SrcReg1' data-type='unsigned int' data-ref="420SrcReg1">SrcReg1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1782">1782</th><td>  <b>if</b> (<a class="local col0 ref" href="#420SrcReg1" title='SrcReg1' data-ref="420SrcReg1">SrcReg1</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td>  <i>// TODO: Often the 2nd operand is an immediate, which can be encoded directly</i></td></tr>
<tr><th id="1785">1785</th><td><i>  // in the instruction, rather then materializing the value in a register.</i></td></tr>
<tr><th id="1786">1786</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="421SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="421SrcReg2">SrcReg2</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1787">1787</th><td>  <b>if</b> (<a class="local col1 ref" href="#421SrcReg2" title='SrcReg2' data-ref="421SrcReg2">SrcReg2</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1788">1788</th><td></td></tr>
<tr><th id="1789">1789</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="422ResultReg" title='ResultReg' data-type='unsigned int' data-ref="422ResultReg">ResultReg</dfn> = createResultReg(&amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>);</td></tr>
<tr><th id="1790">1790</th><td>  <a class="local col0 ref" href="#420SrcReg1" title='SrcReg1' data-ref="420SrcReg1">SrcReg1</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc">Opc</a>), <a class="local col0 ref" href="#420SrcReg1" title='SrcReg1' data-ref="420SrcReg1">SrcReg1</a>, <var>1</var>);</td></tr>
<tr><th id="1791">1791</th><td>  <a class="local col1 ref" href="#421SrcReg2" title='SrcReg2' data-ref="421SrcReg2">SrcReg2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc">Opc</a>), <a class="local col1 ref" href="#421SrcReg2" title='SrcReg2' data-ref="421SrcReg2">SrcReg2</a>, <var>2</var>);</td></tr>
<tr><th id="1792">1792</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1793">1793</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#419Opc" title='Opc' data-ref="419Opc">Opc</a>), <a class="local col2 ref" href="#422ResultReg" title='ResultReg' data-ref="422ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1794">1794</th><td>                  .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#420SrcReg1" title='SrcReg1' data-ref="420SrcReg1">SrcReg1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#421SrcReg2" title='SrcReg2' data-ref="421SrcReg2">SrcReg2</a>));</td></tr>
<tr><th id="1795">1795</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <a class="local col2 ref" href="#422ResultReg" title='ResultReg' data-ref="422ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1796">1796</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1797">1797</th><td>}</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryFPOp' data-type='bool (anonymous namespace)::ARMFastISel::SelectBinaryFPOp(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj">SelectBinaryFPOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="423I" title='I' data-type='const llvm::Instruction *' data-ref="423I">I</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="424ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="424ISDOpcode">ISDOpcode</dfn>) {</td></tr>
<tr><th id="1800">1800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="425FPVT" title='FPVT' data-type='llvm::EVT' data-ref="425FPVT">FPVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="1801">1801</th><td>  <b>if</b> (!<a class="local col5 ref" href="#425FPVT" title='FPVT' data-ref="425FPVT">FPVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1802">1802</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="426VT" title='VT' data-type='llvm::MVT' data-ref="426VT">VT</dfn> = <a class="local col5 ref" href="#425FPVT" title='FPVT' data-ref="425FPVT">FPVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>  <i>// FIXME: Support vector types where possible.</i></td></tr>
<tr><th id="1805">1805</th><td>  <b>if</b> (<a class="local col6 ref" href="#426VT" title='VT' data-ref="426VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1806">1806</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>  <i>// We can get here in the case when we want to use NEON for our fp</i></td></tr>
<tr><th id="1809">1809</th><td><i>  // operations, but can't figure out how to. Just use the vfp instructions</i></td></tr>
<tr><th id="1810">1810</th><td><i>  // if we have them.</i></td></tr>
<tr><th id="1811">1811</th><td><i>  // FIXME: It'd be nice to use NEON instructions.</i></td></tr>
<tr><th id="1812">1812</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="427Ty" title='Ty' data-type='llvm::Type *' data-ref="427Ty">Ty</dfn> = <a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1813">1813</th><td>  <b>if</b> (<a class="local col7 ref" href="#427Ty" title='Ty' data-ref="427Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="1814">1814</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1815">1815</th><td>  <b>if</b> (<a class="local col7 ref" href="#427Ty" title='Ty' data-ref="427Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() &amp;&amp; (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() || !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7hasFP64Ev" title='llvm::ARMSubtarget::hasFP64' data-ref="_ZNK4llvm12ARMSubtarget7hasFP64Ev">hasFP64</a>()))</td></tr>
<tr><th id="1816">1816</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="428Opc" title='Opc' data-type='unsigned int' data-ref="428Opc">Opc</dfn>;</td></tr>
<tr><th id="1819">1819</th><td>  <em>bool</em> <dfn class="local col9 decl" id="429is64bit" title='is64bit' data-type='bool' data-ref="429is64bit">is64bit</dfn> = <a class="local col6 ref" href="#426VT" title='VT' data-ref="426VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || <a class="local col6 ref" href="#426VT" title='VT' data-ref="426VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>;</td></tr>
<tr><th id="1820">1820</th><td>  <b>switch</b> (<a class="local col4 ref" href="#424ISDOpcode" title='ISDOpcode' data-ref="424ISDOpcode">ISDOpcode</a>) {</td></tr>
<tr><th id="1821">1821</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1822">1822</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>:</td></tr>
<tr><th id="1823">1823</th><td>      Opc = is64bit ? ARM::<span class='error' title="no member named &apos;VADDD&apos; in namespace &apos;llvm::ARM&apos;">VADDD</span> : ARM::<span class='error' title="no member named &apos;VADDS&apos; in namespace &apos;llvm::ARM&apos;">VADDS</span>;</td></tr>
<tr><th id="1824">1824</th><td>      <b>break</b>;</td></tr>
<tr><th id="1825">1825</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>:</td></tr>
<tr><th id="1826">1826</th><td>      Opc = is64bit ? ARM::<span class='error' title="no member named &apos;VSUBD&apos; in namespace &apos;llvm::ARM&apos;">VSUBD</span> : ARM::<span class='error' title="no member named &apos;VSUBS&apos; in namespace &apos;llvm::ARM&apos;">VSUBS</span>;</td></tr>
<tr><th id="1827">1827</th><td>      <b>break</b>;</td></tr>
<tr><th id="1828">1828</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>:</td></tr>
<tr><th id="1829">1829</th><td>      Opc = is64bit ? ARM::<span class='error' title="no member named &apos;VMULD&apos; in namespace &apos;llvm::ARM&apos;">VMULD</span> : ARM::<span class='error' title="no member named &apos;VMULS&apos; in namespace &apos;llvm::ARM&apos;">VMULS</span>;</td></tr>
<tr><th id="1830">1830</th><td>      <b>break</b>;</td></tr>
<tr><th id="1831">1831</th><td>  }</td></tr>
<tr><th id="1832">1832</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="430Op1" title='Op1' data-type='unsigned int' data-ref="430Op1">Op1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1833">1833</th><td>  <b>if</b> (<a class="local col0 ref" href="#430Op1" title='Op1' data-ref="430Op1">Op1</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="431Op2" title='Op2' data-type='unsigned int' data-ref="431Op2">Op2</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1836">1836</th><td>  <b>if</b> (<a class="local col1 ref" href="#431Op2" title='Op2' data-ref="431Op2">Op2</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="432ResultReg" title='ResultReg' data-type='unsigned int' data-ref="432ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col6 ref" href="#426VT" title='VT' data-ref="426VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>));</td></tr>
<tr><th id="1839">1839</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1840">1840</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#428Opc" title='Opc' data-ref="428Opc">Opc</a>), <a class="local col2 ref" href="#432ResultReg" title='ResultReg' data-ref="432ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1841">1841</th><td>                  .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#430Op1" title='Op1' data-ref="430Op1">Op1</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#431Op2" title='Op2' data-ref="431Op2">Op2</a>));</td></tr>
<tr><th id="1842">1842</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col3 ref" href="#423I" title='I' data-ref="423I">I</a>, <a class="local col2 ref" href="#432ResultReg" title='ResultReg' data-ref="432ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1843">1843</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1844">1844</th><td>}</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">// Call Handling Code</i></td></tr>
<tr><th id="1847">1847</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb"></i></td></tr>
<tr><th id="1848">1848</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">// This is largely taken directly from CCAssignFnForNode</i></td></tr>
<tr><th id="1849">1849</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">// TODO: We may not support all of this.</i></td></tr>
<tr><th id="1850">1850</th><td><a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn">CCAssignFn</a> *<a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-type='CCAssignFn * (anonymous namespace)::ARMFastISel::CCAssignFnForCall(CallingConv::ID CC, bool Return, bool isVarArg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="433CC" title='CC' data-type='CallingConv::ID' data-ref="433CC">CC</dfn>,</td></tr>
<tr><th id="1851">1851</th><td>                                           <em>bool</em> <dfn class="local col4 decl" id="434Return" title='Return' data-type='bool' data-ref="434Return">Return</dfn>,</td></tr>
<tr><th id="1852">1852</th><td>                                           <em>bool</em> <dfn class="local col5 decl" id="435isVarArg" title='isVarArg' data-type='bool' data-ref="435isVarArg">isVarArg</dfn>) {</td></tr>
<tr><th id="1853">1853</th><td>  <b>switch</b> (<a class="local col3 ref" href="#433CC" title='CC' data-ref="433CC">CC</a>) {</td></tr>
<tr><th id="1854">1854</th><td>  <b>default</b>:</td></tr>
<tr><th id="1855">1855</th><td>    <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Unsupported calling convention"</q>);</td></tr>
<tr><th id="1856">1856</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>:</td></tr>
<tr><th id="1857">1857</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() &amp;&amp; !<a class="local col5 ref" href="#435isVarArg" title='isVarArg' data-ref="435isVarArg">isVarArg</a>) {</td></tr>
<tr><th id="1858">1858</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv" title='llvm::ARMSubtarget::isAAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv">isAAPCS_ABI</a>())</td></tr>
<tr><th id="1859">1859</th><td>        <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm18RetFastCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetFastCC_ARM_APCS' data-ref="_ZN4llvm18RetFastCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetFastCC_ARM_APCS</a> : <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm15FastCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::FastCC_ARM_APCS' data-ref="_ZN4llvm15FastCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">FastCC_ARM_APCS</a>);</td></tr>
<tr><th id="1860">1860</th><td>      <i>// For AAPCS ABI targets, just use VFP variant of the calling convention.</i></td></tr>
<tr><th id="1861">1861</th><td>      <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm19RetCC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_AAPCS_VFP' data-ref="_ZN4llvm19RetCC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_AAPCS_VFP</a> : <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm16CC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_AAPCS_VFP' data-ref="_ZN4llvm16CC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_AAPCS_VFP</a>);</td></tr>
<tr><th id="1862">1862</th><td>    }</td></tr>
<tr><th id="1863">1863</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1864">1864</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>:</td></tr>
<tr><th id="1865">1865</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CXX_FAST_TLS" title='llvm::CallingConv::CXX_FAST_TLS' data-ref="llvm::CallingConv::CXX_FAST_TLS">CXX_FAST_TLS</a>:</td></tr>
<tr><th id="1866">1866</th><td>    <i>// Use target triple &amp; subtarget features to do actual dispatch.</i></td></tr>
<tr><th id="1867">1867</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv" title='llvm::ARMSubtarget::isAAPCS_ABI' data-ref="_ZNK4llvm12ARMSubtarget11isAAPCS_ABIEv">isAAPCS_ABI</a>()) {</td></tr>
<tr><th id="1868">1868</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>() &amp;&amp;</td></tr>
<tr><th id="1869">1869</th><td>          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TM" title='(anonymous namespace)::ARMFastISel::TM' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::FloatABIType" title='llvm::TargetOptions::FloatABIType' data-ref="llvm::TargetOptions::FloatABIType">FloatABIType</a> == <span class="namespace">FloatABI::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FloatABI::ABIType::Hard" title='llvm::FloatABI::ABIType::Hard' data-ref="llvm::FloatABI::ABIType::Hard">Hard</a> &amp;&amp; !<a class="local col5 ref" href="#435isVarArg" title='isVarArg' data-ref="435isVarArg">isVarArg</a>)</td></tr>
<tr><th id="1870">1870</th><td>        <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm19RetCC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_AAPCS_VFP' data-ref="_ZN4llvm19RetCC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_AAPCS_VFP</a>: <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm16CC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_AAPCS_VFP' data-ref="_ZN4llvm16CC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_AAPCS_VFP</a>);</td></tr>
<tr><th id="1871">1871</th><td>      <b>else</b></td></tr>
<tr><th id="1872">1872</th><td>        <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm15RetCC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_AAPCS' data-ref="_ZN4llvm15RetCC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_AAPCS</a>: <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm12CC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_AAPCS' data-ref="_ZN4llvm12CC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_AAPCS</a>);</td></tr>
<tr><th id="1873">1873</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1874">1874</th><td>      <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm14RetCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_APCS' data-ref="_ZN4llvm14RetCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_APCS</a>: <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm11CC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_APCS' data-ref="_ZN4llvm11CC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_APCS</a>);</td></tr>
<tr><th id="1875">1875</th><td>    }</td></tr>
<tr><th id="1876">1876</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ARM_AAPCS_VFP" title='llvm::CallingConv::ARM_AAPCS_VFP' data-ref="llvm::CallingConv::ARM_AAPCS_VFP">ARM_AAPCS_VFP</a>:</td></tr>
<tr><th id="1877">1877</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift">Swift</a>:</td></tr>
<tr><th id="1878">1878</th><td>    <b>if</b> (!<a class="local col5 ref" href="#435isVarArg" title='isVarArg' data-ref="435isVarArg">isVarArg</a>)</td></tr>
<tr><th id="1879">1879</th><td>      <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm19RetCC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_AAPCS_VFP' data-ref="_ZN4llvm19RetCC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_AAPCS_VFP</a>: <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm16CC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_AAPCS_VFP' data-ref="_ZN4llvm16CC_ARM_AAPCS_VFPEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_AAPCS_VFP</a>);</td></tr>
<tr><th id="1880">1880</th><td>    <i>// Fall through to soft float variant, variadic functions don't</i></td></tr>
<tr><th id="1881">1881</th><td><i>    // use hard floating point ABI.</i></td></tr>
<tr><th id="1882">1882</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1883">1883</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ARM_AAPCS" title='llvm::CallingConv::ARM_AAPCS' data-ref="llvm::CallingConv::ARM_AAPCS">ARM_AAPCS</a>:</td></tr>
<tr><th id="1884">1884</th><td>    <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm15RetCC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_AAPCS' data-ref="_ZN4llvm15RetCC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_AAPCS</a>: <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm12CC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_AAPCS' data-ref="_ZN4llvm12CC_ARM_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_AAPCS</a>);</td></tr>
<tr><th id="1885">1885</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ARM_APCS" title='llvm::CallingConv::ARM_APCS' data-ref="llvm::CallingConv::ARM_APCS">ARM_APCS</a>:</td></tr>
<tr><th id="1886">1886</th><td>    <b>return</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a> ? <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm14RetCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_ARM_APCS' data-ref="_ZN4llvm14RetCC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_ARM_APCS</a>: <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm11CC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_APCS' data-ref="_ZN4llvm11CC_ARM_APCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_APCS</a>);</td></tr>
<tr><th id="1887">1887</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC">GHC</a>:</td></tr>
<tr><th id="1888">1888</th><td>    <b>if</b> (<a class="local col4 ref" href="#434Return" title='Return' data-ref="434Return">Return</a>)</td></tr>
<tr><th id="1889">1889</th><td>      <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Can't return in GHC call convention"</q>);</td></tr>
<tr><th id="1890">1890</th><td>    <b>else</b></td></tr>
<tr><th id="1891">1891</th><td>      <b>return</b> <a class="ref" href="ARMCallingConv.h.html#_ZN4llvm15CC_ARM_APCS_GHCEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_ARM_APCS_GHC' data-ref="_ZN4llvm15CC_ARM_APCS_GHCEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_ARM_APCS_GHC</a>;</td></tr>
<tr><th id="1892">1892</th><td>  }</td></tr>
<tr><th id="1893">1893</th><td>}</td></tr>
<tr><th id="1894">1894</th><td></td></tr>
<tr><th id="1895">1895</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::ARMFastISel::ProcessCallArgs' data-type='bool (anonymous namespace)::ARMFastISel::ProcessCallArgs(SmallVectorImpl&lt;llvm::Value *&gt; &amp; Args, SmallVectorImpl&lt;unsigned int&gt; &amp; ArgRegs, SmallVectorImpl&lt;llvm::MVT&gt; &amp; ArgVTs, SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp; ArgFlags, SmallVectorImpl&lt;unsigned int&gt; &amp; RegArgs, CallingConv::ID CC, unsigned int &amp; NumBytes, bool isVarArg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">ProcessCallArgs</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*&gt; &amp;<dfn class="local col6 decl" id="436Args" title='Args' data-type='SmallVectorImpl&lt;llvm::Value *&gt; &amp;' data-ref="436Args">Args</dfn>,</td></tr>
<tr><th id="1896">1896</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="437ArgRegs" title='ArgRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="437ArgRegs">ArgRegs</dfn>,</td></tr>
<tr><th id="1897">1897</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>&gt; &amp;<dfn class="local col8 decl" id="438ArgVTs" title='ArgVTs' data-type='SmallVectorImpl&lt;llvm::MVT&gt; &amp;' data-ref="438ArgVTs">ArgVTs</dfn>,</td></tr>
<tr><th id="1898">1898</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>&gt; &amp;<dfn class="local col9 decl" id="439ArgFlags" title='ArgFlags' data-type='SmallVectorImpl&lt;ISD::ArgFlagsTy&gt; &amp;' data-ref="439ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="1899">1899</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="440RegArgs" title='RegArgs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="440RegArgs">RegArgs</dfn>,</td></tr>
<tr><th id="1900">1900</th><td>                                  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="441CC" title='CC' data-type='CallingConv::ID' data-ref="441CC">CC</dfn>,</td></tr>
<tr><th id="1901">1901</th><td>                                  <em>unsigned</em> &amp;<dfn class="local col2 decl" id="442NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="442NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="1902">1902</th><td>                                  <em>bool</em> <dfn class="local col3 decl" id="443isVarArg" title='isVarArg' data-type='bool' data-ref="443isVarArg">isVarArg</dfn>) {</td></tr>
<tr><th id="1903">1903</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="444ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="444ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="1904">1904</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col5 decl" id="445CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="445CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col1 ref" href="#441CC" title='CC' data-ref="441CC">CC</a>, <a class="local col3 ref" href="#443isVarArg" title='isVarArg' data-ref="443isVarArg">isVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a>);</td></tr>
<tr><th id="1905">1905</th><td>  <a class="local col5 ref" href="#445CCInfo" title='CCInfo' data-ref="445CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E" title='llvm::CCState::AnalyzeCallOperands' data-ref="_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E">AnalyzeCallOperands</a>(<span class='refarg'><a class="local col8 ref" href="#438ArgVTs" title='ArgVTs' data-ref="438ArgVTs">ArgVTs</a></span>, <span class='refarg'><a class="local col9 ref" href="#439ArgFlags" title='ArgFlags' data-ref="439ArgFlags">ArgFlags</a></span>,</td></tr>
<tr><th id="1906">1906</th><td>                             <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</a>(<a class="local col1 ref" href="#441CC" title='CC' data-ref="441CC">CC</a>, <b>false</b>, <a class="local col3 ref" href="#443isVarArg" title='isVarArg' data-ref="443isVarArg">isVarArg</a>));</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>  <i>// Check that we can handle all of the arguments. If we can't, then bail out</i></td></tr>
<tr><th id="1909">1909</th><td><i>  // now before we add code to the MBB.</i></td></tr>
<tr><th id="1910">1910</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="446i" title='i' data-type='unsigned int' data-ref="446i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="447e" title='e' data-type='unsigned int' data-ref="447e">e</dfn> = <a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a> != <a class="local col7 ref" href="#447e" title='e' data-ref="447e">e</a>; ++<a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a>) {</td></tr>
<tr><th id="1911">1911</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col8 decl" id="448VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="448VA">VA</dfn> = <a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a>]</a>;</td></tr>
<tr><th id="1912">1912</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="449ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="449ArgVT">ArgVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#438ArgVTs" title='ArgVTs' data-ref="438ArgVTs">ArgVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#448VA" title='VA' data-ref="448VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1913">1913</th><td></td></tr>
<tr><th id="1914">1914</th><td>    <i>// We don't handle NEON/vector parameters yet.</i></td></tr>
<tr><th id="1915">1915</th><td>    <b>if</b> (<a class="local col9 ref" href="#449ArgVT" title='ArgVT' data-ref="449ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() || <a class="local col9 ref" href="#449ArgVT" title='ArgVT' data-ref="449ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="1916">1916</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td>    <i>// Now copy/store arg to correct locations.</i></td></tr>
<tr><th id="1919">1919</th><td>    <b>if</b> (<a class="local col8 ref" href="#448VA" title='VA' data-ref="448VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; !<a class="local col8 ref" href="#448VA" title='VA' data-ref="448VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>()) {</td></tr>
<tr><th id="1920">1920</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1921">1921</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#448VA" title='VA' data-ref="448VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>()) {</td></tr>
<tr><th id="1922">1922</th><td>      <i>// TODO: We need custom lowering for vector (v2f64) args.</i></td></tr>
<tr><th id="1923">1923</th><td>      <b>if</b> (<a class="local col8 ref" href="#448VA" title='VA' data-ref="448VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>() <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> ||</td></tr>
<tr><th id="1924">1924</th><td>          <i>// TODO: Only handle register args for now.</i></td></tr>
<tr><th id="1925">1925</th><td>          !<a class="local col8 ref" href="#448VA" title='VA' data-ref="448VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() || !<a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[++<a class="local col6 ref" href="#446i" title='i' data-ref="446i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>())</td></tr>
<tr><th id="1926">1926</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1927">1927</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1928">1928</th><td>      <b>switch</b> (<a class="local col9 ref" href="#449ArgVT" title='ArgVT' data-ref="449ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1929">1929</th><td>      <b>default</b>:</td></tr>
<tr><th id="1930">1930</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1931">1931</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>:</td></tr>
<tr><th id="1932">1932</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="1933">1933</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="1934">1934</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="1935">1935</th><td>        <b>break</b>;</td></tr>
<tr><th id="1936">1936</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a>:</td></tr>
<tr><th id="1937">1937</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="1938">1938</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1939">1939</th><td>        <b>break</b>;</td></tr>
<tr><th id="1940">1940</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>:</td></tr>
<tr><th id="1941">1941</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv" title='llvm::ARMSubtarget::hasVFP2Base' data-ref="_ZNK4llvm12ARMSubtarget11hasVFP2BaseEv">hasVFP2Base</a>())</td></tr>
<tr><th id="1942">1942</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1943">1943</th><td>        <b>break</b>;</td></tr>
<tr><th id="1944">1944</th><td>      }</td></tr>
<tr><th id="1945">1945</th><td>    }</td></tr>
<tr><th id="1946">1946</th><td>  }</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>  <i>// At the point, we are able to handle the call's arguments in fast isel.</i></td></tr>
<tr><th id="1949">1949</th><td><i></i></td></tr>
<tr><th id="1950">1950</th><td><i>  // Get a count of how many bytes are to be pushed on the stack.</i></td></tr>
<tr><th id="1951">1951</th><td>  <a class="local col2 ref" href="#442NumBytes" title='NumBytes' data-ref="442NumBytes">NumBytes</a> = <a class="local col5 ref" href="#445CCInfo" title='CCInfo' data-ref="445CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="1952">1952</th><td></td></tr>
<tr><th id="1953">1953</th><td>  <i>// Issue CALLSEQ_START</i></td></tr>
<tr><th id="1954">1954</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="450AdjStackDown" title='AdjStackDown' data-type='unsigned int' data-ref="450AdjStackDown">AdjStackDown</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="1955">1955</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1956">1956</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#450AdjStackDown" title='AdjStackDown' data-ref="450AdjStackDown">AdjStackDown</a>))</td></tr>
<tr><th id="1957">1957</th><td>                  .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#442NumBytes" title='NumBytes' data-ref="442NumBytes">NumBytes</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>));</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td>  <i>// Process the args.</i></td></tr>
<tr><th id="1960">1960</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="451i" title='i' data-type='unsigned int' data-ref="451i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="452e" title='e' data-type='unsigned int' data-ref="452e">e</dfn> = <a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a> != <a class="local col2 ref" href="#452e" title='e' data-ref="452e">e</a>; ++<a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a>) {</td></tr>
<tr><th id="1961">1961</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col3 decl" id="453VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="453VA">VA</dfn> = <a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a>]</a>;</td></tr>
<tr><th id="1962">1962</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="454ArgVal" title='ArgVal' data-type='const llvm::Value *' data-ref="454ArgVal">ArgVal</dfn> = <a class="local col6 ref" href="#436Args" title='Args' data-ref="436Args">Args</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1963">1963</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="455Arg" title='Arg' data-type='unsigned int' data-ref="455Arg">Arg</dfn> = <a class="local col7 ref" href="#437ArgRegs" title='ArgRegs' data-ref="437ArgRegs">ArgRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1964">1964</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="456ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="456ArgVT">ArgVT</dfn> = <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#438ArgVTs" title='ArgVTs' data-ref="438ArgVTs">ArgVTs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!ArgVT.isVector() &amp;&amp; ArgVT.getSizeInBits() &lt;= 64) &amp;&amp; &quot;We don&apos;t handle NEON/vector parameters yet.&quot;) ? void (0) : __assert_fail (&quot;(!ArgVT.isVector() &amp;&amp; ArgVT.getSizeInBits() &lt;= 64) &amp;&amp; \&quot;We don&apos;t handle NEON/vector parameters yet.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1967, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="1967">1967</th><td>           <q>"We don't handle NEON/vector parameters yet."</q>);</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td>    <i>// Handle arg promotion, etc.</i></td></tr>
<tr><th id="1970">1970</th><td>    <b>switch</b> (<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="1971">1971</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>: <b>break</b>;</td></tr>
<tr><th id="1972">1972</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::SExt" title='llvm::CCValAssign::LocInfo::SExt' data-ref="llvm::CCValAssign::LocInfo::SExt">SExt</a>: {</td></tr>
<tr><th id="1973">1973</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="457DestVT" title='DestVT' data-type='llvm::MVT' data-ref="457DestVT">DestVT</dfn> = <a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1974">1974</th><td>        <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a>, <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#457DestVT" title='DestVT' data-ref="457DestVT">DestVT</a>, <i>/*isZExt*/</i><b>false</b>);</td></tr>
<tr><th id="1975">1975</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Arg != 0 &amp;&amp; &quot;Failed to emit a sext&quot;) ? void (0) : __assert_fail (&quot;Arg != 0 &amp;&amp; \&quot;Failed to emit a sext\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1975, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a> != <var>0</var> &amp;&amp; <q>"Failed to emit a sext"</q>);</td></tr>
<tr><th id="1976">1976</th><td>        <a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col7 ref" href="#457DestVT" title='DestVT' data-ref="457DestVT">DestVT</a>;</td></tr>
<tr><th id="1977">1977</th><td>        <b>break</b>;</td></tr>
<tr><th id="1978">1978</th><td>      }</td></tr>
<tr><th id="1979">1979</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::AExt" title='llvm::CCValAssign::LocInfo::AExt' data-ref="llvm::CCValAssign::LocInfo::AExt">AExt</a>:</td></tr>
<tr><th id="1980">1980</th><td>      <i>// Intentional fall-through.  Handle AExt and ZExt.</i></td></tr>
<tr><th id="1981">1981</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::ZExt" title='llvm::CCValAssign::LocInfo::ZExt' data-ref="llvm::CCValAssign::LocInfo::ZExt">ZExt</a>: {</td></tr>
<tr><th id="1982">1982</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="458DestVT" title='DestVT' data-type='llvm::MVT' data-ref="458DestVT">DestVT</dfn> = <a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1983">1983</th><td>        <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a>, <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#458DestVT" title='DestVT' data-ref="458DestVT">DestVT</a>, <i>/*isZExt*/</i><b>true</b>);</td></tr>
<tr><th id="1984">1984</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Arg != 0 &amp;&amp; &quot;Failed to emit a zext&quot;) ? void (0) : __assert_fail (&quot;Arg != 0 &amp;&amp; \&quot;Failed to emit a zext\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1984, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a> != <var>0</var> &amp;&amp; <q>"Failed to emit a zext"</q>);</td></tr>
<tr><th id="1985">1985</th><td>        <a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col8 ref" href="#458DestVT" title='DestVT' data-ref="458DestVT">DestVT</a>;</td></tr>
<tr><th id="1986">1986</th><td>        <b>break</b>;</td></tr>
<tr><th id="1987">1987</th><td>      }</td></tr>
<tr><th id="1988">1988</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::BCvt" title='llvm::CCValAssign::LocInfo::BCvt' data-ref="llvm::CCValAssign::LocInfo::BCvt">BCvt</a>: {</td></tr>
<tr><th id="1989">1989</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="459BC" title='BC' data-type='unsigned int' data-ref="459BC">BC</dfn> = <a class="virtual member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a>, <a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>(), <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BITCAST" title='llvm::ISD::NodeType::BITCAST' data-ref="llvm::ISD::NodeType::BITCAST">BITCAST</a>, <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a>,</td></tr>
<tr><th id="1990">1990</th><td>                                 <i>/*TODO: Kill=*/</i><b>false</b>);</td></tr>
<tr><th id="1991">1991</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BC != 0 &amp;&amp; &quot;Failed to emit a bitcast!&quot;) ? void (0) : __assert_fail (&quot;BC != 0 &amp;&amp; \&quot;Failed to emit a bitcast!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1991, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#459BC" title='BC' data-ref="459BC">BC</a> != <var>0</var> &amp;&amp; <q>"Failed to emit a bitcast!"</q>);</td></tr>
<tr><th id="1992">1992</th><td>        <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a> = <a class="local col9 ref" href="#459BC" title='BC' data-ref="459BC">BC</a>;</td></tr>
<tr><th id="1993">1993</th><td>        <a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="1994">1994</th><td>        <b>break</b>;</td></tr>
<tr><th id="1995">1995</th><td>      }</td></tr>
<tr><th id="1996">1996</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown arg promotion!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 1996)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown arg promotion!"</q>);</td></tr>
<tr><th id="1997">1997</th><td>    }</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td>    <i>// Now copy/store arg to correct locations.</i></td></tr>
<tr><th id="2000">2000</th><td>    <b>if</b> (<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; !<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>()) {</td></tr>
<tr><th id="2001">2001</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2002">2002</th><td>              <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a>);</td></tr>
<tr><th id="2003">2003</th><td>      <a class="local col0 ref" href="#440RegArgs" title='RegArgs' data-ref="440RegArgs">RegArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2004">2004</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>()) {</td></tr>
<tr><th id="2005">2005</th><td>      <i>// TODO: We need custom lowering for vector (v2f64) args.</i></td></tr>
<tr><th id="2006">2006</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.getLocVT() == MVT::f64 &amp;&amp; &quot;Custom lowering for v2f64 args not available&quot;) ? void (0) : __assert_fail (&quot;VA.getLocVT() == MVT::f64 &amp;&amp; \&quot;Custom lowering for v2f64 args not available\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2007, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>() <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> &amp;&amp;</td></tr>
<tr><th id="2007">2007</th><td>             <q>"Custom lowering for v2f64 args not available"</q>);</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>      <i>// FIXME: ArgLocs[++i] may extend beyond ArgLocs.size()</i></td></tr>
<tr><th id="2010">2010</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col0 decl" id="460NextVA" title='NextVA' data-type='llvm::CCValAssign &amp;' data-ref="460NextVA">NextVA</dfn> = <a class="local col4 ref" href="#444ArgLocs" title='ArgLocs' data-ref="444ArgLocs">ArgLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[++<a class="local col1 ref" href="#451i" title='i' data-ref="451i">i</a>]</a>;</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isRegLoc() &amp;&amp; NextVA.isRegLoc() &amp;&amp; &quot;We only handle register args!&quot;) ? void (0) : __assert_fail (&quot;VA.isRegLoc() &amp;&amp; NextVA.isRegLoc() &amp;&amp; \&quot;We only handle register args!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2013, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; <a class="local col0 ref" href="#460NextVA" title='NextVA' data-ref="460NextVA">NextVA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp;</td></tr>
<tr><th id="2013">2013</th><td>             <q>"We only handle register args!"</q>);</td></tr>
<tr><th id="2014">2014</th><td></td></tr>
<tr><th id="2015">2015</th><td>      AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2016">2016</th><td>                              TII.get(ARM::<span class='error' title="no member named &apos;VMOVRRD&apos; in namespace &apos;llvm::ARM&apos;">VMOVRRD</span>), VA.getLocReg())</td></tr>
<tr><th id="2017">2017</th><td>                      .addReg(NextVA.getLocReg(), RegState::Define)</td></tr>
<tr><th id="2018">2018</th><td>                      .addReg(Arg));</td></tr>
<tr><th id="2019">2019</th><td>      <a class="local col0 ref" href="#440RegArgs" title='RegArgs' data-ref="440RegArgs">RegArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2020">2020</th><td>      <a class="local col0 ref" href="#440RegArgs" title='RegArgs' data-ref="440RegArgs">RegArgs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#460NextVA" title='NextVA' data-ref="460NextVA">NextVA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2021">2021</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2022">2022</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VA.isMemLoc()) ? void (0) : __assert_fail (&quot;VA.isMemLoc()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2022, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isMemLocEv" title='llvm::CCValAssign::isMemLoc' data-ref="_ZNK4llvm11CCValAssign8isMemLocEv">isMemLoc</a>());</td></tr>
<tr><th id="2023">2023</th><td>      <i>// Need to store on the stack.</i></td></tr>
<tr><th id="2024">2024</th><td><i></i></td></tr>
<tr><th id="2025">2025</th><td><i>      // Don't emit stores for undef values.</i></td></tr>
<tr><th id="2026">2026</th><td>      <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col4 ref" href="#454ArgVal" title='ArgVal' data-ref="454ArgVal">ArgVal</a>))</td></tr>
<tr><th id="2027">2027</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2028">2028</th><td></td></tr>
<tr><th id="2029">2029</th><td>      <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col1 decl" id="461Addr" title='Addr' data-type='(anonymous namespace)::Address' data-ref="461Addr">Addr</dfn>;</td></tr>
<tr><th id="2030">2030</th><td>      <a class="local col1 ref" href="#461Addr" title='Addr' data-ref="461Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::BaseType" title='(anonymous namespace)::Address::BaseType' data-use='w' data-ref="(anonymousnamespace)::Address::BaseType">BaseType</a> = <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::Address::RegBase" title='(anonymous namespace)::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::Address::RegBase">RegBase</a>;</td></tr>
<tr><th id="2031">2031</th><td>      Addr.Base.Reg = ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>;</td></tr>
<tr><th id="2032">2032</th><td>      <a class="local col1 ref" href="#461Addr" title='Addr' data-ref="461Addr">Addr</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> = <a class="local col3 ref" href="#453VA" title='VA' data-ref="453VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>();</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td>      <em>bool</em> <dfn class="local col2 decl" id="462EmitRet" title='EmitRet' data-type='bool' data-ref="462EmitRet">EmitRet</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj" title='(anonymous namespace)::ARMFastISel::ARMEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj">ARMEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#456ArgVT" title='ArgVT' data-ref="456ArgVT">ArgVT</a>, <a class="local col5 ref" href="#455Arg" title='Arg' data-ref="455Arg">Arg</a>, <span class='refarg'><a class="local col1 ref" href="#461Addr" title='Addr' data-ref="461Addr">Addr</a></span>); (<em>void</em>)<a class="local col2 ref" href="#462EmitRet" title='EmitRet' data-ref="462EmitRet">EmitRet</a>;</td></tr>
<tr><th id="2035">2035</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (EmitRet &amp;&amp; &quot;Could not emit a store for argument!&quot;) ? void (0) : __assert_fail (&quot;EmitRet &amp;&amp; \&quot;Could not emit a store for argument!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2035, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#462EmitRet" title='EmitRet' data-ref="462EmitRet">EmitRet</a> &amp;&amp; <q>"Could not emit a store for argument!"</q>);</td></tr>
<tr><th id="2036">2036</th><td>    }</td></tr>
<tr><th id="2037">2037</th><td>  }</td></tr>
<tr><th id="2038">2038</th><td></td></tr>
<tr><th id="2039">2039</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2040">2040</th><td>}</td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb" title='(anonymous namespace)::ARMFastISel::FinishCall' data-type='bool (anonymous namespace)::ARMFastISel::FinishCall(llvm::MVT RetVT, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedRegs, const llvm::Instruction * I, CallingConv::ID CC, unsigned int &amp; NumBytes, bool isVarArg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb">FinishCall</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="463RetVT" title='RetVT' data-type='llvm::MVT' data-ref="463RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="464UsedRegs" title='UsedRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="464UsedRegs">UsedRegs</dfn>,</td></tr>
<tr><th id="2043">2043</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col5 decl" id="465I" title='I' data-type='const llvm::Instruction *' data-ref="465I">I</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="466CC" title='CC' data-type='CallingConv::ID' data-ref="466CC">CC</dfn>,</td></tr>
<tr><th id="2044">2044</th><td>                             <em>unsigned</em> &amp;<dfn class="local col7 decl" id="467NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="467NumBytes">NumBytes</dfn>, <em>bool</em> <dfn class="local col8 decl" id="468isVarArg" title='isVarArg' data-type='bool' data-ref="468isVarArg">isVarArg</dfn>) {</td></tr>
<tr><th id="2045">2045</th><td>  <i>// Issue CALLSEQ_END</i></td></tr>
<tr><th id="2046">2046</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="469AdjStackUp" title='AdjStackUp' data-type='unsigned int' data-ref="469AdjStackUp">AdjStackUp</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="2047">2047</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2048">2048</th><td>                          <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#469AdjStackUp" title='AdjStackUp' data-ref="469AdjStackUp">AdjStackUp</a>))</td></tr>
<tr><th id="2049">2049</th><td>                  .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#467NumBytes" title='NumBytes' data-ref="467NumBytes">NumBytes</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>));</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>  <i>// Now the return value.</i></td></tr>
<tr><th id="2052">2052</th><td>  <b>if</b> (<a class="local col3 ref" href="#463RetVT" title='RetVT' data-ref="463RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a>) {</td></tr>
<tr><th id="2053">2053</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="470RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="470RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="2054">2054</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col1 decl" id="471CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="471CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col6 ref" href="#466CC" title='CC' data-ref="466CC">CC</a>, <a class="local col8 ref" href="#468isVarArg" title='isVarArg' data-ref="468isVarArg">isVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a>);</td></tr>
<tr><th id="2055">2055</th><td>    <a class="local col1 ref" href="#471CCInfo" title='CCInfo' data-ref="471CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#463RetVT" title='RetVT' data-ref="463RetVT">RetVT</a>, <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</a>(<a class="local col6 ref" href="#466CC" title='CC' data-ref="466CC">CC</a>, <b>true</b>, <a class="local col8 ref" href="#468isVarArg" title='isVarArg' data-ref="468isVarArg">isVarArg</a>));</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td>    <i>// Copy all of the result registers out of their specified physreg.</i></td></tr>
<tr><th id="2058">2058</th><td>    <b>if</b> (<a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp; <a class="local col3 ref" href="#463RetVT" title='RetVT' data-ref="463RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>) {</td></tr>
<tr><th id="2059">2059</th><td>      <i>// For this move we copy into two registers and then move into the</i></td></tr>
<tr><th id="2060">2060</th><td><i>      // double fp reg we want.</i></td></tr>
<tr><th id="2061">2061</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="472DestVT" title='DestVT' data-type='llvm::MVT' data-ref="472DestVT">DestVT</dfn> = <a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="2062">2062</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col3 decl" id="473DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="473DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#472DestVT" title='DestVT' data-ref="472DestVT">DestVT</a>);</td></tr>
<tr><th id="2063">2063</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="474ResultReg" title='ResultReg' data-type='unsigned int' data-ref="474ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col3 ref" href="#473DstRC" title='DstRC' data-ref="473DstRC">DstRC</a>);</td></tr>
<tr><th id="2064">2064</th><td>      AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2065">2065</th><td>                              TII.get(ARM::<span class='error' title="no member named &apos;VMOVDRR&apos; in namespace &apos;llvm::ARM&apos;">VMOVDRR</span>), ResultReg)</td></tr>
<tr><th id="2066">2066</th><td>                      .addReg(RVLocs[<var>0</var>].getLocReg())</td></tr>
<tr><th id="2067">2067</th><td>                      .addReg(RVLocs[<var>1</var>].getLocReg()));</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td>      <a class="local col4 ref" href="#464UsedRegs" title='UsedRegs' data-ref="464UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2070">2070</th><td>      <a class="local col4 ref" href="#464UsedRegs" title='UsedRegs' data-ref="464UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2071">2071</th><td></td></tr>
<tr><th id="2072">2072</th><td>      <i>// Finally update the result.</i></td></tr>
<tr><th id="2073">2073</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col5 ref" href="#465I" title='I' data-ref="465I">I</a>, <a class="local col4 ref" href="#474ResultReg" title='ResultReg' data-ref="474ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2074">2074</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2075">2075</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RVLocs.size() == 1 &amp;&amp;&quot;Can&apos;t handle non-double multi-reg retvals!&quot;) ? void (0) : __assert_fail (&quot;RVLocs.size() == 1 &amp;&amp;\&quot;Can&apos;t handle non-double multi-reg retvals!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2075, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> &amp;&amp;<q>"Can't handle non-double multi-reg retvals!"</q>);</td></tr>
<tr><th id="2076">2076</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="475CopyVT" title='CopyVT' data-type='llvm::MVT' data-ref="475CopyVT">CopyVT</dfn> = <a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td>      <i>// Special handling for extended integers.</i></td></tr>
<tr><th id="2079">2079</th><td>      <b>if</b> (<a class="local col3 ref" href="#463RetVT" title='RetVT' data-ref="463RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> || <a class="local col3 ref" href="#463RetVT" title='RetVT' data-ref="463RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> || <a class="local col3 ref" href="#463RetVT" title='RetVT' data-ref="463RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="2080">2080</th><td>        <a class="local col5 ref" href="#475CopyVT" title='CopyVT' data-ref="475CopyVT">CopyVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col6 decl" id="476DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="476DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#475CopyVT" title='CopyVT' data-ref="475CopyVT">CopyVT</a>);</td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="477ResultReg" title='ResultReg' data-type='unsigned int' data-ref="477ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#476DstRC" title='DstRC' data-ref="476DstRC">DstRC</a>);</td></tr>
<tr><th id="2085">2085</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2086">2086</th><td>              <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>),</td></tr>
<tr><th id="2087">2087</th><td>              <a class="local col7 ref" href="#477ResultReg" title='ResultReg' data-ref="477ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2088">2088</th><td>      <a class="local col4 ref" href="#464UsedRegs" title='UsedRegs' data-ref="464UsedRegs">UsedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#470RVLocs" title='RVLocs' data-ref="470RVLocs">RVLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2089">2089</th><td></td></tr>
<tr><th id="2090">2090</th><td>      <i>// Finally update the result.</i></td></tr>
<tr><th id="2091">2091</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col5 ref" href="#465I" title='I' data-ref="465I">I</a>, <a class="local col7 ref" href="#477ResultReg" title='ResultReg' data-ref="477ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2092">2092</th><td>    }</td></tr>
<tr><th id="2093">2093</th><td>  }</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2096">2096</th><td>}</td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectRet' data-type='bool (anonymous namespace)::ARMFastISel::SelectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE">SelectRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col8 decl" id="478I" title='I' data-type='const llvm::Instruction *' data-ref="478I">I</dfn>) {</td></tr>
<tr><th id="2099">2099</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst">ReturnInst</a> *<dfn class="local col9 decl" id="479Ret" title='Ret' data-type='const llvm::ReturnInst *' data-ref="479Ret">Ret</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst">ReturnInst</a>&gt;(<a class="local col8 ref" href="#478I" title='I' data-ref="478I">I</a>);</td></tr>
<tr><th id="2100">2100</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col0 decl" id="480F" title='F' data-type='const llvm::Function &amp;' data-ref="480F">F</dfn> = *<a class="local col8 ref" href="#478I" title='I' data-ref="478I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock9getParentEv" title='llvm::BasicBlock::getParent' data-ref="_ZNK4llvm10BasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="2103">2103</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td>  <b>if</b> (TLI.supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="2106">2106</th><td>      F.getAttributes().hasAttrSomewhere(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="2107">2107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>))</td></tr>
<tr><th id="2110">2110</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2111">2111</th><td></td></tr>
<tr><th id="2112">2112</th><td>  <i>// Build a list of return value registers.</i></td></tr>
<tr><th id="2113">2113</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="481RetRegs" title='RetRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="481RetRegs">RetRegs</dfn>;</td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="482CC" title='CC' data-type='CallingConv::ID' data-ref="482CC">CC</dfn> = <a class="local col0 ref" href="#480F" title='F' data-ref="480F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="2116">2116</th><td>  <b>if</b> (<a class="local col9 ref" href="#479Ret" title='Ret' data-ref="479Ret">Ret</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#2910" title='llvm::ReturnInst::getNumOperands' data-ref="_ZNK4llvm10ReturnInst14getNumOperandsEv">getNumOperands</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="2117">2117</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="483Outs" title='Outs' data-type='SmallVector&lt;ISD::OutputArg, 4&gt;' data-ref="483Outs">Outs</dfn>;</td></tr>
<tr><th id="2118">2118</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE" title='llvm::GetReturnInfo' data-ref="_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE">GetReturnInfo</a>(<a class="local col2 ref" href="#482CC" title='CC' data-ref="482CC">CC</a>, <a class="local col0 ref" href="#480F" title='F' data-ref="480F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>(), <a class="local col0 ref" href="#480F" title='F' data-ref="480F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>(), <span class='refarg'><a class="local col3 ref" href="#483Outs" title='Outs' data-ref="483Outs">Outs</a></span>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>);</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td>    <i>// Analyze operands of the call, assigning locations to each operand.</i></td></tr>
<tr><th id="2121">2121</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="484ValLocs" title='ValLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="484ValLocs">ValLocs</dfn>;</td></tr>
<tr><th id="2122">2122</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col5 decl" id="485CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="485CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col2 ref" href="#482CC" title='CC' data-ref="482CC">CC</a>, <a class="local col0 ref" href="#480F" title='F' data-ref="480F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col4 ref" href="#484ValLocs" title='ValLocs' data-ref="484ValLocs">ValLocs</a>, <a class="local col8 ref" href="#478I" title='I' data-ref="478I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv">getContext</a>());</td></tr>
<tr><th id="2123">2123</th><td>    <a class="local col5 ref" href="#485CCInfo" title='CCInfo' data-ref="485CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeReturn' data-ref="_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeReturn</a>(<a class="local col3 ref" href="#483Outs" title='Outs' data-ref="483Outs">Outs</a>, <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</a>(<a class="local col2 ref" href="#482CC" title='CC' data-ref="482CC">CC</a>, <b>true</b> <i>/* is Ret */</i>,</td></tr>
<tr><th id="2124">2124</th><td>                                                 <a class="local col0 ref" href="#480F" title='F' data-ref="480F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>()));</td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="486RV" title='RV' data-type='const llvm::Value *' data-ref="486RV">RV</dfn> = <a class="local col9 ref" href="#479Ret" title='Ret' data-ref="479Ret">Ret</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#2910" title='llvm::ReturnInst::getOperand' data-ref="_ZNK4llvm10ReturnInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2127">2127</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="487Reg" title='Reg' data-type='unsigned int' data-ref="487Reg">Reg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#486RV" title='RV' data-ref="486RV">RV</a>);</td></tr>
<tr><th id="2128">2128</th><td>    <b>if</b> (<a class="local col7 ref" href="#487Reg" title='Reg' data-ref="487Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="2129">2129</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td>    <i>// Only handle a single return value for now.</i></td></tr>
<tr><th id="2132">2132</th><td>    <b>if</b> (<a class="local col4 ref" href="#484ValLocs" title='ValLocs' data-ref="484ValLocs">ValLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="2133">2133</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a> &amp;<dfn class="local col8 decl" id="488VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="488VA">VA</dfn> = <a class="local col4 ref" href="#484ValLocs" title='ValLocs' data-ref="484ValLocs">ValLocs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td>    <i>// Don't bother handling odd stuff for now.</i></td></tr>
<tr><th id="2138">2138</th><td>    <b>if</b> (<a class="local col8 ref" href="#488VA" title='VA' data-ref="488VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() != <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo::Full" title='llvm::CCValAssign::LocInfo::Full' data-ref="llvm::CCValAssign::LocInfo::Full">Full</a>)</td></tr>
<tr><th id="2139">2139</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2140">2140</th><td>    <i>// Only handle register returns for now.</i></td></tr>
<tr><th id="2141">2141</th><td>    <b>if</b> (!<a class="local col8 ref" href="#488VA" title='VA' data-ref="488VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>())</td></tr>
<tr><th id="2142">2142</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="489SrcReg" title='SrcReg' data-type='unsigned int' data-ref="489SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#487Reg" title='Reg' data-ref="487Reg">Reg</a> + <a class="local col8 ref" href="#488VA" title='VA' data-ref="488VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>();</td></tr>
<tr><th id="2145">2145</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="490RVEVT" title='RVEVT' data-type='llvm::EVT' data-ref="490RVEVT">RVEVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col6 ref" href="#486RV" title='RV' data-ref="486RV">RV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="2146">2146</th><td>    <b>if</b> (!<a class="local col0 ref" href="#490RVEVT" title='RVEVT' data-ref="490RVEVT">RVEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2147">2147</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="491RVVT" title='RVVT' data-type='llvm::MVT' data-ref="491RVVT">RVVT</dfn> = <a class="local col0 ref" href="#490RVEVT" title='RVEVT' data-ref="490RVEVT">RVEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="2148">2148</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="492DestVT" title='DestVT' data-type='llvm::MVT' data-ref="492DestVT">DestVT</dfn> = <a class="local col8 ref" href="#488VA" title='VA' data-ref="488VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="2149">2149</th><td>    <i>// Special handling for extended integers.</i></td></tr>
<tr><th id="2150">2150</th><td>    <b>if</b> (<a class="local col1 ref" href="#491RVVT" title='RVVT' data-ref="491RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="local col2 ref" href="#492DestVT" title='DestVT' data-ref="492DestVT">DestVT</a>) {</td></tr>
<tr><th id="2151">2151</th><td>      <b>if</b> (<a class="local col1 ref" href="#491RVVT" title='RVVT' data-ref="491RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="local col1 ref" href="#491RVVT" title='RVVT' data-ref="491RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col1 ref" href="#491RVVT" title='RVVT' data-ref="491RVVT">RVVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>)</td></tr>
<tr><th id="2152">2152</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestVT == MVT::i32 &amp;&amp; &quot;ARM should always ext to i32&quot;) ? void (0) : __assert_fail (&quot;DestVT == MVT::i32 &amp;&amp; \&quot;ARM should always ext to i32\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2154, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#492DestVT" title='DestVT' data-ref="492DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <q>"ARM should always ext to i32"</q>);</td></tr>
<tr><th id="2155">2155</th><td></td></tr>
<tr><th id="2156">2156</th><td>      <i>// Perform extension if flagged as either zext or sext.  Otherwise, do</i></td></tr>
<tr><th id="2157">2157</th><td><i>      // nothing.</i></td></tr>
<tr><th id="2158">2158</th><td>      <b>if</b> (<a class="local col3 ref" href="#483Outs" title='Outs' data-ref="483Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>() || <a class="local col3 ref" href="#483Outs" title='Outs' data-ref="483Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>()) {</td></tr>
<tr><th id="2159">2159</th><td>        <a class="local col9 ref" href="#489SrcReg" title='SrcReg' data-ref="489SrcReg">SrcReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#491RVVT" title='RVVT' data-ref="491RVVT">RVVT</a>, <a class="local col9 ref" href="#489SrcReg" title='SrcReg' data-ref="489SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#492DestVT" title='DestVT' data-ref="492DestVT">DestVT</a>, <a class="local col3 ref" href="#483Outs" title='Outs' data-ref="483Outs">Outs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>());</td></tr>
<tr><th id="2160">2160</th><td>        <b>if</b> (<a class="local col9 ref" href="#489SrcReg" title='SrcReg' data-ref="489SrcReg">SrcReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2161">2161</th><td>      }</td></tr>
<tr><th id="2162">2162</th><td>    }</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>    <i>// Make the copy.</i></td></tr>
<tr><th id="2165">2165</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="493DstReg" title='DstReg' data-type='unsigned int' data-ref="493DstReg">DstReg</dfn> = <a class="local col8 ref" href="#488VA" title='VA' data-ref="488VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="2166">2166</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>* <dfn class="local col4 decl" id="494SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="494SrcRC">SrcRC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col9 ref" href="#489SrcReg" title='SrcReg' data-ref="489SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2167">2167</th><td>    <i>// Avoid a cross-class copy. This is very unlikely.</i></td></tr>
<tr><th id="2168">2168</th><td>    <b>if</b> (!<a class="local col4 ref" href="#494SrcRC" title='SrcRC' data-ref="494SrcRC">SrcRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col3 ref" href="#493DstReg" title='DstReg' data-ref="493DstReg">DstReg</a>))</td></tr>
<tr><th id="2169">2169</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2170">2170</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2171">2171</th><td>            <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>), <a class="local col3 ref" href="#493DstReg" title='DstReg' data-ref="493DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#489SrcReg" title='SrcReg' data-ref="489SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td>    <i>// Add register to return instruction.</i></td></tr>
<tr><th id="2174">2174</th><td>    <a class="local col1 ref" href="#481RetRegs" title='RetRegs' data-ref="481RetRegs">RetRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#488VA" title='VA' data-ref="488VA">VA</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="2175">2175</th><td>  }</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="495MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="495MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2178">2178</th><td>                                    <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv" title='llvm::ARMSubtarget::getReturnOpcode' data-ref="_ZNK4llvm12ARMSubtarget15getReturnOpcodeEv">getReturnOpcode</a>()));</td></tr>
<tr><th id="2179">2179</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col5 ref" href="#495MIB" title='MIB' data-ref="495MIB">MIB</a>);</td></tr>
<tr><th id="2180">2180</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="496R" title='R' data-type='unsigned int' data-ref="496R">R</dfn> : <a class="local col1 ref" href="#481RetRegs" title='RetRegs' data-ref="481RetRegs">RetRegs</a>)</td></tr>
<tr><th id="2181">2181</th><td>    <a class="local col5 ref" href="#495MIB" title='MIB' data-ref="495MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#496R" title='R' data-ref="496R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="2182">2182</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2183">2183</th><td>}</td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb" title='(anonymous namespace)::ARMFastISel::ARMSelectCallOp' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMSelectCallOp(bool UseReg)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb">ARMSelectCallOp</dfn>(<em>bool</em> <dfn class="local col7 decl" id="497UseReg" title='UseReg' data-type='bool' data-ref="497UseReg">UseReg</dfn>) {</td></tr>
<tr><th id="2186">2186</th><td>  <b>if</b> (UseReg)</td></tr>
<tr><th id="2187">2187</th><td>    <b>return</b> isThumb2 ? ARM::<span class='error' title="no member named &apos;tBLXr&apos; in namespace &apos;llvm::ARM&apos;">tBLXr</span> : ARM::<span class='error' title="no member named &apos;BLX&apos; in namespace &apos;llvm::ARM&apos;">BLX</span>;</td></tr>
<tr><th id="2188">2188</th><td>  <b>else</b></td></tr>
<tr><th id="2189">2189</th><td>    <b>return</b> isThumb2 ? ARM::<span class='error' title="no member named &apos;tBL&apos; in namespace &apos;llvm::ARM&apos;">tBL</span> : ARM::<span class='error' title="no member named &apos;BL&apos; in namespace &apos;llvm::ARM&apos;">BL</span>;</td></tr>
<tr><th id="2190">2190</th><td>}</td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE" title='(anonymous namespace)::ARMFastISel::getLibcallReg' data-type='unsigned int (anonymous namespace)::ARMFastISel::getLibcallReg(const llvm::Twine &amp; Name)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE">getLibcallReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a> &amp;<dfn class="local col8 decl" id="498Name" title='Name' data-type='const llvm::Twine &amp;' data-ref="498Name">Name</dfn>) {</td></tr>
<tr><th id="2193">2193</th><td>  <i>// Manually compute the global's type to avoid building it when unnecessary.</i></td></tr>
<tr><th id="2194">2194</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col9 decl" id="499GVTy" title='GVTy' data-type='llvm::Type *' data-ref="499GVTy">GVTy</dfn> = <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type13getInt32PtrTyERNS_11LLVMContextEj" title='llvm::Type::getInt32PtrTy' data-ref="_ZN4llvm4Type13getInt32PtrTyERNS_11LLVMContextEj">getInt32PtrTy</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a></span>, <i>/*AS=*/</i><var>0</var>);</td></tr>
<tr><th id="2195">2195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col0 decl" id="500LCREVT" title='LCREVT' data-type='llvm::EVT' data-ref="500LCREVT">LCREVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col9 ref" href="#499GVTy" title='GVTy' data-ref="499GVTy">GVTy</a>);</td></tr>
<tr><th id="2196">2196</th><td>  <b>if</b> (!<a class="local col0 ref" href="#500LCREVT" title='LCREVT' data-ref="500LCREVT">LCREVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td>  <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="501GV" title='GV' data-type='llvm::GlobalValue *' data-ref="501GV">GV</dfn> = <b>new</b> <a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable">GlobalVariable</a><a class="ref" href="../../../include/llvm/IR/GlobalVariable.h.html#_ZN4llvm14GlobalVariableC1ERNS_6ModuleEPNS_4TypeEbNS_11GlobalValue12LinkageTypesEPNS_8ConstantERKNS_5TwineEPS0_NS5_15ThreadLocalModeEjb" title='llvm::GlobalVariable::GlobalVariable' data-ref="_ZN4llvm14GlobalVariableC1ERNS_6ModuleEPNS_4TypeEbNS_11GlobalValue12LinkageTypesEPNS_8ConstantERKNS_5TwineEPS0_NS5_15ThreadLocalModeEjb">(</a><a class="tu member" href="#(anonymousnamespace)::ARMFastISel::M" title='(anonymous namespace)::ARMFastISel::M' data-use='a' data-ref="(anonymousnamespace)::ARMFastISel::M">M</a>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a></span>), <b>false</b>,</td></tr>
<tr><th id="2199">2199</th><td>                                       <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>::<a class="enum" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue::LinkageTypes::ExternalLinkage" title='llvm::GlobalValue::LinkageTypes::ExternalLinkage' data-ref="llvm::GlobalValue::LinkageTypes::ExternalLinkage">ExternalLinkage</a>, <b>nullptr</b>,</td></tr>
<tr><th id="2200">2200</th><td>                                       <a class="local col8 ref" href="#498Name" title='Name' data-ref="498Name">Name</a>);</td></tr>
<tr><th id="2201">2201</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GV-&gt;getType() == GVTy &amp;&amp; &quot;We miscomputed the type for the global!&quot;) ? void (0) : __assert_fail (&quot;GV-&gt;getType() == GVTy &amp;&amp; \&quot;We miscomputed the type for the global!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2201, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#501GV" title='GV' data-ref="501GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>() == <a class="local col9 ref" href="#499GVTy" title='GVTy' data-ref="499GVTy">GVTy</a> &amp;&amp; <q>"We miscomputed the type for the global!"</q>);</td></tr>
<tr><th id="2202">2202</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMMaterializeGV' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMMaterializeGVEPKN4llvm11GlobalValueENS1_3MVTE">ARMMaterializeGV</a>(<a class="local col1 ref" href="#501GV" title='GV' data-ref="501GV">GV</a>, <a class="local col0 ref" href="#500LCREVT" title='LCREVT' data-ref="500LCREVT">LCREVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>());</td></tr>
<tr><th id="2203">2203</th><td>}</td></tr>
<tr><th id="2204">2204</th><td></td></tr>
<tr><th id="2205">2205</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// A quick function that will emit a call for a named libcall in F with the</i></td></tr>
<tr><th id="2206">2206</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// vector of passed arguments for the Instruction in I. We can assume that we</i></td></tr>
<tr><th id="2207">2207</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// can emit a call for any libcall we can produce. This is an abridged version</i></td></tr>
<tr><th id="2208">2208</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// of the full call infrastructure since we won't need to worry about things</i></td></tr>
<tr><th id="2209">2209</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// like computed function pointers or strange arguments at call sites.</i></td></tr>
<tr><th id="2210">2210</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// TODO: Try to unify this and the normal call bits for ARM, then try to unify</i></td></tr>
<tr><th id="2211">2211</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">// with X86.</i></td></tr>
<tr><th id="2212">2212</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE" title='(anonymous namespace)::ARMFastISel::ARMEmitLibcall' data-type='bool (anonymous namespace)::ARMFastISel::ARMEmitLibcall(const llvm::Instruction * I, RTLIB::Libcall Call)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMEmitLibcallEPKN4llvm11InstructionENS1_5RTLIB7LibcallE">ARMEmitLibcall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="502I" title='I' data-type='const llvm::Instruction *' data-ref="502I">I</dfn>, <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall">Libcall</a> <dfn class="local col3 decl" id="503Call" title='Call' data-type='RTLIB::Libcall' data-ref="503Call">Call</dfn>) {</td></tr>
<tr><th id="2213">2213</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="504CC" title='CC' data-type='CallingConv::ID' data-ref="504CC">CC</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE">getLibcallCallingConv</a>(<a class="local col3 ref" href="#503Call" title='Call' data-ref="503Call">Call</a>);</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>  <i>// Handle *simple* calls for now.</i></td></tr>
<tr><th id="2216">2216</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="505RetTy" title='RetTy' data-type='llvm::Type *' data-ref="505RetTy">RetTy</dfn> = <a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2217">2217</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="506RetVT" title='RetVT' data-type='llvm::MVT' data-ref="506RetVT">RetVT</dfn>;</td></tr>
<tr><th id="2218">2218</th><td>  <b>if</b> (<a class="local col5 ref" href="#505RetTy" title='RetTy' data-ref="505RetTy">RetTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>())</td></tr>
<tr><th id="2219">2219</th><td>    <a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a>;</td></tr>
<tr><th id="2220">2220</th><td>  <b>else</b> <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col5 ref" href="#505RetTy" title='RetTy' data-ref="505RetTy">RetTy</a>, <span class='refarg'><a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a></span>))</td></tr>
<tr><th id="2221">2221</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>  <i>// Can't handle non-double multi-reg retvals.</i></td></tr>
<tr><th id="2224">2224</th><td>  <b>if</b> (<a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a> &amp;&amp; <a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="2225">2225</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="507RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="507RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="2226">2226</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col8 decl" id="508CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="508CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col4 ref" href="#504CC" title='CC' data-ref="504CC">CC</a>, <b>false</b>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col7 ref" href="#507RVLocs" title='RVLocs' data-ref="507RVLocs">RVLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a>);</td></tr>
<tr><th id="2227">2227</th><td>    <a class="local col8 ref" href="#508CCInfo" title='CCInfo' data-ref="508CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a>, <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</a>(<a class="local col4 ref" href="#504CC" title='CC' data-ref="504CC">CC</a>, <b>true</b>, <b>false</b>));</td></tr>
<tr><th id="2228">2228</th><td>    <b>if</b> (<a class="local col7 ref" href="#507RVLocs" title='RVLocs' data-ref="507RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>2</var> &amp;&amp; <a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="2229">2229</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2230">2230</th><td>  }</td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td>  <i>// Set up the argument vectors.</i></td></tr>
<tr><th id="2233">2233</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="509Args" title='Args' data-type='SmallVector&lt;llvm::Value *, 8&gt;' data-ref="509Args">Args</dfn>;</td></tr>
<tr><th id="2234">2234</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="510ArgRegs" title='ArgRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="510ArgRegs">ArgRegs</dfn>;</td></tr>
<tr><th id="2235">2235</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="511ArgVTs" title='ArgVTs' data-type='SmallVector&lt;llvm::MVT, 8&gt;' data-ref="511ArgVTs">ArgVTs</dfn>;</td></tr>
<tr><th id="2236">2236</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="512ArgFlags" title='ArgFlags' data-type='SmallVector&lt;ISD::ArgFlagsTy, 8&gt;' data-ref="512ArgFlags">ArgFlags</dfn>;</td></tr>
<tr><th id="2237">2237</th><td>  <a class="local col9 ref" href="#509Args" title='Args' data-ref="509Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User14getNumOperandsEv" title='llvm::User::getNumOperands' data-ref="_ZNK4llvm4User14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="2238">2238</th><td>  <a class="local col0 ref" href="#510ArgRegs" title='ArgRegs' data-ref="510ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User14getNumOperandsEv" title='llvm::User::getNumOperands' data-ref="_ZNK4llvm4User14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="2239">2239</th><td>  <a class="local col1 ref" href="#511ArgVTs" title='ArgVTs' data-ref="511ArgVTs">ArgVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User14getNumOperandsEv" title='llvm::User::getNumOperands' data-ref="_ZNK4llvm4User14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="2240">2240</th><td>  <a class="local col2 ref" href="#512ArgFlags" title='ArgFlags' data-ref="512ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User14getNumOperandsEv" title='llvm::User::getNumOperands' data-ref="_ZNK4llvm4User14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="2241">2241</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="513Op" title='Op' data-type='llvm::Value *' data-ref="513Op">Op</dfn> :  <a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User8operandsEv" title='llvm::User::operands' data-ref="_ZNK4llvm4User8operandsEv">operands</a>()) {</td></tr>
<tr><th id="2242">2242</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="514Arg" title='Arg' data-type='unsigned int' data-ref="514Arg">Arg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a>);</td></tr>
<tr><th id="2243">2243</th><td>    <b>if</b> (<a class="local col4 ref" href="#514Arg" title='Arg' data-ref="514Arg">Arg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="515ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="515ArgTy">ArgTy</dfn> = <a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2246">2246</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="516ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="516ArgVT">ArgVT</dfn>;</td></tr>
<tr><th id="2247">2247</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col5 ref" href="#515ArgTy" title='ArgTy' data-ref="515ArgTy">ArgTy</a>, <span class='refarg'><a class="local col6 ref" href="#516ArgVT" title='ArgVT' data-ref="516ArgVT">ArgVT</a></span>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTyC1Ev" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1Ev"></a><dfn class="local col7 decl" id="517Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="517Flags">Flags</dfn>;</td></tr>
<tr><th id="2250">2250</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="518OriginalAlignment" title='OriginalAlignment' data-type='unsigned int' data-ref="518OriginalAlignment">OriginalAlignment</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col5 ref" href="#515ArgTy" title='ArgTy' data-ref="515ArgTy">ArgTy</a>);</td></tr>
<tr><th id="2251">2251</th><td>    <a class="local col7 ref" href="#517Flags" title='Flags' data-ref="517Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj" title='llvm::ISD::ArgFlagsTy::setOrigAlign' data-ref="_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj">setOrigAlign</a>(<a class="local col8 ref" href="#518OriginalAlignment" title='OriginalAlignment' data-ref="518OriginalAlignment">OriginalAlignment</a>);</td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td>    <a class="local col9 ref" href="#509Args" title='Args' data-ref="509Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#513Op" title='Op' data-ref="513Op">Op</a>);</td></tr>
<tr><th id="2254">2254</th><td>    <a class="local col0 ref" href="#510ArgRegs" title='ArgRegs' data-ref="510ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#514Arg" title='Arg' data-ref="514Arg">Arg</a>);</td></tr>
<tr><th id="2255">2255</th><td>    <a class="local col1 ref" href="#511ArgVTs" title='ArgVTs' data-ref="511ArgVTs">ArgVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#516ArgVT" title='ArgVT' data-ref="516ArgVT">ArgVT</a>);</td></tr>
<tr><th id="2256">2256</th><td>    <a class="local col2 ref" href="#512ArgFlags" title='ArgFlags' data-ref="512ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#517Flags" title='Flags' data-ref="517Flags">Flags</a>);</td></tr>
<tr><th id="2257">2257</th><td>  }</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>  <i>// Handle the arguments now that we've gotten them.</i></td></tr>
<tr><th id="2260">2260</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="519RegArgs" title='RegArgs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="519RegArgs">RegArgs</dfn>;</td></tr>
<tr><th id="2261">2261</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="520NumBytes" title='NumBytes' data-type='unsigned int' data-ref="520NumBytes">NumBytes</dfn>;</td></tr>
<tr><th id="2262">2262</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::ARMFastISel::ProcessCallArgs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">ProcessCallArgs</a>(<span class='refarg'><a class="local col9 ref" href="#509Args" title='Args' data-ref="509Args">Args</a></span>, <span class='refarg'><a class="local col0 ref" href="#510ArgRegs" title='ArgRegs' data-ref="510ArgRegs">ArgRegs</a></span>, <span class='refarg'><a class="local col1 ref" href="#511ArgVTs" title='ArgVTs' data-ref="511ArgVTs">ArgVTs</a></span>, <span class='refarg'><a class="local col2 ref" href="#512ArgFlags" title='ArgFlags' data-ref="512ArgFlags">ArgFlags</a></span>,</td></tr>
<tr><th id="2263">2263</th><td>                       <span class='refarg'><a class="local col9 ref" href="#519RegArgs" title='RegArgs' data-ref="519RegArgs">RegArgs</a></span>, <a class="local col4 ref" href="#504CC" title='CC' data-ref="504CC">CC</a>, <span class='refarg'><a class="local col0 ref" href="#520NumBytes" title='NumBytes' data-ref="520NumBytes">NumBytes</a></span>, <b>false</b>))</td></tr>
<tr><th id="2264">2264</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2265">2265</th><td></td></tr>
<tr><th id="2266">2266</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="521CalleeReg" title='CalleeReg' data-type='unsigned int' data-ref="521CalleeReg">CalleeReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2267">2267</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12genLongCallsEv" title='llvm::ARMSubtarget::genLongCalls' data-ref="_ZNK4llvm12ARMSubtarget12genLongCallsEv">genLongCalls</a>()) {</td></tr>
<tr><th id="2268">2268</th><td>    <a class="local col1 ref" href="#521CalleeReg" title='CalleeReg' data-ref="521CalleeReg">CalleeReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE" title='(anonymous namespace)::ARMFastISel::getLibcallReg' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE">getLibcallReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallName' data-ref="_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE">getLibcallName</a>(<a class="local col3 ref" href="#503Call" title='Call' data-ref="503Call">Call</a>));</td></tr>
<tr><th id="2269">2269</th><td>    <b>if</b> (<a class="local col1 ref" href="#521CalleeReg" title='CalleeReg' data-ref="521CalleeReg">CalleeReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2270">2270</th><td>  }</td></tr>
<tr><th id="2271">2271</th><td></td></tr>
<tr><th id="2272">2272</th><td>  <i>// Issue the call.</i></td></tr>
<tr><th id="2273">2273</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="522CallOpc" title='CallOpc' data-type='unsigned int' data-ref="522CallOpc">CallOpc</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb" title='(anonymous namespace)::ARMFastISel::ARMSelectCallOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb">ARMSelectCallOp</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12genLongCallsEv" title='llvm::ARMSubtarget::genLongCalls' data-ref="_ZNK4llvm12ARMSubtarget12genLongCallsEv">genLongCalls</a>());</td></tr>
<tr><th id="2274">2274</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="523MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="523MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>,</td></tr>
<tr><th id="2275">2275</th><td>                                    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#522CallOpc" title='CallOpc' data-ref="522CallOpc">CallOpc</a>));</td></tr>
<tr><th id="2276">2276</th><td>  <i>// BL / BLX don't take a predicate, but tBL / tBLX do.</i></td></tr>
<tr><th id="2277">2277</th><td>  <b>if</b> (isThumb2)</td></tr>
<tr><th id="2278">2278</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2279">2279</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12genLongCallsEv" title='llvm::ARMSubtarget::genLongCalls' data-ref="_ZNK4llvm12ARMSubtarget12genLongCallsEv">genLongCalls</a>())</td></tr>
<tr><th id="2280">2280</th><td>    <a class="local col3 ref" href="#523MIB" title='MIB' data-ref="523MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#521CalleeReg" title='CalleeReg' data-ref="521CalleeReg">CalleeReg</a>);</td></tr>
<tr><th id="2281">2281</th><td>  <b>else</b></td></tr>
<tr><th id="2282">2282</th><td>    <a class="local col3 ref" href="#523MIB" title='MIB' data-ref="523MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallName' data-ref="_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE">getLibcallName</a>(<a class="local col3 ref" href="#503Call" title='Call' data-ref="503Call">Call</a>));</td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td>  <i>// Add implicit physical register uses to the call.</i></td></tr>
<tr><th id="2285">2285</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="524R" title='R' data-type='unsigned int' data-ref="524R">R</dfn> : <a class="local col9 ref" href="#519RegArgs" title='RegArgs' data-ref="519RegArgs">RegArgs</a>)</td></tr>
<tr><th id="2286">2286</th><td>    <a class="local col3 ref" href="#523MIB" title='MIB' data-ref="523MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col4 ref" href="#524R" title='R' data-ref="524R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td>  <i>// Add a register mask with the call-preserved registers.</i></td></tr>
<tr><th id="2289">2289</th><td><i>  // Proper defs for return values will be added by setPhysRegsDeadExcept().</i></td></tr>
<tr><th id="2290">2290</th><td>  <a class="local col3 ref" href="#523MIB" title='MIB' data-ref="523MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col4 ref" href="#504CC" title='CC' data-ref="504CC">CC</a>));</td></tr>
<tr><th id="2291">2291</th><td></td></tr>
<tr><th id="2292">2292</th><td>  <i>// Finish off the call including any return values.</i></td></tr>
<tr><th id="2293">2293</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="525UsedRegs" title='UsedRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="525UsedRegs">UsedRegs</dfn>;</td></tr>
<tr><th id="2294">2294</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb" title='(anonymous namespace)::ARMFastISel::FinishCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb">FinishCall</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#506RetVT" title='RetVT' data-ref="506RetVT">RetVT</a>, <span class='refarg'><a class="local col5 ref" href="#525UsedRegs" title='UsedRegs' data-ref="525UsedRegs">UsedRegs</a></span>, <a class="local col2 ref" href="#502I" title='I' data-ref="502I">I</a>, <a class="local col4 ref" href="#504CC" title='CC' data-ref="504CC">CC</a>, <span class='refarg'><a class="local col0 ref" href="#520NumBytes" title='NumBytes' data-ref="520NumBytes">NumBytes</a></span>, <b>false</b>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2295">2295</th><td></td></tr>
<tr><th id="2296">2296</th><td>  <i>// Set all unused physreg defs as dead.</i></td></tr>
<tr><th id="2297">2297</th><td>  <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#523MIB" title='MIB' data-ref="523MIB">MIB</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::setPhysRegsDeadExcept' data-ref="_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE">setPhysRegsDeadExcept</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#525UsedRegs" title='UsedRegs' data-ref="525UsedRegs">UsedRegs</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</a>);</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2300">2300</th><td>}</td></tr>
<tr><th id="2301">2301</th><td></td></tr>
<tr><th id="2302">2302</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc" title='(anonymous namespace)::ARMFastISel::SelectCall' data-type='bool (anonymous namespace)::ARMFastISel::SelectCall(const llvm::Instruction * I, const char * IntrMemName = nullptr)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc">SelectCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="526I" title='I' data-type='const llvm::Instruction *' data-ref="526I">I</dfn>,</td></tr>
<tr><th id="2303">2303</th><td>                             <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="527IntrMemName" title='IntrMemName' data-type='const char *' data-ref="527IntrMemName">IntrMemName</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="2304">2304</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col8 decl" id="528CI" title='CI' data-type='const llvm::CallInst *' data-ref="528CI">CI</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a>&gt;(<a class="local col6 ref" href="#526I" title='I' data-ref="526I">I</a>);</td></tr>
<tr><th id="2305">2305</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col9 decl" id="529Callee" title='Callee' data-type='const llvm::Value *' data-ref="529Callee">Callee</dfn> = <a class="local col8 ref" href="#528CI" title='CI' data-ref="528CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase14getCalledValueEv" title='llvm::CallBase::getCalledValue' data-ref="_ZNK4llvm8CallBase14getCalledValueEv">getCalledValue</a>();</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>  <i>// Can't handle inline asm.</i></td></tr>
<tr><th id="2308">2308</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>&gt;(<a class="local col9 ref" href="#529Callee" title='Callee' data-ref="529Callee">Callee</a>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2309">2309</th><td></td></tr>
<tr><th id="2310">2310</th><td>  <i>// Allow SelectionDAG isel to handle tail calls.</i></td></tr>
<tr><th id="2311">2311</th><td>  <b>if</b> (<a class="local col8 ref" href="#528CI" title='CI' data-ref="528CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8CallInst10isTailCallEv" title='llvm::CallInst::isTailCall' data-ref="_ZNK4llvm8CallInst10isTailCallEv">isTailCall</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td>  <i>// Check the calling convention.</i></td></tr>
<tr><th id="2314">2314</th><td>  <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col0 decl" id="530CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="530CS">CS</dfn><a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZN4llvm17ImmutableCallSiteC1EPKNS_8CallInstE" title='llvm::ImmutableCallSite::ImmutableCallSite' data-ref="_ZN4llvm17ImmutableCallSiteC1EPKNS_8CallInstE">(</a><a class="local col8 ref" href="#528CI" title='CI' data-ref="528CI">CI</a>);</td></tr>
<tr><th id="2315">2315</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="531CC" title='CC' data-type='CallingConv::ID' data-ref="531CC">CC</dfn> = <a class="local col0 ref" href="#530CS" title='CS' data-ref="530CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getCallingConvEv" title='llvm::CallSiteBase::getCallingConv' data-ref="_ZNK4llvm12CallSiteBase14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td>  <i>// TODO: Avoid some calling conventions?</i></td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>  <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FunctionType" title='llvm::FunctionType' data-ref="llvm::FunctionType">FunctionType</a> *<dfn class="local col2 decl" id="532FTy" title='FTy' data-type='llvm::FunctionType *' data-ref="532FTy">FTy</dfn> = <a class="local col0 ref" href="#530CS" title='CS' data-ref="530CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase15getFunctionTypeEv" title='llvm::CallSiteBase::getFunctionType' data-ref="_ZNK4llvm12CallSiteBase15getFunctionTypeEv">getFunctionType</a>();</td></tr>
<tr><th id="2320">2320</th><td>  <em>bool</em> <dfn class="local col3 decl" id="533isVarArg" title='isVarArg' data-type='bool' data-ref="533isVarArg">isVarArg</dfn> = <a class="local col2 ref" href="#532FTy" title='FTy' data-ref="532FTy">FTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm12FunctionType8isVarArgEv" title='llvm::FunctionType::isVarArg' data-ref="_ZNK4llvm12FunctionType8isVarArgEv">isVarArg</a>();</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td>  <i>// Handle *simple* calls for now.</i></td></tr>
<tr><th id="2323">2323</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="534RetTy" title='RetTy' data-type='llvm::Type *' data-ref="534RetTy">RetTy</dfn> = <a class="local col6 ref" href="#526I" title='I' data-ref="526I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2324">2324</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="535RetVT" title='RetVT' data-type='llvm::MVT' data-ref="535RetVT">RetVT</dfn>;</td></tr>
<tr><th id="2325">2325</th><td>  <b>if</b> (<a class="local col4 ref" href="#534RetTy" title='RetTy' data-ref="534RetTy">RetTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>())</td></tr>
<tr><th id="2326">2326</th><td>    <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a>;</td></tr>
<tr><th id="2327">2327</th><td>  <b>else</b> <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col4 ref" href="#534RetTy" title='RetTy' data-ref="534RetTy">RetTy</a>, <span class='refarg'><a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a></span>) &amp;&amp; <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="2328">2328</th><td>           <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>  &amp;&amp; <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2329">2329</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2330">2330</th><td></td></tr>
<tr><th id="2331">2331</th><td>  <i>// Can't handle non-double multi-reg retvals.</i></td></tr>
<tr><th id="2332">2332</th><td>  <b>if</b> (<a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::isVoid" title='llvm::MVT::SimpleValueType::isVoid' data-ref="llvm::MVT::SimpleValueType::isVoid">isVoid</a> &amp;&amp; <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a> &amp;&amp; <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp;</td></tr>
<tr><th id="2333">2333</th><td>      <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>) {</td></tr>
<tr><th id="2334">2334</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="536RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="536RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="2335">2335</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> <dfn class="local col7 decl" id="537CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="537CCInfo">CCInfo</dfn><a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col1 ref" href="#531CC" title='CC' data-ref="531CC">CC</a>, <a class="local col3 ref" href="#533isVarArg" title='isVarArg' data-ref="533isVarArg">isVarArg</a>, *<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col6 ref" href="#536RVLocs" title='RVLocs' data-ref="536RVLocs">RVLocs</a>, *<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Context" title='(anonymous namespace)::ARMFastISel::Context' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Context">Context</a>);</td></tr>
<tr><th id="2336">2336</th><td>    <a class="local col7 ref" href="#537CCInfo" title='CCInfo' data-ref="537CCInfo">CCInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a>, <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb" title='(anonymous namespace)::ARMFastISel::CCAssignFnForCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17CCAssignFnForCallEjbb">CCAssignFnForCall</a>(<a class="local col1 ref" href="#531CC" title='CC' data-ref="531CC">CC</a>, <b>true</b>, <a class="local col3 ref" href="#533isVarArg" title='isVarArg' data-ref="533isVarArg">isVarArg</a>));</td></tr>
<tr><th id="2337">2337</th><td>    <b>if</b> (<a class="local col6 ref" href="#536RVLocs" title='RVLocs' data-ref="536RVLocs">RVLocs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>2</var> &amp;&amp; <a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a>)</td></tr>
<tr><th id="2338">2338</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2339">2339</th><td>  }</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td>  <i>// Set up the argument vectors.</i></td></tr>
<tr><th id="2342">2342</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a>*, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="538Args" title='Args' data-type='SmallVector&lt;llvm::Value *, 8&gt;' data-ref="538Args">Args</dfn>;</td></tr>
<tr><th id="2343">2343</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="539ArgRegs" title='ArgRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="539ArgRegs">ArgRegs</dfn>;</td></tr>
<tr><th id="2344">2344</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="540ArgVTs" title='ArgVTs' data-type='SmallVector&lt;llvm::MVT, 8&gt;' data-ref="540ArgVTs">ArgVTs</dfn>;</td></tr>
<tr><th id="2345">2345</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="541ArgFlags" title='ArgFlags' data-type='SmallVector&lt;ISD::ArgFlagsTy, 8&gt;' data-ref="541ArgFlags">ArgFlags</dfn>;</td></tr>
<tr><th id="2346">2346</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="542arg_size" title='arg_size' data-type='unsigned int' data-ref="542arg_size">arg_size</dfn> = <a class="local col0 ref" href="#530CS" title='CS' data-ref="530CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase8arg_sizeEv" title='llvm::CallSiteBase::arg_size' data-ref="_ZNK4llvm12CallSiteBase8arg_sizeEv">arg_size</a>();</td></tr>
<tr><th id="2347">2347</th><td>  <a class="local col8 ref" href="#538Args" title='Args' data-ref="538Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#542arg_size" title='arg_size' data-ref="542arg_size">arg_size</a>);</td></tr>
<tr><th id="2348">2348</th><td>  <a class="local col9 ref" href="#539ArgRegs" title='ArgRegs' data-ref="539ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#542arg_size" title='arg_size' data-ref="542arg_size">arg_size</a>);</td></tr>
<tr><th id="2349">2349</th><td>  <a class="local col0 ref" href="#540ArgVTs" title='ArgVTs' data-ref="540ArgVTs">ArgVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#542arg_size" title='arg_size' data-ref="542arg_size">arg_size</a>);</td></tr>
<tr><th id="2350">2350</th><td>  <a class="local col1 ref" href="#541ArgFlags" title='ArgFlags' data-ref="541ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">reserve</a>(<a class="local col2 ref" href="#542arg_size" title='arg_size' data-ref="542arg_size">arg_size</a>);</td></tr>
<tr><th id="2351">2351</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a>::<a class="typedef" href="../../../include/llvm/IR/CallSite.h.html#llvm::CallSiteBase{constllvm::Function,constllvm::BasicBlock,constllvm::Value,constllvm::User,constllvm::Use,constllvm::Instruction,constllvm::CallIns5388757" title='llvm::CallSiteBase&lt;const llvm::Function, const llvm::BasicBlock, const llvm::Value, const llvm::User, const llvm::Use, const llvm::Instruction, const llvm::CallInst, const llvm::InvokeInst, const llvm::CallBrInst, const llvm::Use *&gt;::arg_iterator' data-type='const llvm::Use *' data-ref="llvm::CallSiteBase{constllvm::Function,constllvm::BasicBlock,constllvm::Value,constllvm::User,constllvm::Use,constllvm::Instruction,constllvm::CallIns5388757">arg_iterator</a> <dfn class="local col3 decl" id="543i" title='i' data-type='ImmutableCallSite::arg_iterator' data-ref="543i">i</dfn> = <a class="local col0 ref" href="#530CS" title='CS' data-ref="530CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase9arg_beginEv" title='llvm::CallSiteBase::arg_begin' data-ref="_ZNK4llvm12CallSiteBase9arg_beginEv">arg_begin</a>(), <dfn class="local col4 decl" id="544e" title='e' data-type='ImmutableCallSite::arg_iterator' data-ref="544e">e</dfn> = <a class="local col0 ref" href="#530CS" title='CS' data-ref="530CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase7arg_endEv" title='llvm::CallSiteBase::arg_end' data-ref="_ZNK4llvm12CallSiteBase7arg_endEv">arg_end</a>();</td></tr>
<tr><th id="2352">2352</th><td>       <a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a> != <a class="local col4 ref" href="#544e" title='e' data-ref="544e">e</a>; ++<a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a>) {</td></tr>
<tr><th id="2353">2353</th><td>    <i>// If we're lowering a memory intrinsic instead of a regular call, skip the</i></td></tr>
<tr><th id="2354">2354</th><td><i>    // last argument, which shouldn't be passed to the underlying function.</i></td></tr>
<tr><th id="2355">2355</th><td>    <b>if</b> (<a class="local col7 ref" href="#527IntrMemName" title='IntrMemName' data-ref="527IntrMemName">IntrMemName</a> &amp;&amp; <a class="local col4 ref" href="#544e" title='e' data-ref="544e">e</a> - <a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a> &lt;= <var>1</var>)</td></tr>
<tr><th id="2356">2356</th><td>      <b>break</b>;</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <a class="ref fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTyC1Ev" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1Ev"></a><dfn class="local col5 decl" id="545Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="545Flags">Flags</dfn>;</td></tr>
<tr><th id="2359">2359</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="546ArgIdx" title='ArgIdx' data-type='unsigned int' data-ref="546ArgIdx">ArgIdx</dfn> = <a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a> - <a class="local col0 ref" href="#530CS" title='CS' data-ref="530CS">CS</a>.<a class="ref" href="../../../include/llvm/IR/CallSite.h.html#_ZNK4llvm12CallSiteBase9arg_beginEv" title='llvm::CallSiteBase::arg_begin' data-ref="_ZNK4llvm12CallSiteBase9arg_beginEv">arg_begin</a>();</td></tr>
<tr><th id="2360">2360</th><td>    <b>if</b> (CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;SExt&apos; in &apos;llvm::Attribute&apos;">SExt</span>))</td></tr>
<tr><th id="2361">2361</th><td>      <a class="local col5 ref" href="#545Flags" title='Flags' data-ref="545Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy7setSExtEv" title='llvm::ISD::ArgFlagsTy::setSExt' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setSExtEv">setSExt</a>();</td></tr>
<tr><th id="2362">2362</th><td>    <b>if</b> (CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;ZExt&apos; in &apos;llvm::Attribute&apos;">ZExt</span>))</td></tr>
<tr><th id="2363">2363</th><td>      <a class="local col5 ref" href="#545Flags" title='Flags' data-ref="545Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy7setZExtEv" title='llvm::ISD::ArgFlagsTy::setZExt' data-ref="_ZN4llvm3ISD10ArgFlagsTy7setZExtEv">setZExt</a>();</td></tr>
<tr><th id="2364">2364</th><td></td></tr>
<tr><th id="2365">2365</th><td>    <i>// FIXME: Only handle *easy* calls for now.</i></td></tr>
<tr><th id="2366">2366</th><td>    <b>if</b> (CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>) ||</td></tr>
<tr><th id="2367">2367</th><td>        CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;StructRet&apos; in &apos;llvm::Attribute&apos;">StructRet</span>) ||</td></tr>
<tr><th id="2368">2368</th><td>        CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;SwiftSelf&apos; in &apos;llvm::Attribute&apos;">SwiftSelf</span>) ||</td></tr>
<tr><th id="2369">2369</th><td>        CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>) ||</td></tr>
<tr><th id="2370">2370</th><td>        CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;Nest&apos; in &apos;llvm::Attribute&apos;">Nest</span>) ||</td></tr>
<tr><th id="2371">2371</th><td>        CS.paramHasAttr(ArgIdx, Attribute::<span class='error' title="no member named &apos;ByVal&apos; in &apos;llvm::Attribute&apos;">ByVal</span>))</td></tr>
<tr><th id="2372">2372</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2373">2373</th><td></td></tr>
<tr><th id="2374">2374</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="547ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="547ArgTy">ArgTy</dfn> = (*<a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a>)<a class="ref" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UseptEv" title='llvm::Use::operator-&gt;' data-ref="_ZNK4llvm3UseptEv">-&gt;</a><a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2375">2375</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="548ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="548ArgVT">ArgVT</dfn>;</td></tr>
<tr><th id="2376">2376</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col7 ref" href="#547ArgTy" title='ArgTy' data-ref="547ArgTy">ArgTy</a>, <span class='refarg'><a class="local col8 ref" href="#548ArgVT" title='ArgVT' data-ref="548ArgVT">ArgVT</a></span>) &amp;&amp; <a class="local col8 ref" href="#548ArgVT" title='ArgVT' data-ref="548ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col8 ref" href="#548ArgVT" title='ArgVT' data-ref="548ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp;</td></tr>
<tr><th id="2377">2377</th><td>        <a class="local col8 ref" href="#548ArgVT" title='ArgVT' data-ref="548ArgVT">ArgVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2378">2378</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="549Arg" title='Arg' data-type='unsigned int' data-ref="549Arg">Arg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="ref fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv"></a>*<a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a>);</td></tr>
<tr><th id="2381">2381</th><td>    <b>if</b> (<a class="local col9 ref" href="#549Arg" title='Arg' data-ref="549Arg">Arg</a> == <var>0</var>)</td></tr>
<tr><th id="2382">2382</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="550OriginalAlignment" title='OriginalAlignment' data-type='unsigned int' data-ref="550OriginalAlignment">OriginalAlignment</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>.<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlignment' data-ref="_ZNK4llvm10DataLayout19getABITypeAlignmentEPNS_4TypeE">getABITypeAlignment</a>(<a class="local col7 ref" href="#547ArgTy" title='ArgTy' data-ref="547ArgTy">ArgTy</a>);</td></tr>
<tr><th id="2385">2385</th><td>    <a class="local col5 ref" href="#545Flags" title='Flags' data-ref="545Flags">Flags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj" title='llvm::ISD::ArgFlagsTy::setOrigAlign' data-ref="_ZN4llvm3ISD10ArgFlagsTy12setOrigAlignEj">setOrigAlign</a>(<a class="local col0 ref" href="#550OriginalAlignment" title='OriginalAlignment' data-ref="550OriginalAlignment">OriginalAlignment</a>);</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td>    <a class="local col8 ref" href="#538Args" title='Args' data-ref="538Args">Args</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv"></a>*<a class="local col3 ref" href="#543i" title='i' data-ref="543i">i</a>);</td></tr>
<tr><th id="2388">2388</th><td>    <a class="local col9 ref" href="#539ArgRegs" title='ArgRegs' data-ref="539ArgRegs">ArgRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#549Arg" title='Arg' data-ref="549Arg">Arg</a>);</td></tr>
<tr><th id="2389">2389</th><td>    <a class="local col0 ref" href="#540ArgVTs" title='ArgVTs' data-ref="540ArgVTs">ArgVTs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#548ArgVT" title='ArgVT' data-ref="548ArgVT">ArgVT</a>);</td></tr>
<tr><th id="2390">2390</th><td>    <a class="local col1 ref" href="#541ArgFlags" title='ArgFlags' data-ref="541ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#545Flags" title='Flags' data-ref="545Flags">Flags</a>);</td></tr>
<tr><th id="2391">2391</th><td>  }</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>  <i>// Handle the arguments now that we've gotten them.</i></td></tr>
<tr><th id="2394">2394</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="551RegArgs" title='RegArgs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="551RegArgs">RegArgs</dfn>;</td></tr>
<tr><th id="2395">2395</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="552NumBytes" title='NumBytes' data-type='unsigned int' data-ref="552NumBytes">NumBytes</dfn>;</td></tr>
<tr><th id="2396">2396</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb" title='(anonymous namespace)::ARMFastISel::ProcessCallArgs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb">ProcessCallArgs</a>(<span class='refarg'><a class="local col8 ref" href="#538Args" title='Args' data-ref="538Args">Args</a></span>, <span class='refarg'><a class="local col9 ref" href="#539ArgRegs" title='ArgRegs' data-ref="539ArgRegs">ArgRegs</a></span>, <span class='refarg'><a class="local col0 ref" href="#540ArgVTs" title='ArgVTs' data-ref="540ArgVTs">ArgVTs</a></span>, <span class='refarg'><a class="local col1 ref" href="#541ArgFlags" title='ArgFlags' data-ref="541ArgFlags">ArgFlags</a></span>,</td></tr>
<tr><th id="2397">2397</th><td>                       <span class='refarg'><a class="local col1 ref" href="#551RegArgs" title='RegArgs' data-ref="551RegArgs">RegArgs</a></span>, <a class="local col1 ref" href="#531CC" title='CC' data-ref="531CC">CC</a>, <span class='refarg'><a class="local col2 ref" href="#552NumBytes" title='NumBytes' data-ref="552NumBytes">NumBytes</a></span>, <a class="local col3 ref" href="#533isVarArg" title='isVarArg' data-ref="533isVarArg">isVarArg</a>))</td></tr>
<tr><th id="2398">2398</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td>  <em>bool</em> <dfn class="local col3 decl" id="553UseReg" title='UseReg' data-type='bool' data-ref="553UseReg">UseReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="2401">2401</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="554GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="554GV">GV</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col9 ref" href="#529Callee" title='Callee' data-ref="529Callee">Callee</a>);</td></tr>
<tr><th id="2402">2402</th><td>  <b>if</b> (!<a class="local col4 ref" href="#554GV" title='GV' data-ref="554GV">GV</a> || <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12genLongCallsEv" title='llvm::ARMSubtarget::genLongCalls' data-ref="_ZNK4llvm12ARMSubtarget12genLongCallsEv">genLongCalls</a>()) <a class="local col3 ref" href="#553UseReg" title='UseReg' data-ref="553UseReg">UseReg</a> = <b>true</b>;</td></tr>
<tr><th id="2403">2403</th><td></td></tr>
<tr><th id="2404">2404</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="555CalleeReg" title='CalleeReg' data-type='unsigned int' data-ref="555CalleeReg">CalleeReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2405">2405</th><td>  <b>if</b> (<a class="local col3 ref" href="#553UseReg" title='UseReg' data-ref="553UseReg">UseReg</a>) {</td></tr>
<tr><th id="2406">2406</th><td>    <b>if</b> (<a class="local col7 ref" href="#527IntrMemName" title='IntrMemName' data-ref="527IntrMemName">IntrMemName</a>)</td></tr>
<tr><th id="2407">2407</th><td>      <a class="local col5 ref" href="#555CalleeReg" title='CalleeReg' data-ref="555CalleeReg">CalleeReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE" title='(anonymous namespace)::ARMFastISel::getLibcallReg' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13getLibcallRegERKN4llvm5TwineE">getLibcallReg</a>(<a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><a class="local col7 ref" href="#527IntrMemName" title='IntrMemName' data-ref="527IntrMemName">IntrMemName</a>);</td></tr>
<tr><th id="2408">2408</th><td>    <b>else</b></td></tr>
<tr><th id="2409">2409</th><td>      <a class="local col5 ref" href="#555CalleeReg" title='CalleeReg' data-ref="555CalleeReg">CalleeReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#529Callee" title='Callee' data-ref="529Callee">Callee</a>);</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>    <b>if</b> (<a class="local col5 ref" href="#555CalleeReg" title='CalleeReg' data-ref="555CalleeReg">CalleeReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2412">2412</th><td>  }</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>  <i>// Issue the call.</i></td></tr>
<tr><th id="2415">2415</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="556CallOpc" title='CallOpc' data-type='unsigned int' data-ref="556CallOpc">CallOpc</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb" title='(anonymous namespace)::ARMFastISel::ARMSelectCallOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15ARMSelectCallOpEb">ARMSelectCallOp</a>(<a class="local col3 ref" href="#553UseReg" title='UseReg' data-ref="553UseReg">UseReg</a>);</td></tr>
<tr><th id="2416">2416</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="557MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="557MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>,</td></tr>
<tr><th id="2417">2417</th><td>                                    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#556CallOpc" title='CallOpc' data-ref="556CallOpc">CallOpc</a>));</td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td>  <i>// ARM calls don't take a predicate, but tBL / tBLX do.</i></td></tr>
<tr><th id="2420">2420</th><td>  <b>if</b>(isThumb2)</td></tr>
<tr><th id="2421">2421</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2422">2422</th><td>  <b>if</b> (<a class="local col3 ref" href="#553UseReg" title='UseReg' data-ref="553UseReg">UseReg</a>)</td></tr>
<tr><th id="2423">2423</th><td>    <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#555CalleeReg" title='CalleeReg' data-ref="555CalleeReg">CalleeReg</a>);</td></tr>
<tr><th id="2424">2424</th><td>  <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#527IntrMemName" title='IntrMemName' data-ref="527IntrMemName">IntrMemName</a>)</td></tr>
<tr><th id="2425">2425</th><td>    <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElh">addGlobalAddress</a>(<a class="local col4 ref" href="#554GV" title='GV' data-ref="554GV">GV</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2426">2426</th><td>  <b>else</b></td></tr>
<tr><th id="2427">2427</th><td>    <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKch">addExternalSymbol</a>(<a class="local col7 ref" href="#527IntrMemName" title='IntrMemName' data-ref="527IntrMemName">IntrMemName</a>, <var>0</var>);</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>  <i>// Add implicit physical register uses to the call.</i></td></tr>
<tr><th id="2430">2430</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="558R" title='R' data-type='unsigned int' data-ref="558R">R</dfn> : <a class="local col1 ref" href="#551RegArgs" title='RegArgs' data-ref="551RegArgs">RegArgs</a>)</td></tr>
<tr><th id="2431">2431</th><td>    <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col8 ref" href="#558R" title='R' data-ref="558R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>  <i>// Add a register mask with the call-preserved registers.</i></td></tr>
<tr><th id="2434">2434</th><td><i>  // Proper defs for return values will be added by setPhysRegsDeadExcept().</i></td></tr>
<tr><th id="2435">2435</th><td>  <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>, <a class="local col1 ref" href="#531CC" title='CC' data-ref="531CC">CC</a>));</td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td>  <i>// Finish off the call including any return values.</i></td></tr>
<tr><th id="2438">2438</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="559UsedRegs" title='UsedRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="559UsedRegs">UsedRegs</dfn>;</td></tr>
<tr><th id="2439">2439</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb" title='(anonymous namespace)::ARMFastISel::FinishCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10FinishCallEN4llvm3MVTERNS1_15SmallVectorImplIjEEPKNS1_11InstructionEjRjb">FinishCall</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#535RetVT" title='RetVT' data-ref="535RetVT">RetVT</a>, <span class='refarg'><a class="local col9 ref" href="#559UsedRegs" title='UsedRegs' data-ref="559UsedRegs">UsedRegs</a></span>, <a class="local col6 ref" href="#526I" title='I' data-ref="526I">I</a>, <a class="local col1 ref" href="#531CC" title='CC' data-ref="531CC">CC</a>, <span class='refarg'><a class="local col2 ref" href="#552NumBytes" title='NumBytes' data-ref="552NumBytes">NumBytes</a></span>, <a class="local col3 ref" href="#533isVarArg" title='isVarArg' data-ref="533isVarArg">isVarArg</a>))</td></tr>
<tr><th id="2440">2440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td>  <i>// Set all unused physreg defs as dead.</i></td></tr>
<tr><th id="2443">2443</th><td>  <b>static_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB">MIB</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::setPhysRegsDeadExcept' data-ref="_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE">setPhysRegsDeadExcept</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col9 ref" href="#559UsedRegs" title='UsedRegs' data-ref="559UsedRegs">UsedRegs</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</a>);</td></tr>
<tr><th id="2444">2444</th><td></td></tr>
<tr><th id="2445">2445</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2446">2446</th><td>}</td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel16ARMIsMemCpySmallEm" title='(anonymous namespace)::ARMFastISel::ARMIsMemCpySmall' data-type='bool (anonymous namespace)::ARMFastISel::ARMIsMemCpySmall(uint64_t Len)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMIsMemCpySmallEm">ARMIsMemCpySmall</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="560Len" title='Len' data-type='uint64_t' data-ref="560Len">Len</dfn>) {</td></tr>
<tr><th id="2449">2449</th><td>  <b>return</b> <a class="local col0 ref" href="#560Len" title='Len' data-ref="560Len">Len</a> &lt;= <var>16</var>;</td></tr>
<tr><th id="2450">2450</th><td>}</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel21ARMTryEmitSmallMemCpyENS_7AddressES1_mj" title='(anonymous namespace)::ARMFastISel::ARMTryEmitSmallMemCpy' data-type='bool (anonymous namespace)::ARMFastISel::ARMTryEmitSmallMemCpy((anonymous namespace)::Address Dest, (anonymous namespace)::Address Src, uint64_t Len, unsigned int Alignment)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel21ARMTryEmitSmallMemCpyENS_7AddressES1_mj">ARMTryEmitSmallMemCpy</dfn>(<a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <dfn class="local col1 decl" id="561Dest" title='Dest' data-type='(anonymous namespace)::Address' data-ref="561Dest">Dest</dfn>, <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <dfn class="local col2 decl" id="562Src" title='Src' data-type='(anonymous namespace)::Address' data-ref="562Src">Src</dfn>,</td></tr>
<tr><th id="2453">2453</th><td>                                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="563Len" title='Len' data-type='uint64_t' data-ref="563Len">Len</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="564Alignment" title='Alignment' data-type='unsigned int' data-ref="564Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="2454">2454</th><td>  <i>// Make sure we don't bloat code by inlining very large memcpy's.</i></td></tr>
<tr><th id="2455">2455</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16ARMIsMemCpySmallEm" title='(anonymous namespace)::ARMFastISel::ARMIsMemCpySmall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16ARMIsMemCpySmallEm">ARMIsMemCpySmall</a>(<a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a>))</td></tr>
<tr><th id="2456">2456</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <b>while</b> (<a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a>) {</td></tr>
<tr><th id="2459">2459</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="565VT" title='VT' data-type='llvm::MVT' data-ref="565VT">VT</dfn>;</td></tr>
<tr><th id="2460">2460</th><td>    <b>if</b> (!<a class="local col4 ref" href="#564Alignment" title='Alignment' data-ref="564Alignment">Alignment</a> || <a class="local col4 ref" href="#564Alignment" title='Alignment' data-ref="564Alignment">Alignment</a> &gt;= <var>4</var>) {</td></tr>
<tr><th id="2461">2461</th><td>      <b>if</b> (<a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="2462">2462</th><td>        <a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="2463">2463</th><td>      <b>else</b> <b>if</b> (<a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a> &gt;= <var>2</var>)</td></tr>
<tr><th id="2464">2464</th><td>        <a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>;</td></tr>
<tr><th id="2465">2465</th><td>      <b>else</b> {</td></tr>
<tr><th id="2466">2466</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Len == 1 &amp;&amp; &quot;Expected a length of 1!&quot;) ? void (0) : __assert_fail (&quot;Len == 1 &amp;&amp; \&quot;Expected a length of 1!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2466, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a> == <var>1</var> &amp;&amp; <q>"Expected a length of 1!"</q>);</td></tr>
<tr><th id="2467">2467</th><td>        <a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="2468">2468</th><td>      }</td></tr>
<tr><th id="2469">2469</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2470">2470</th><td>      <i>// Bound based on alignment.</i></td></tr>
<tr><th id="2471">2471</th><td>      <b>if</b> (<a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a> &gt;= <var>2</var> &amp;&amp; <a class="local col4 ref" href="#564Alignment" title='Alignment' data-ref="564Alignment">Alignment</a> == <var>2</var>)</td></tr>
<tr><th id="2472">2472</th><td>        <a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>;</td></tr>
<tr><th id="2473">2473</th><td>      <b>else</b> {</td></tr>
<tr><th id="2474">2474</th><td>        <a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>;</td></tr>
<tr><th id="2475">2475</th><td>      }</td></tr>
<tr><th id="2476">2476</th><td>    }</td></tr>
<tr><th id="2477">2477</th><td></td></tr>
<tr><th id="2478">2478</th><td>    <em>bool</em> <dfn class="local col6 decl" id="566RV" title='RV' data-type='bool' data-ref="566RV">RV</dfn>;</td></tr>
<tr><th id="2479">2479</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="567ResultReg" title='ResultReg' data-type='unsigned int' data-ref="567ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="2480">2480</th><td>    <a class="local col6 ref" href="#566RV" title='RV' data-ref="566RV">RV</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb" title='(anonymous namespace)::ARMFastISel::ARMEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb">ARMEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a>, <span class='refarg'><a class="local col7 ref" href="#567ResultReg" title='ResultReg' data-ref="567ResultReg">ResultReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#562Src" title='Src' data-ref="562Src">Src</a></span>);</td></tr>
<tr><th id="2481">2481</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RV &amp;&amp; &quot;Should be able to handle this load.&quot;) ? void (0) : __assert_fail (&quot;RV &amp;&amp; \&quot;Should be able to handle this load.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2481, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#566RV" title='RV' data-ref="566RV">RV</a> &amp;&amp; <q>"Should be able to handle this load."</q>);</td></tr>
<tr><th id="2482">2482</th><td>    <a class="local col6 ref" href="#566RV" title='RV' data-ref="566RV">RV</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj" title='(anonymous namespace)::ARMFastISel::ARMEmitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12ARMEmitStoreEN4llvm3MVTEjRNS_7AddressEj">ARMEmitStore</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a>, <a class="local col7 ref" href="#567ResultReg" title='ResultReg' data-ref="567ResultReg">ResultReg</a>, <span class='refarg'><a class="local col1 ref" href="#561Dest" title='Dest' data-ref="561Dest">Dest</a></span>);</td></tr>
<tr><th id="2483">2483</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RV &amp;&amp; &quot;Should be able to handle this store.&quot;) ? void (0) : __assert_fail (&quot;RV &amp;&amp; \&quot;Should be able to handle this store.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2483, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#566RV" title='RV' data-ref="566RV">RV</a> &amp;&amp; <q>"Should be able to handle this store."</q>);</td></tr>
<tr><th id="2484">2484</th><td>    (<em>void</em>)<a class="local col6 ref" href="#566RV" title='RV' data-ref="566RV">RV</a>;</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="568Size" title='Size' data-type='unsigned int' data-ref="568Size">Size</dfn> = <a class="local col5 ref" href="#565VT" title='VT' data-ref="565VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>()/<var>8</var>;</td></tr>
<tr><th id="2487">2487</th><td>    <a class="local col3 ref" href="#563Len" title='Len' data-ref="563Len">Len</a> -= <a class="local col8 ref" href="#568Size" title='Size' data-ref="568Size">Size</a>;</td></tr>
<tr><th id="2488">2488</th><td>    <a class="local col1 ref" href="#561Dest" title='Dest' data-ref="561Dest">Dest</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> += <a class="local col8 ref" href="#568Size" title='Size' data-ref="568Size">Size</a>;</td></tr>
<tr><th id="2489">2489</th><td>    <a class="local col2 ref" href="#562Src" title='Src' data-ref="562Src">Src</a>.<a class="tu ref" href="#(anonymousnamespace)::Address::Offset" title='(anonymous namespace)::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::Address::Offset">Offset</a> += <a class="local col8 ref" href="#568Size" title='Size' data-ref="568Size">Size</a>;</td></tr>
<tr><th id="2490">2490</th><td>  }</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2493">2493</th><td>}</td></tr>
<tr><th id="2494">2494</th><td></td></tr>
<tr><th id="2495">2495</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel19SelectIntrinsicCallERKN4llvm13IntrinsicInstE" title='(anonymous namespace)::ARMFastISel::SelectIntrinsicCall' data-type='bool (anonymous namespace)::ARMFastISel::SelectIntrinsicCall(const llvm::IntrinsicInst &amp; I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel19SelectIntrinsicCallERKN4llvm13IntrinsicInstE">SelectIntrinsicCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> &amp;<dfn class="local col9 decl" id="569I" title='I' data-type='const llvm::IntrinsicInst &amp;' data-ref="569I">I</dfn>) {</td></tr>
<tr><th id="2496">2496</th><td>  <i>// FIXME: Handle more intrinsics.</i></td></tr>
<tr><th id="2497">2497</th><td>  <b>switch</b> (<a class="local col9 ref" href="#569I" title='I' data-ref="569I">I</a>.<a class="ref" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="2498">2498</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2499">2499</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;frameaddress&apos; in namespace &apos;llvm::Intrinsic&apos;">frameaddress</span>: {</td></tr>
<tr><th id="2500">2500</th><td>    MachineFrameInfo &amp;MFI = FuncInfo.MF-&gt;getFrameInfo();</td></tr>
<tr><th id="2501">2501</th><td>    MFI.setFrameAddressIsTaken(<b>true</b>);</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>    <em>unsigned</em> LdrOpc = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span> : ARM::<span class='error' title="no member named &apos;LDRi12&apos; in namespace &apos;llvm::ARM&apos;">LDRi12</span>;</td></tr>
<tr><th id="2504">2504</th><td>    <em>const</em> TargetRegisterClass *RC = isThumb2 ? &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span></td></tr>
<tr><th id="2505">2505</th><td>                                             : &amp;ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>;</td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td>    <em>const</em> ARMBaseRegisterInfo *RegInfo =</td></tr>
<tr><th id="2508">2508</th><td>        <b>static_cast</b>&lt;<em>const</em> ARMBaseRegisterInfo *&gt;(Subtarget-&gt;getRegisterInfo());</td></tr>
<tr><th id="2509">2509</th><td>    <em>unsigned</em> FramePtr = RegInfo-&gt;getFrameRegister(*(FuncInfo.MF));</td></tr>
<tr><th id="2510">2510</th><td>    <em>unsigned</em> SrcReg = FramePtr;</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>    <i>// Recursively load frame address</i></td></tr>
<tr><th id="2513">2513</th><td><i>    // ldr r0 [fp]</i></td></tr>
<tr><th id="2514">2514</th><td><i>    // ldr r0 [r0]</i></td></tr>
<tr><th id="2515">2515</th><td><i>    // ldr r0 [r0]</i></td></tr>
<tr><th id="2516">2516</th><td><i>    // ...</i></td></tr>
<tr><th id="2517">2517</th><td>    <em>unsigned</em> DestReg;</td></tr>
<tr><th id="2518">2518</th><td>    <em>unsigned</em> Depth = cast&lt;ConstantInt&gt;(I.getOperand(<var>0</var>))-&gt;getZExtValue();</td></tr>
<tr><th id="2519">2519</th><td>    <b>while</b> (Depth--) {</td></tr>
<tr><th id="2520">2520</th><td>      DestReg = createResultReg(RC);</td></tr>
<tr><th id="2521">2521</th><td>      AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="2522">2522</th><td>                              TII.get(LdrOpc), DestReg)</td></tr>
<tr><th id="2523">2523</th><td>                      .addReg(SrcReg).addImm(<var>0</var>));</td></tr>
<tr><th id="2524">2524</th><td>      SrcReg = DestReg;</td></tr>
<tr><th id="2525">2525</th><td>    }</td></tr>
<tr><th id="2526">2526</th><td>    updateValueMap(&amp;I, SrcReg);</td></tr>
<tr><th id="2527">2527</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2528">2528</th><td>  }</td></tr>
<tr><th id="2529">2529</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;memcpy&apos; in namespace &apos;llvm::Intrinsic&apos;">memcpy</span>:</td></tr>
<tr><th id="2530">2530</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;memmove&apos; in namespace &apos;llvm::Intrinsic&apos;">memmove</span>: {</td></tr>
<tr><th id="2531">2531</th><td>    <em>const</em> MemTransferInst &amp;MTI = cast&lt;MemTransferInst&gt;(I);</td></tr>
<tr><th id="2532">2532</th><td>    <i>// Don't handle volatile.</i></td></tr>
<tr><th id="2533">2533</th><td>    <b>if</b> (MTI.isVolatile())</td></tr>
<tr><th id="2534">2534</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td>    <i>// Disable inlining for memmove before calls to ComputeAddress.  Otherwise,</i></td></tr>
<tr><th id="2537">2537</th><td><i>    // we would emit dead code because we don't currently handle memmoves.</i></td></tr>
<tr><th id="2538">2538</th><td>    <em>bool</em> isMemCpy = (I.getIntrinsicID() == Intrinsic::<span class='error' title="no member named &apos;memcpy&apos; in namespace &apos;llvm::Intrinsic&apos;">memcpy</span>);</td></tr>
<tr><th id="2539">2539</th><td>    <b>if</b> (isa&lt;ConstantInt&gt;(MTI.getLength()) &amp;&amp; isMemCpy) {</td></tr>
<tr><th id="2540">2540</th><td>      <i>// Small memcpy's are common enough that we want to do them without a call</i></td></tr>
<tr><th id="2541">2541</th><td><i>      // if possible.</i></td></tr>
<tr><th id="2542">2542</th><td>      uint64_t Len = cast&lt;ConstantInt&gt;(MTI.getLength())-&gt;getZExtValue();</td></tr>
<tr><th id="2543">2543</th><td>      <b>if</b> (ARMIsMemCpySmall(Len)) {</td></tr>
<tr><th id="2544">2544</th><td>        Address Dest, Src;</td></tr>
<tr><th id="2545">2545</th><td>        <b>if</b> (!ARMComputeAddress(MTI.getRawDest(), Dest) ||</td></tr>
<tr><th id="2546">2546</th><td>            !ARMComputeAddress(MTI.getRawSource(), Src))</td></tr>
<tr><th id="2547">2547</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2548">2548</th><td>        <em>unsigned</em> Alignment = MinAlign(MTI.getDestAlignment(),</td></tr>
<tr><th id="2549">2549</th><td>                                      MTI.getSourceAlignment());</td></tr>
<tr><th id="2550">2550</th><td>        <b>if</b> (ARMTryEmitSmallMemCpy(Dest, Src, Len, Alignment))</td></tr>
<tr><th id="2551">2551</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2552">2552</th><td>      }</td></tr>
<tr><th id="2553">2553</th><td>    }</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td>    <b>if</b> (!MTI.getLength()-&gt;getType()-&gt;isIntegerTy(<var>32</var>))</td></tr>
<tr><th id="2556">2556</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2557">2557</th><td></td></tr>
<tr><th id="2558">2558</th><td>    <b>if</b> (MTI.getSourceAddressSpace() &gt; <var>255</var> || MTI.getDestAddressSpace() &gt; <var>255</var>)</td></tr>
<tr><th id="2559">2559</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2560">2560</th><td></td></tr>
<tr><th id="2561">2561</th><td>    <em>const</em> <em>char</em> *IntrMemName = isa&lt;MemCpyInst&gt;(I) ? <q>"memcpy"</q> : <q>"memmove"</q>;</td></tr>
<tr><th id="2562">2562</th><td>    <b>return</b> SelectCall(&amp;I, IntrMemName);</td></tr>
<tr><th id="2563">2563</th><td>  }</td></tr>
<tr><th id="2564">2564</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;memset&apos; in namespace &apos;llvm::Intrinsic&apos;">memset</span>: {</td></tr>
<tr><th id="2565">2565</th><td>    <em>const</em> MemSetInst &amp;MSI = cast&lt;MemSetInst&gt;(I);</td></tr>
<tr><th id="2566">2566</th><td>    <i>// Don't handle volatile.</i></td></tr>
<tr><th id="2567">2567</th><td>    <b>if</b> (MSI.isVolatile())</td></tr>
<tr><th id="2568">2568</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>    <b>if</b> (!MSI.getLength()-&gt;getType()-&gt;isIntegerTy(<var>32</var>))</td></tr>
<tr><th id="2571">2571</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>    <b>if</b> (MSI.getDestAddressSpace() &gt; <var>255</var>)</td></tr>
<tr><th id="2574">2574</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2575">2575</th><td></td></tr>
<tr><th id="2576">2576</th><td>    <b>return</b> SelectCall(&amp;I, <q>"memset"</q>);</td></tr>
<tr><th id="2577">2577</th><td>  }</td></tr>
<tr><th id="2578">2578</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;trap&apos; in namespace &apos;llvm::Intrinsic&apos;">trap</span>: {</td></tr>
<tr><th id="2579">2579</th><td>    BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(</td></tr>
<tr><th id="2580">2580</th><td>      Subtarget-&gt;useNaClTrap() ? ARM::<span class='error' title="no member named &apos;TRAPNaCl&apos; in namespace &apos;llvm::ARM&apos;">TRAPNaCl</span> : ARM::<span class='error' title="no member named &apos;TRAP&apos; in namespace &apos;llvm::ARM&apos;">TRAP</span>));</td></tr>
<tr><th id="2581">2581</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2582">2582</th><td>  }</td></tr>
<tr><th id="2583">2583</th><td>  }</td></tr>
<tr><th id="2584">2584</th><td>}</td></tr>
<tr><th id="2585">2585</th><td></td></tr>
<tr><th id="2586">2586</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectTrunc' data-type='bool (anonymous namespace)::ARMFastISel::SelectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectTruncEPKN4llvm11InstructionE">SelectTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="570I" title='I' data-type='const llvm::Instruction *' data-ref="570I">I</dfn>) {</td></tr>
<tr><th id="2587">2587</th><td>  <i>// The high bits for a type smaller than the register size are assumed to be</i></td></tr>
<tr><th id="2588">2588</th><td><i>  // undefined.</i></td></tr>
<tr><th id="2589">2589</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="571Op" title='Op' data-type='llvm::Value *' data-ref="571Op">Op</dfn> = <a class="local col0 ref" href="#570I" title='I' data-ref="570I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2590">2590</th><td></td></tr>
<tr><th id="2591">2591</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col2 decl" id="572SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="572SrcVT">SrcVT</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col3 decl" id="573DestVT" title='DestVT' data-type='llvm::EVT' data-ref="573DestVT">DestVT</dfn>;</td></tr>
<tr><th id="2592">2592</th><td>  <a class="local col2 ref" href="#572SrcVT" title='SrcVT' data-ref="572SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col1 ref" href="#571Op" title='Op' data-ref="571Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="2593">2593</th><td>  <a class="local col3 ref" href="#573DestVT" title='DestVT' data-ref="573DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col0 ref" href="#570I" title='I' data-ref="570I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td>  <b>if</b> (<a class="local col2 ref" href="#572SrcVT" title='SrcVT' data-ref="572SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col2 ref" href="#572SrcVT" title='SrcVT' data-ref="572SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col2 ref" href="#572SrcVT" title='SrcVT' data-ref="572SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="2596">2596</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2597">2597</th><td>  <b>if</b> (<a class="local col3 ref" href="#573DestVT" title='DestVT' data-ref="573DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col3 ref" href="#573DestVT" title='DestVT' data-ref="573DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col3 ref" href="#573DestVT" title='DestVT' data-ref="573DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2598">2598</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2599">2599</th><td></td></tr>
<tr><th id="2600">2600</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="574SrcReg" title='SrcReg' data-type='unsigned int' data-ref="574SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#571Op" title='Op' data-ref="571Op">Op</a>);</td></tr>
<tr><th id="2601">2601</th><td>  <b>if</b> (!<a class="local col4 ref" href="#574SrcReg" title='SrcReg' data-ref="574SrcReg">SrcReg</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2602">2602</th><td></td></tr>
<tr><th id="2603">2603</th><td>  <i>// Because the high bits are undefined, a truncate doesn't generate</i></td></tr>
<tr><th id="2604">2604</th><td><i>  // any code.</i></td></tr>
<tr><th id="2605">2605</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#570I" title='I' data-ref="570I">I</a>, <a class="local col4 ref" href="#574SrcReg" title='SrcReg' data-ref="574SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2606">2606</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2607">2607</th><td>}</td></tr>
<tr><th id="2608">2608</th><td></td></tr>
<tr><th id="2609">2609</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMEmitIntExt(llvm::MVT SrcVT, unsigned int SrcReg, llvm::MVT DestVT, bool isZExt)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="575SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="575SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="576SrcReg" title='SrcReg' data-type='unsigned int' data-ref="576SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="577DestVT" title='DestVT' data-type='llvm::MVT' data-ref="577DestVT">DestVT</dfn>,</td></tr>
<tr><th id="2610">2610</th><td>                                    <em>bool</em> <dfn class="local col8 decl" id="578isZExt" title='isZExt' data-type='bool' data-ref="578isZExt">isZExt</dfn>) {</td></tr>
<tr><th id="2611">2611</th><td>  <b>if</b> (<a class="local col7 ref" href="#577DestVT" title='DestVT' data-ref="577DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a> &amp;&amp; <a class="local col7 ref" href="#577DestVT" title='DestVT' data-ref="577DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col7 ref" href="#577DestVT" title='DestVT' data-ref="577DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>)</td></tr>
<tr><th id="2612">2612</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2613">2613</th><td>  <b>if</b> (<a class="local col5 ref" href="#575SrcVT" title='SrcVT' data-ref="575SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a> &amp;&amp; <a class="local col5 ref" href="#575SrcVT" title='SrcVT' data-ref="575SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a> &amp;&amp; <a class="local col5 ref" href="#575SrcVT" title='SrcVT' data-ref="575SrcVT">SrcVT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i1" title='llvm::MVT::SimpleValueType::i1' data-ref="llvm::MVT::SimpleValueType::i1">i1</a>)</td></tr>
<tr><th id="2614">2614</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>  <i>// Table of which combinations can be emitted as a single instruction,</i></td></tr>
<tr><th id="2617">2617</th><td><i>  // and which will require two.</i></td></tr>
<tr><th id="2618">2618</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="579isSingleInstrTbl" title='isSingleInstrTbl' data-type='const uint8_t [3][2][2][2]' data-ref="579isSingleInstrTbl">isSingleInstrTbl</dfn>[<var>3</var>][<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="2619">2619</th><td>    <i>//            ARM                     Thumb</i></td></tr>
<tr><th id="2620">2620</th><td><i>    //           !hasV6Ops  hasV6Ops     !hasV6Ops  hasV6Ops</i></td></tr>
<tr><th id="2621">2621</th><td><i>    //    ext:     s  z      s  z          s  z      s  z</i></td></tr>
<tr><th id="2622">2622</th><td>    <i>/*  1 */</i> { { { <var>0</var>, <var>1</var> }, { <var>0</var>, <var>1</var> } }, { { <var>0</var>, <var>0</var> }, { <var>0</var>, <var>1</var> } } },</td></tr>
<tr><th id="2623">2623</th><td>    <i>/*  8 */</i> { { { <var>0</var>, <var>1</var> }, { <var>1</var>, <var>1</var> } }, { { <var>0</var>, <var>0</var> }, { <var>1</var>, <var>1</var> } } },</td></tr>
<tr><th id="2624">2624</th><td>    <i>/* 16 */</i> { { { <var>0</var>, <var>0</var> }, { <var>1</var>, <var>1</var> } }, { { <var>0</var>, <var>0</var> }, { <var>1</var>, <var>1</var> } } }</td></tr>
<tr><th id="2625">2625</th><td>  };</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td>  <i>// Target registers for:</i></td></tr>
<tr><th id="2628">2628</th><td><i>  //  - For ARM can never be PC.</i></td></tr>
<tr><th id="2629">2629</th><td><i>  //  - For 16-bit Thumb are restricted to lower 8 registers.</i></td></tr>
<tr><th id="2630">2630</th><td><i>  //  - For 32-bit Thumb are restricted to non-SP and non-PC.</i></td></tr>
<tr><th id="2631">2631</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="580RCTbl" title='RCTbl' data-type='const llvm::TargetRegisterClass *[2][2]' data-ref="580RCTbl">RCTbl</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="2632">2632</th><td>    <i>// Instructions: Two                     Single</i></td></tr>
<tr><th id="2633">2633</th><td>    <i>/* ARM      */</i> { &amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>, &amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span> },</td></tr>
<tr><th id="2634">2634</th><td>    <i>/* Thumb    */</i> { &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>,    &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span>    }</td></tr>
<tr><th id="2635">2635</th><td>  };</td></tr>
<tr><th id="2636">2636</th><td></td></tr>
<tr><th id="2637">2637</th><td>  <i>// Table governing the instruction(s) to be emitted.</i></td></tr>
<tr><th id="2638">2638</th><td>  <em>static</em> <em>const</em> <b>struct</b> <dfn class="local col1 type" id="581InstructionTable" title='InstructionTable' data-ref="581InstructionTable"><a class="local col1 type" href="#581InstructionTable" title='InstructionTable' data-ref="581InstructionTable">InstructionTable</a></dfn> {</td></tr>
<tr><th id="2639">2639</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="582Opc" title='Opc' data-type='uint32_t' data-ref="582Opc">Opc</dfn>   : <var>16</var>;</td></tr>
<tr><th id="2640">2640</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="583hasS" title='hasS' data-type='uint32_t' data-ref="583hasS">hasS</dfn>  :  <var>1</var>; <i>// Some instructions have an S bit, always set it to 0.</i></td></tr>
<tr><th id="2641">2641</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="584Shift" title='Shift' data-type='uint32_t' data-ref="584Shift">Shift</dfn> :  <var>7</var>; <i>// For shift operand addressing mode, used by MOVsi.</i></td></tr>
<tr><th id="2642">2642</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="585Imm" title='Imm' data-type='uint32_t' data-ref="585Imm">Imm</dfn>   :  <var>8</var>; <i>// All instructions have either a shift or a mask.</i></td></tr>
<tr><th id="2643">2643</th><td>  } <dfn class="local col6 decl" id="586IT" title='IT' data-type='const struct InstructionTable [2][2][3][2]' data-ref="586IT">IT</dfn>[<var>2</var>][<var>2</var>][<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="2644">2644</th><td>    { <i>// Two instructions (first is left shift, second is in this table).</i></td></tr>
<tr><th id="2645">2645</th><td>      { <i>// ARM                Opc           S  Shift             Imm</i></td></tr>
<tr><th id="2646">2646</th><td>        <i>/*  1 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>  , <var>1</var>, ARM_AM::asr     ,  <var>31</var> },</td></tr>
<tr><th id="2647">2647</th><td>        <i>/*  1 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>  , <var>1</var>, ARM_AM::lsr     ,  <var>31</var> } },</td></tr>
<tr><th id="2648">2648</th><td>        <i>/*  8 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>  , <var>1</var>, ARM_AM::asr     ,  <var>24</var> },</td></tr>
<tr><th id="2649">2649</th><td>        <i>/*  8 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>  , <var>1</var>, ARM_AM::lsr     ,  <var>24</var> } },</td></tr>
<tr><th id="2650">2650</th><td>        <i>/* 16 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>  , <var>1</var>, ARM_AM::asr     ,  <var>16</var> },</td></tr>
<tr><th id="2651">2651</th><td>        <i>/* 16 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>  , <var>1</var>, ARM_AM::lsr     ,  <var>16</var> } }</td></tr>
<tr><th id="2652">2652</th><td>      },</td></tr>
<tr><th id="2653">2653</th><td>      { <i>// Thumb              Opc           S  Shift             Imm</i></td></tr>
<tr><th id="2654">2654</th><td>        <i>/*  1 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;tASRri&apos; in namespace &apos;llvm::ARM&apos;">tASRri</span> , <var>0</var>, ARM_AM::no_shift,  <var>31</var> },</td></tr>
<tr><th id="2655">2655</th><td>        <i>/*  1 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span> , <var>0</var>, ARM_AM::no_shift,  <var>31</var> } },</td></tr>
<tr><th id="2656">2656</th><td>        <i>/*  8 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;tASRri&apos; in namespace &apos;llvm::ARM&apos;">tASRri</span> , <var>0</var>, ARM_AM::no_shift,  <var>24</var> },</td></tr>
<tr><th id="2657">2657</th><td>        <i>/*  8 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span> , <var>0</var>, ARM_AM::no_shift,  <var>24</var> } },</td></tr>
<tr><th id="2658">2658</th><td>        <i>/* 16 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;tASRri&apos; in namespace &apos;llvm::ARM&apos;">tASRri</span> , <var>0</var>, ARM_AM::no_shift,  <var>16</var> },</td></tr>
<tr><th id="2659">2659</th><td>        <i>/* 16 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span> , <var>0</var>, ARM_AM::no_shift,  <var>16</var> } }</td></tr>
<tr><th id="2660">2660</th><td>      }</td></tr>
<tr><th id="2661">2661</th><td>    },</td></tr>
<tr><th id="2662">2662</th><td>    { <i>// Single instruction.</i></td></tr>
<tr><th id="2663">2663</th><td>      { <i>// ARM                Opc           S  Shift             Imm</i></td></tr>
<tr><th id="2664">2664</th><td>        <i>/*  1 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;KILL&apos; in namespace &apos;llvm::ARM&apos;">KILL</span>   , <var>0</var>, ARM_AM::no_shift,   <var>0</var> },</td></tr>
<tr><th id="2665">2665</th><td>        <i>/*  1 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;">ANDri</span>  , <var>1</var>, ARM_AM::no_shift,   <var>1</var> } },</td></tr>
<tr><th id="2666">2666</th><td>        <i>/*  8 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;SXTB&apos; in namespace &apos;llvm::ARM&apos;">SXTB</span>   , <var>0</var>, ARM_AM::no_shift,   <var>0</var> },</td></tr>
<tr><th id="2667">2667</th><td>        <i>/*  8 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;">ANDri</span>  , <var>1</var>, ARM_AM::no_shift, <var>255</var> } },</td></tr>
<tr><th id="2668">2668</th><td>        <i>/* 16 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;SXTH&apos; in namespace &apos;llvm::ARM&apos;">SXTH</span>   , <var>0</var>, ARM_AM::no_shift,   <var>0</var> },</td></tr>
<tr><th id="2669">2669</th><td>        <i>/* 16 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;UXTH&apos; in namespace &apos;llvm::ARM&apos;">UXTH</span>   , <var>0</var>, ARM_AM::no_shift,   <var>0</var> } }</td></tr>
<tr><th id="2670">2670</th><td>      },</td></tr>
<tr><th id="2671">2671</th><td>      { <i>// Thumb              Opc           S  Shift             Imm</i></td></tr>
<tr><th id="2672">2672</th><td>        <i>/*  1 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;KILL&apos; in namespace &apos;llvm::ARM&apos;">KILL</span>   , <var>0</var>, ARM_AM::no_shift,   <var>0</var> },</td></tr>
<tr><th id="2673">2673</th><td>        <i>/*  1 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;">t2ANDri</span>, <var>1</var>, ARM_AM::no_shift,   <var>1</var> } },</td></tr>
<tr><th id="2674">2674</th><td>        <i>/*  8 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;t2SXTB&apos; in namespace &apos;llvm::ARM&apos;">t2SXTB</span> , <var>0</var>, ARM_AM::no_shift,   <var>0</var> },</td></tr>
<tr><th id="2675">2675</th><td>        <i>/*  8 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;">t2ANDri</span>, <var>1</var>, ARM_AM::no_shift, <var>255</var> } },</td></tr>
<tr><th id="2676">2676</th><td>        <i>/* 16 bit sext */</i> { { ARM::<span class='error' title="no member named &apos;t2SXTH&apos; in namespace &apos;llvm::ARM&apos;">t2SXTH</span> , <var>0</var>, ARM_AM::no_shift,   <var>0</var> },</td></tr>
<tr><th id="2677">2677</th><td>        <i>/* 16 bit zext */</i>   { ARM::<span class='error' title="no member named &apos;t2UXTH&apos; in namespace &apos;llvm::ARM&apos;">t2UXTH</span> , <var>0</var>, ARM_AM::no_shift,   <var>0</var> } }</td></tr>
<tr><th id="2678">2678</th><td>      }</td></tr>
<tr><th id="2679">2679</th><td>    }</td></tr>
<tr><th id="2680">2680</th><td>  };</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="587SrcBits" title='SrcBits' data-type='unsigned int' data-ref="587SrcBits">SrcBits</dfn> = <a class="local col5 ref" href="#575SrcVT" title='SrcVT' data-ref="575SrcVT">SrcVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2683">2683</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="588DestBits" title='DestBits' data-type='unsigned int' data-ref="588DestBits">DestBits</dfn> = <a class="local col7 ref" href="#577DestVT" title='DestVT' data-ref="577DestVT">DestVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2684">2684</th><td>  (<em>void</em>) <a class="local col8 ref" href="#588DestBits" title='DestBits' data-ref="588DestBits">DestBits</a>;</td></tr>
<tr><th id="2685">2685</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SrcBits &lt; DestBits) &amp;&amp; &quot;can only extend to larger types&quot;) ? void (0) : __assert_fail (&quot;(SrcBits &lt; DestBits) &amp;&amp; \&quot;can only extend to larger types\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2685, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#587SrcBits" title='SrcBits' data-ref="587SrcBits">SrcBits</a> &lt; <a class="local col8 ref" href="#588DestBits" title='DestBits' data-ref="588DestBits">DestBits</a>) &amp;&amp; <q>"can only extend to larger types"</q>);</td></tr>
<tr><th id="2686">2686</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((DestBits == 32 || DestBits == 16 || DestBits == 8) &amp;&amp; &quot;other sizes unimplemented&quot;) ? void (0) : __assert_fail (&quot;(DestBits == 32 || DestBits == 16 || DestBits == 8) &amp;&amp; \&quot;other sizes unimplemented\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2687, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#588DestBits" title='DestBits' data-ref="588DestBits">DestBits</a> == <var>32</var> || <a class="local col8 ref" href="#588DestBits" title='DestBits' data-ref="588DestBits">DestBits</a> == <var>16</var> || <a class="local col8 ref" href="#588DestBits" title='DestBits' data-ref="588DestBits">DestBits</a> == <var>8</var>) &amp;&amp;</td></tr>
<tr><th id="2687">2687</th><td>         <q>"other sizes unimplemented"</q>);</td></tr>
<tr><th id="2688">2688</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SrcBits == 16 || SrcBits == 8 || SrcBits == 1) &amp;&amp; &quot;other sizes unimplemented&quot;) ? void (0) : __assert_fail (&quot;(SrcBits == 16 || SrcBits == 8 || SrcBits == 1) &amp;&amp; \&quot;other sizes unimplemented\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2689, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#587SrcBits" title='SrcBits' data-ref="587SrcBits">SrcBits</a> == <var>16</var> || <a class="local col7 ref" href="#587SrcBits" title='SrcBits' data-ref="587SrcBits">SrcBits</a> == <var>8</var> || <a class="local col7 ref" href="#587SrcBits" title='SrcBits' data-ref="587SrcBits">SrcBits</a> == <var>1</var>) &amp;&amp;</td></tr>
<tr><th id="2689">2689</th><td>         <q>"other sizes unimplemented"</q>);</td></tr>
<tr><th id="2690">2690</th><td></td></tr>
<tr><th id="2691">2691</th><td>  <em>bool</em> <dfn class="local col9 decl" id="589hasV6Ops" title='hasV6Ops' data-type='bool' data-ref="589hasV6Ops">hasV6Ops</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8hasV6OpsEv" title='llvm::ARMSubtarget::hasV6Ops' data-ref="_ZNK4llvm12ARMSubtarget8hasV6OpsEv">hasV6Ops</a>();</td></tr>
<tr><th id="2692">2692</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="590Bitness" title='Bitness' data-type='unsigned int' data-ref="590Bitness">Bitness</dfn> = <a class="local col7 ref" href="#587SrcBits" title='SrcBits' data-ref="587SrcBits">SrcBits</a> / <var>8</var>;  <i>// {1,8,16}=&gt;{0,1,2}</i></td></tr>
<tr><th id="2693">2693</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Bitness &lt; 3) &amp;&amp; &quot;sanity-check table bounds&quot;) ? void (0) : __assert_fail (&quot;(Bitness &lt; 3) &amp;&amp; \&quot;sanity-check table bounds\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2693, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#590Bitness" title='Bitness' data-ref="590Bitness">Bitness</a> &lt; <var>3</var>) &amp;&amp; <q>"sanity-check table bounds"</q>);</td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td>  <em>bool</em> <dfn class="local col1 decl" id="591isSingleInstr" title='isSingleInstr' data-type='bool' data-ref="591isSingleInstr">isSingleInstr</dfn> = <a class="local col9 ref" href="#579isSingleInstrTbl" title='isSingleInstrTbl' data-ref="579isSingleInstrTbl">isSingleInstrTbl</a>[<a class="local col0 ref" href="#590Bitness" title='Bitness' data-ref="590Bitness">Bitness</a>][<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>][<a class="local col9 ref" href="#589hasV6Ops" title='hasV6Ops' data-ref="589hasV6Ops">hasV6Ops</a>][<a class="local col8 ref" href="#578isZExt" title='isZExt' data-ref="578isZExt">isZExt</a>];</td></tr>
<tr><th id="2696">2696</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="592RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="592RC">RC</dfn> = <a class="local col0 ref" href="#580RCTbl" title='RCTbl' data-ref="580RCTbl">RCTbl</a>[<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>][<a class="local col1 ref" href="#591isSingleInstr" title='isSingleInstr' data-ref="591isSingleInstr">isSingleInstr</a>];</td></tr>
<tr><th id="2697">2697</th><td>  <em>const</em> <a class="local col1 type" href="#581InstructionTable" title='InstructionTable' data-ref="581InstructionTable">InstructionTable</a> *<dfn class="local col3 decl" id="593ITP" title='ITP' data-type='const InstructionTable *' data-ref="593ITP">ITP</dfn> = &amp;<a class="local col6 ref" href="#586IT" title='IT' data-ref="586IT">IT</a>[<a class="local col1 ref" href="#591isSingleInstr" title='isSingleInstr' data-ref="591isSingleInstr">isSingleInstr</a>][<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>][<a class="local col0 ref" href="#590Bitness" title='Bitness' data-ref="590Bitness">Bitness</a>][<a class="local col8 ref" href="#578isZExt" title='isZExt' data-ref="578isZExt">isZExt</a>];</td></tr>
<tr><th id="2698">2698</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="594Opc" title='Opc' data-type='unsigned int' data-ref="594Opc">Opc</dfn> = <a class="local col3 ref" href="#593ITP" title='ITP' data-ref="593ITP">ITP</a>-&gt;<a class="local col2 ref" href="#582Opc" title='Opc' data-ref="582Opc">Opc</a>;</td></tr>
<tr><th id="2699">2699</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM::KILL != Opc &amp;&amp; &quot;Invalid table entry&quot;) ? void (0) : __assert_fail (&quot;ARM::KILL != Opc &amp;&amp; \&quot;Invalid table entry\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2699, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM::<span class='error' title="no member named &apos;KILL&apos; in namespace &apos;llvm::ARM&apos;">KILL</span> != Opc &amp;&amp; <q>"Invalid table entry"</q>);</td></tr>
<tr><th id="2700">2700</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="595hasS" title='hasS' data-type='unsigned int' data-ref="595hasS">hasS</dfn> = <a class="local col3 ref" href="#593ITP" title='ITP' data-ref="593ITP">ITP</a>-&gt;<a class="local col3 ref" href="#583hasS" title='hasS' data-ref="583hasS">hasS</a>;</td></tr>
<tr><th id="2701">2701</th><td>  <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col6 decl" id="596Shift" title='Shift' data-type='ARM_AM::ShiftOpc' data-ref="596Shift">Shift</dfn> = (<span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a>) <a class="local col3 ref" href="#593ITP" title='ITP' data-ref="593ITP">ITP</a>-&gt;<a class="local col4 ref" href="#584Shift" title='Shift' data-ref="584Shift">Shift</a>;</td></tr>
<tr><th id="2702">2702</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((Shift == ARM_AM::no_shift) == (Opc != ARM::MOVsi)) &amp;&amp; &quot;only MOVsi has shift operand addressing mode&quot;) ? void (0) : __assert_fail (&quot;((Shift == ARM_AM::no_shift) == (Opc != ARM::MOVsi)) &amp;&amp; \&quot;only MOVsi has shift operand addressing mode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMFastISel.cpp&quot;, 2703, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((Shift == ARM_AM::no_shift) == (Opc != ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>)) &amp;&amp;</td></tr>
<tr><th id="2703">2703</th><td>         <q>"only MOVsi has shift operand addressing mode"</q>);</td></tr>
<tr><th id="2704">2704</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="597Imm" title='Imm' data-type='unsigned int' data-ref="597Imm">Imm</dfn> = <a class="local col3 ref" href="#593ITP" title='ITP' data-ref="593ITP">ITP</a>-&gt;<a class="local col5 ref" href="#585Imm" title='Imm' data-ref="585Imm">Imm</a>;</td></tr>
<tr><th id="2705">2705</th><td></td></tr>
<tr><th id="2706">2706</th><td>  <i>// 16-bit Thumb instructions always set CPSR (unless they're in an IT block).</i></td></tr>
<tr><th id="2707">2707</th><td>  <em>bool</em> <dfn class="local col8 decl" id="598setsCPSR" title='setsCPSR' data-type='bool' data-ref="598setsCPSR">setsCPSR</dfn> = &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span> == RC;</td></tr>
<tr><th id="2708">2708</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="599LSLOpc" title='LSLOpc' data-type='unsigned int' data-ref="599LSLOpc">LSLOpc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span> : ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>;</td></tr>
<tr><th id="2709">2709</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="600ResultReg" title='ResultReg' data-type='unsigned int' data-ref="600ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="2710">2710</th><td>  <i>// MOVsi encodes shift and immediate in shift operand addressing mode.</i></td></tr>
<tr><th id="2711">2711</th><td><i>  // The following condition has the same value when emitting two</i></td></tr>
<tr><th id="2712">2712</th><td><i>  // instruction sequences: both are shifts.</i></td></tr>
<tr><th id="2713">2713</th><td>  <em>bool</em> <dfn class="local col1 decl" id="601ImmIsSO" title='ImmIsSO' data-type='bool' data-ref="601ImmIsSO">ImmIsSO</dfn> = (<a class="local col6 ref" href="#596Shift" title='Shift' data-ref="596Shift">Shift</a> != <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::no_shift" title='llvm::ARM_AM::ShiftOpc::no_shift' data-ref="llvm::ARM_AM::ShiftOpc::no_shift">no_shift</a>);</td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>  <i>// Either one or two instructions are emitted.</i></td></tr>
<tr><th id="2716">2716</th><td><i>  // They're always of the form:</i></td></tr>
<tr><th id="2717">2717</th><td><i>  //   dst = in OP imm</i></td></tr>
<tr><th id="2718">2718</th><td><i>  // CPSR is set only by 16-bit Thumb instructions.</i></td></tr>
<tr><th id="2719">2719</th><td><i>  // Predicate, if any, is AL.</i></td></tr>
<tr><th id="2720">2720</th><td><i>  // S bit, if available, is always 0.</i></td></tr>
<tr><th id="2721">2721</th><td><i>  // When two are emitted the first's result will feed as the second's input,</i></td></tr>
<tr><th id="2722">2722</th><td><i>  // that value is then dead.</i></td></tr>
<tr><th id="2723">2723</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="602NumInstrsEmitted" title='NumInstrsEmitted' data-type='unsigned int' data-ref="602NumInstrsEmitted">NumInstrsEmitted</dfn> = <a class="local col1 ref" href="#591isSingleInstr" title='isSingleInstr' data-ref="591isSingleInstr">isSingleInstr</a> ? <var>1</var> : <var>2</var>;</td></tr>
<tr><th id="2724">2724</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="603Instr" title='Instr' data-type='unsigned int' data-ref="603Instr">Instr</dfn> = <var>0</var>; <a class="local col3 ref" href="#603Instr" title='Instr' data-ref="603Instr">Instr</a> != <a class="local col2 ref" href="#602NumInstrsEmitted" title='NumInstrsEmitted' data-ref="602NumInstrsEmitted">NumInstrsEmitted</a>; ++<a class="local col3 ref" href="#603Instr" title='Instr' data-ref="603Instr">Instr</a>) {</td></tr>
<tr><th id="2725">2725</th><td>    <a class="local col0 ref" href="#600ResultReg" title='ResultReg' data-ref="600ResultReg">ResultReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#592RC" title='RC' data-ref="592RC">RC</a>);</td></tr>
<tr><th id="2726">2726</th><td>    <em>bool</em> <dfn class="local col4 decl" id="604isLsl" title='isLsl' data-type='bool' data-ref="604isLsl">isLsl</dfn> = (<var>0</var> == <a class="local col3 ref" href="#603Instr" title='Instr' data-ref="603Instr">Instr</a>) &amp;&amp; !<a class="local col1 ref" href="#591isSingleInstr" title='isSingleInstr' data-ref="591isSingleInstr">isSingleInstr</a>;</td></tr>
<tr><th id="2727">2727</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="605Opcode" title='Opcode' data-type='unsigned int' data-ref="605Opcode">Opcode</dfn> = <a class="local col4 ref" href="#604isLsl" title='isLsl' data-ref="604isLsl">isLsl</a> ? <a class="local col9 ref" href="#599LSLOpc" title='LSLOpc' data-ref="599LSLOpc">LSLOpc</a> : <a class="local col4 ref" href="#594Opc" title='Opc' data-ref="594Opc">Opc</a>;</td></tr>
<tr><th id="2728">2728</th><td>    <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col6 decl" id="606ShiftAM" title='ShiftAM' data-type='ARM_AM::ShiftOpc' data-ref="606ShiftAM">ShiftAM</dfn> = <a class="local col4 ref" href="#604isLsl" title='isLsl' data-ref="604isLsl">isLsl</a> ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a> : <a class="local col6 ref" href="#596Shift" title='Shift' data-ref="596Shift">Shift</a>;</td></tr>
<tr><th id="2729">2729</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="607ImmEnc" title='ImmEnc' data-type='unsigned int' data-ref="607ImmEnc">ImmEnc</dfn> = <a class="local col1 ref" href="#601ImmIsSO" title='ImmIsSO' data-ref="601ImmIsSO">ImmIsSO</a> ? <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col6 ref" href="#606ShiftAM" title='ShiftAM' data-ref="606ShiftAM">ShiftAM</a>, <a class="local col7 ref" href="#597Imm" title='Imm' data-ref="597Imm">Imm</a>) : <a class="local col7 ref" href="#597Imm" title='Imm' data-ref="597Imm">Imm</a>;</td></tr>
<tr><th id="2730">2730</th><td>    <em>bool</em> <dfn class="local col8 decl" id="608isKill" title='isKill' data-type='bool' data-ref="608isKill">isKill</dfn> = <var>1</var> == <a class="local col3 ref" href="#603Instr" title='Instr' data-ref="603Instr">Instr</a>;</td></tr>
<tr><th id="2731">2731</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="609MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="609MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(</td></tr>
<tr><th id="2732">2732</th><td>        <span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#605Opcode" title='Opcode' data-ref="605Opcode">Opcode</a>), <a class="local col0 ref" href="#600ResultReg" title='ResultReg' data-ref="600ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2733">2733</th><td>    <b>if</b> (setsCPSR)</td></tr>
<tr><th id="2734">2734</th><td>      MIB.addReg(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegState::Define);</td></tr>
<tr><th id="2735">2735</th><td>    <a class="local col6 ref" href="#576SrcReg" title='SrcReg' data-ref="576SrcReg">SrcReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#605Opcode" title='Opcode' data-ref="605Opcode">Opcode</a>), <a class="local col6 ref" href="#576SrcReg" title='SrcReg' data-ref="576SrcReg">SrcReg</a>, <var>1</var> + <a class="local col8 ref" href="#598setsCPSR" title='setsCPSR' data-ref="598setsCPSR">setsCPSR</a>);</td></tr>
<tr><th id="2736">2736</th><td>    MIB.addReg(SrcReg, isKill * RegState::Kill)</td></tr>
<tr><th id="2737">2737</th><td>        .addImm(ImmEnc)</td></tr>
<tr><th id="2738">2738</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2739">2739</th><td>    <b>if</b> (<a class="local col5 ref" href="#595hasS" title='hasS' data-ref="595hasS">hasS</a>)</td></tr>
<tr><th id="2740">2740</th><td>      <a class="local col9 ref" href="#609MIB" title='MIB' data-ref="609MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="2741">2741</th><td>    <i>// Second instruction consumes the first's result.</i></td></tr>
<tr><th id="2742">2742</th><td>    <a class="local col6 ref" href="#576SrcReg" title='SrcReg' data-ref="576SrcReg">SrcReg</a> = <a class="local col0 ref" href="#600ResultReg" title='ResultReg' data-ref="600ResultReg">ResultReg</a>;</td></tr>
<tr><th id="2743">2743</th><td>  }</td></tr>
<tr><th id="2744">2744</th><td></td></tr>
<tr><th id="2745">2745</th><td>  <b>return</b> <a class="local col0 ref" href="#600ResultReg" title='ResultReg' data-ref="600ResultReg">ResultReg</a>;</td></tr>
<tr><th id="2746">2746</th><td>}</td></tr>
<tr><th id="2747">2747</th><td></td></tr>
<tr><th id="2748">2748</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectIntExt' data-type='bool (anonymous namespace)::ARMFastISel::SelectIntExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE">SelectIntExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col0 decl" id="610I" title='I' data-type='const llvm::Instruction *' data-ref="610I">I</dfn>) {</td></tr>
<tr><th id="2749">2749</th><td>  <i>// On ARM, in general, integer casts don't involve legal types; this code</i></td></tr>
<tr><th id="2750">2750</th><td><i>  // handles promotable integers.</i></td></tr>
<tr><th id="2751">2751</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="611DestTy" title='DestTy' data-type='llvm::Type *' data-ref="611DestTy">DestTy</dfn> = <a class="local col0 ref" href="#610I" title='I' data-ref="610I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2752">2752</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="612Src" title='Src' data-type='llvm::Value *' data-ref="612Src">Src</dfn> = <a class="local col0 ref" href="#610I" title='I' data-ref="610I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2753">2753</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="613SrcTy" title='SrcTy' data-type='llvm::Type *' data-ref="613SrcTy">SrcTy</dfn> = <a class="local col2 ref" href="#612Src" title='Src' data-ref="612Src">Src</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2754">2754</th><td></td></tr>
<tr><th id="2755">2755</th><td>  <em>bool</em> <dfn class="local col4 decl" id="614isZExt" title='isZExt' data-type='bool' data-ref="614isZExt">isZExt</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst">ZExtInst</a>&gt;(<a class="local col0 ref" href="#610I" title='I' data-ref="610I">I</a>);</td></tr>
<tr><th id="2756">2756</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="615SrcReg" title='SrcReg' data-type='unsigned int' data-ref="615SrcReg">SrcReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#612Src" title='Src' data-ref="612Src">Src</a>);</td></tr>
<tr><th id="2757">2757</th><td>  <b>if</b> (!<a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg">SrcReg</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2758">2758</th><td></td></tr>
<tr><th id="2759">2759</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col6 decl" id="616SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="616SrcEVT">SrcEVT</dfn>, <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1Ev" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1Ev"></a><dfn class="local col7 decl" id="617DestEVT" title='DestEVT' data-type='llvm::EVT' data-ref="617DestEVT">DestEVT</dfn>;</td></tr>
<tr><th id="2760">2760</th><td>  <a class="local col6 ref" href="#616SrcEVT" title='SrcEVT' data-ref="616SrcEVT">SrcEVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col3 ref" href="#613SrcTy" title='SrcTy' data-ref="613SrcTy">SrcTy</a>, <b>true</b>);</td></tr>
<tr><th id="2761">2761</th><td>  <a class="local col7 ref" href="#617DestEVT" title='DestEVT' data-ref="617DestEVT">DestEVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#32" title='llvm::EVT::operator=' data-ref="_ZN4llvm3EVTaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col1 ref" href="#611DestTy" title='DestTy' data-ref="611DestTy">DestTy</a>, <b>true</b>);</td></tr>
<tr><th id="2762">2762</th><td>  <b>if</b> (!<a class="local col6 ref" href="#616SrcEVT" title='SrcEVT' data-ref="616SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2763">2763</th><td>  <b>if</b> (!<a class="local col7 ref" href="#617DestEVT" title='DestEVT' data-ref="617DestEVT">DestEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="618SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="618SrcVT">SrcVT</dfn> = <a class="local col6 ref" href="#616SrcEVT" title='SrcEVT' data-ref="616SrcEVT">SrcEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="2766">2766</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="619DestVT" title='DestVT' data-type='llvm::MVT' data-ref="619DestVT">DestVT</dfn> = <a class="local col7 ref" href="#617DestEVT" title='DestEVT' data-ref="617DestEVT">DestEVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="2767">2767</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="620ResultReg" title='ResultReg' data-type='unsigned int' data-ref="620ResultReg">ResultReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::ARMFastISel::ARMEmitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b">ARMEmitIntExt</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#618SrcVT" title='SrcVT' data-ref="618SrcVT">SrcVT</a>, <a class="local col5 ref" href="#615SrcReg" title='SrcReg' data-ref="615SrcReg">SrcReg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#619DestVT" title='DestVT' data-ref="619DestVT">DestVT</a>, <a class="local col4 ref" href="#614isZExt" title='isZExt' data-ref="614isZExt">isZExt</a>);</td></tr>
<tr><th id="2768">2768</th><td>  <b>if</b> (<a class="local col0 ref" href="#620ResultReg" title='ResultReg' data-ref="620ResultReg">ResultReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2769">2769</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col0 ref" href="#610I" title='I' data-ref="610I">I</a>, <a class="local col0 ref" href="#620ResultReg" title='ResultReg' data-ref="620ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2770">2770</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2771">2771</th><td>}</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMFastISel::SelectShift' data-type='bool (anonymous namespace)::ARMFastISel::SelectShift(const llvm::Instruction * I, ARM_AM::ShiftOpc ShiftTy)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE">SelectShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col1 decl" id="621I" title='I' data-type='const llvm::Instruction *' data-ref="621I">I</dfn>,</td></tr>
<tr><th id="2774">2774</th><td>                              <span class="namespace">ARM_AM::</span><a class="type" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc" title='llvm::ARM_AM::ShiftOpc' data-ref="llvm::ARM_AM::ShiftOpc">ShiftOpc</a> <dfn class="local col2 decl" id="622ShiftTy" title='ShiftTy' data-type='ARM_AM::ShiftOpc' data-ref="622ShiftTy">ShiftTy</dfn>) {</td></tr>
<tr><th id="2775">2775</th><td>  <i>// We handle thumb2 mode by target independent selector</i></td></tr>
<tr><th id="2776">2776</th><td><i>  // or SelectionDAG ISel.</i></td></tr>
<tr><th id="2777">2777</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::isThumb2" title='(anonymous namespace)::ARMFastISel::isThumb2' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::isThumb2">isThumb2</a>)</td></tr>
<tr><th id="2778">2778</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2779">2779</th><td></td></tr>
<tr><th id="2780">2780</th><td>  <i>// Only handle i32 now.</i></td></tr>
<tr><th id="2781">2781</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="623DestVT" title='DestVT' data-type='llvm::EVT' data-ref="623DestVT">DestVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col1 ref" href="#621I" title='I' data-ref="621I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="2782">2782</th><td>  <b>if</b> (<a class="local col3 ref" href="#623DestVT" title='DestVT' data-ref="623DestVT">DestVT</a> <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>)</td></tr>
<tr><th id="2783">2783</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2784">2784</th><td></td></tr>
<tr><th id="2785">2785</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="624Opc" title='Opc' data-type='unsigned int' data-ref="624Opc">Opc</dfn> = ARM::<span class='error' title="no member named &apos;MOVsr&apos; in namespace &apos;llvm::ARM&apos;">MOVsr</span>;</td></tr>
<tr><th id="2786">2786</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="625ShiftImm" title='ShiftImm' data-type='unsigned int' data-ref="625ShiftImm">ShiftImm</dfn>;</td></tr>
<tr><th id="2787">2787</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="626Src2Value" title='Src2Value' data-type='llvm::Value *' data-ref="626Src2Value">Src2Value</dfn> = <a class="local col1 ref" href="#621I" title='I' data-ref="621I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2788">2788</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col7 decl" id="627CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="627CI"><a class="local col7 ref" href="#627CI" title='CI' data-ref="627CI">CI</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#626Src2Value" title='Src2Value' data-ref="626Src2Value">Src2Value</a>)) {</td></tr>
<tr><th id="2789">2789</th><td>    <a class="local col5 ref" href="#625ShiftImm" title='ShiftImm' data-ref="625ShiftImm">ShiftImm</a> = <a class="local col7 ref" href="#627CI" title='CI' data-ref="627CI">CI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td>    <i>// Fall back to selection DAG isel if the shift amount</i></td></tr>
<tr><th id="2792">2792</th><td><i>    // is zero or greater than the width of the value type.</i></td></tr>
<tr><th id="2793">2793</th><td>    <b>if</b> (<a class="local col5 ref" href="#625ShiftImm" title='ShiftImm' data-ref="625ShiftImm">ShiftImm</a> == <var>0</var> || <a class="local col5 ref" href="#625ShiftImm" title='ShiftImm' data-ref="625ShiftImm">ShiftImm</a> &gt;=<var>32</var>)</td></tr>
<tr><th id="2794">2794</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2795">2795</th><td></td></tr>
<tr><th id="2796">2796</th><td>    Opc = ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>;</td></tr>
<tr><th id="2797">2797</th><td>  }</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="628Src1Value" title='Src1Value' data-type='llvm::Value *' data-ref="628Src1Value">Src1Value</dfn> = <a class="local col1 ref" href="#621I" title='I' data-ref="621I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2800">2800</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="629Reg1" title='Reg1' data-type='unsigned int' data-ref="629Reg1">Reg1</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#628Src1Value" title='Src1Value' data-ref="628Src1Value">Src1Value</a>);</td></tr>
<tr><th id="2801">2801</th><td>  <b>if</b> (<a class="local col9 ref" href="#629Reg1" title='Reg1' data-ref="629Reg1">Reg1</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2802">2802</th><td></td></tr>
<tr><th id="2803">2803</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="630Reg2" title='Reg2' data-type='unsigned int' data-ref="630Reg2">Reg2</dfn> = <var>0</var>;</td></tr>
<tr><th id="2804">2804</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;MOVsr&apos; in namespace &apos;llvm::ARM&apos;">MOVsr</span>) {</td></tr>
<tr><th id="2805">2805</th><td>    <a class="local col0 ref" href="#630Reg2" title='Reg2' data-ref="630Reg2">Reg2</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#626Src2Value" title='Src2Value' data-ref="626Src2Value">Src2Value</a>);</td></tr>
<tr><th id="2806">2806</th><td>    <b>if</b> (<a class="local col0 ref" href="#630Reg2" title='Reg2' data-ref="630Reg2">Reg2</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2807">2807</th><td>  }</td></tr>
<tr><th id="2808">2808</th><td></td></tr>
<tr><th id="2809">2809</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="631ResultReg" title='ResultReg' data-type='unsigned int' data-ref="631ResultReg">ResultReg</dfn> = createResultReg(&amp;ARM::<span class='error' title="no member named &apos;GPRnopcRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRnopcRegClass</span>);</td></tr>
<tr><th id="2810">2810</th><td>  <b>if</b>(<a class="local col1 ref" href="#631ResultReg" title='ResultReg' data-ref="631ResultReg">ResultReg</a> == <var>0</var>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="632MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="632MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2813">2813</th><td>                                    <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#624Opc" title='Opc' data-ref="624Opc">Opc</a>), <a class="local col1 ref" href="#631ResultReg" title='ResultReg' data-ref="631ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2814">2814</th><td>                            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#629Reg1" title='Reg1' data-ref="629Reg1">Reg1</a>);</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;MOVsi&apos; in namespace &apos;llvm::ARM&apos;">MOVsi</span>)</td></tr>
<tr><th id="2817">2817</th><td>    <a class="local col2 ref" href="#632MIB" title='MIB' data-ref="632MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col2 ref" href="#622ShiftTy" title='ShiftTy' data-ref="622ShiftTy">ShiftTy</a>, <a class="local col5 ref" href="#625ShiftImm" title='ShiftImm' data-ref="625ShiftImm">ShiftImm</a>));</td></tr>
<tr><th id="2818">2818</th><td>  <b>else</b> <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;MOVsr&apos; in namespace &apos;llvm::ARM&apos;">MOVsr</span>) {</td></tr>
<tr><th id="2819">2819</th><td>    <a class="local col2 ref" href="#632MIB" title='MIB' data-ref="632MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#630Reg2" title='Reg2' data-ref="630Reg2">Reg2</a>);</td></tr>
<tr><th id="2820">2820</th><td>    <a class="local col2 ref" href="#632MIB" title='MIB' data-ref="632MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<a class="local col2 ref" href="#622ShiftTy" title='ShiftTy' data-ref="622ShiftTy">ShiftTy</a>, <var>0</var>));</td></tr>
<tr><th id="2821">2821</th><td>  }</td></tr>
<tr><th id="2822">2822</th><td></td></tr>
<tr><th id="2823">2823</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col2 ref" href="#632MIB" title='MIB' data-ref="632MIB">MIB</a>);</td></tr>
<tr><th id="2824">2824</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<a class="local col1 ref" href="#621I" title='I' data-ref="621I">I</a>, <a class="local col1 ref" href="#631ResultReg" title='ResultReg' data-ref="631ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2825">2825</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2826">2826</th><td>}</td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td><i  data-doc="_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE">// TODO: SoftFP support.</i></td></tr>
<tr><th id="2829">2829</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::ARMFastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="633I" title='I' data-type='const llvm::Instruction *' data-ref="633I">I</dfn>) {</td></tr>
<tr><th id="2830">2830</th><td>  <b>switch</b> (<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2831">2831</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#172" title='llvm::Instruction::MemoryOps::Load' data-ref="llvm::Instruction::MemoryOps::Load">Load</a>:</td></tr>
<tr><th id="2832">2832</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10SelectLoadEPKN4llvm11InstructionE">SelectLoad</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2833">2833</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#173" title='llvm::Instruction::MemoryOps::Store' data-ref="llvm::Instruction::MemoryOps::Store">Store</a>:</td></tr>
<tr><th id="2834">2834</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectStore' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectStoreEPKN4llvm11InstructionE">SelectStore</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2835">2835</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#128" title='llvm::Instruction::TermOps::Br' data-ref="llvm::Instruction::TermOps::Br">Br</a>:</td></tr>
<tr><th id="2836">2836</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectBranchEPKN4llvm11InstructionE">SelectBranch</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2837">2837</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#130" title='llvm::Instruction::TermOps::IndirectBr' data-ref="llvm::Instruction::TermOps::IndirectBr">IndirectBr</a>:</td></tr>
<tr><th id="2838">2838</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16SelectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectIndirectBr' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectIndirectBrEPKN4llvm11InstructionE">SelectIndirectBr</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2839">2839</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#206" title='llvm::Instruction::OtherOps::ICmp' data-ref="llvm::Instruction::OtherOps::ICmp">ICmp</a>:</td></tr>
<tr><th id="2840">2840</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#207" title='llvm::Instruction::OtherOps::FCmp' data-ref="llvm::Instruction::OtherOps::FCmp">FCmp</a>:</td></tr>
<tr><th id="2841">2841</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectCmpEPKN4llvm11InstructionE">SelectCmp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2842">2842</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#192" title='llvm::Instruction::CastOps::FPExt' data-ref="llvm::Instruction::CastOps::FPExt">FPExt</a>:</td></tr>
<tr><th id="2843">2843</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectFPExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPExtEPKN4llvm11InstructionE">SelectFPExt</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2844">2844</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#191" title='llvm::Instruction::CastOps::FPTrunc' data-ref="llvm::Instruction::CastOps::FPTrunc">FPTrunc</a>:</td></tr>
<tr><th id="2845">2845</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel13SelectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectFPTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel13SelectFPTruncEPKN4llvm11InstructionE">SelectFPTrunc</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2846">2846</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#190" title='llvm::Instruction::CastOps::SIToFP' data-ref="llvm::Instruction::CastOps::SIToFP">SIToFP</a>:</td></tr>
<tr><th id="2847">2847</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectIToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>true</b>);</td></tr>
<tr><th id="2848">2848</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#189" title='llvm::Instruction::CastOps::UIToFP' data-ref="llvm::Instruction::CastOps::UIToFP">UIToFP</a>:</td></tr>
<tr><th id="2849">2849</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectIToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectIToFPEPKN4llvm11InstructionEb">SelectIToFP</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>false</b>);</td></tr>
<tr><th id="2850">2850</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#188" title='llvm::Instruction::CastOps::FPToSI' data-ref="llvm::Instruction::CastOps::FPToSI">FPToSI</a>:</td></tr>
<tr><th id="2851">2851</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectFPToI' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>true</b>);</td></tr>
<tr><th id="2852">2852</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#187" title='llvm::Instruction::CastOps::FPToUI' data-ref="llvm::Instruction::CastOps::FPToUI">FPToUI</a>:</td></tr>
<tr><th id="2853">2853</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectFPToI' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectFPToIEPKN4llvm11InstructionEb">SelectFPToI</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>false</b>);</td></tr>
<tr><th id="2854">2854</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::BinaryOps::Add' data-ref="llvm::Instruction::BinaryOps::Add">Add</a>:</td></tr>
<tr><th id="2855">2855</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryIntOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::ADD" title='llvm::ISD::NodeType::ADD' data-ref="llvm::ISD::NodeType::ADD">ADD</a>);</td></tr>
<tr><th id="2856">2856</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#165" title='llvm::Instruction::BinaryOps::Or' data-ref="llvm::Instruction::BinaryOps::Or">Or</a>:</td></tr>
<tr><th id="2857">2857</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryIntOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::OR" title='llvm::ISD::NodeType::OR' data-ref="llvm::ISD::NodeType::OR">OR</a>);</td></tr>
<tr><th id="2858">2858</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#149" title='llvm::Instruction::BinaryOps::Sub' data-ref="llvm::Instruction::BinaryOps::Sub">Sub</a>:</td></tr>
<tr><th id="2859">2859</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryIntOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj">SelectBinaryIntOp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::SUB" title='llvm::ISD::NodeType::SUB' data-ref="llvm::ISD::NodeType::SUB">SUB</a>);</td></tr>
<tr><th id="2860">2860</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#148" title='llvm::Instruction::BinaryOps::FAdd' data-ref="llvm::Instruction::BinaryOps::FAdd">FAdd</a>:</td></tr>
<tr><th id="2861">2861</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryFPOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj">SelectBinaryFPOp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FADD" title='llvm::ISD::NodeType::FADD' data-ref="llvm::ISD::NodeType::FADD">FADD</a>);</td></tr>
<tr><th id="2862">2862</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#150" title='llvm::Instruction::BinaryOps::FSub' data-ref="llvm::Instruction::BinaryOps::FSub">FSub</a>:</td></tr>
<tr><th id="2863">2863</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryFPOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj">SelectBinaryFPOp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FSUB" title='llvm::ISD::NodeType::FSUB' data-ref="llvm::ISD::NodeType::FSUB">FSUB</a>);</td></tr>
<tr><th id="2864">2864</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#152" title='llvm::Instruction::BinaryOps::FMul' data-ref="llvm::Instruction::BinaryOps::FMul">FMul</a>:</td></tr>
<tr><th id="2865">2865</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj" title='(anonymous namespace)::ARMFastISel::SelectBinaryFPOp' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel16SelectBinaryFPOpEPKN4llvm11InstructionEj">SelectBinaryFPOp</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::FMUL" title='llvm::ISD::NodeType::FMUL' data-ref="llvm::ISD::NodeType::FMUL">FMUL</a>);</td></tr>
<tr><th id="2866">2866</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#154" title='llvm::Instruction::BinaryOps::SDiv' data-ref="llvm::Instruction::BinaryOps::SDiv">SDiv</a>:</td></tr>
<tr><th id="2867">2867</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectDiv' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb">SelectDiv</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>true</b>);</td></tr>
<tr><th id="2868">2868</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#153" title='llvm::Instruction::BinaryOps::UDiv' data-ref="llvm::Instruction::BinaryOps::UDiv">UDiv</a>:</td></tr>
<tr><th id="2869">2869</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectDiv' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectDivEPKN4llvm11InstructionEb">SelectDiv</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>false</b>);</td></tr>
<tr><th id="2870">2870</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#157" title='llvm::Instruction::BinaryOps::SRem' data-ref="llvm::Instruction::BinaryOps::SRem">SRem</a>:</td></tr>
<tr><th id="2871">2871</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectRem' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb">SelectRem</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>true</b>);</td></tr>
<tr><th id="2872">2872</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#156" title='llvm::Instruction::BinaryOps::URem' data-ref="llvm::Instruction::BinaryOps::URem">URem</a>:</td></tr>
<tr><th id="2873">2873</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb" title='(anonymous namespace)::ARMFastISel::SelectRem' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRemEPKN4llvm11InstructionEb">SelectRem</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <i>/*isSigned*/</i> <b>false</b>);</td></tr>
<tr><th id="2874">2874</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#209" title='llvm::Instruction::OtherOps::Call' data-ref="llvm::Instruction::OtherOps::Call">Call</a>:</td></tr>
<tr><th id="2875">2875</th><td>      <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col4 decl" id="634II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="634II"><a class="local col4 ref" href="#634II" title='II' data-ref="634II">II</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>))</td></tr>
<tr><th id="2876">2876</th><td>        <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel19SelectIntrinsicCallERKN4llvm13IntrinsicInstE" title='(anonymous namespace)::ARMFastISel::SelectIntrinsicCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel19SelectIntrinsicCallERKN4llvm13IntrinsicInstE">SelectIntrinsicCall</a>(*<a class="local col4 ref" href="#634II" title='II' data-ref="634II">II</a>);</td></tr>
<tr><th id="2877">2877</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc" title='(anonymous namespace)::ARMFastISel::SelectCall' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel10SelectCallEPKN4llvm11InstructionEPKc">SelectCall</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2878">2878</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#210" title='llvm::Instruction::OtherOps::Select' data-ref="llvm::Instruction::OtherOps::Select">Select</a>:</td></tr>
<tr><th id="2879">2879</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectSelectEPKN4llvm11InstructionE">SelectSelect</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2880">2880</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#127" title='llvm::Instruction::TermOps::Ret' data-ref="llvm::Instruction::TermOps::Ret">Ret</a>:</td></tr>
<tr><th id="2881">2881</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectRet' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel9SelectRetEPKN4llvm11InstructionE">SelectRet</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2882">2882</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#184" title='llvm::Instruction::CastOps::Trunc' data-ref="llvm::Instruction::CastOps::Trunc">Trunc</a>:</td></tr>
<tr><th id="2883">2883</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectTruncEPKN4llvm11InstructionE">SelectTrunc</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2884">2884</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#185" title='llvm::Instruction::CastOps::ZExt' data-ref="llvm::Instruction::CastOps::ZExt">ZExt</a>:</td></tr>
<tr><th id="2885">2885</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#186" title='llvm::Instruction::CastOps::SExt' data-ref="llvm::Instruction::CastOps::SExt">SExt</a>:</td></tr>
<tr><th id="2886">2886</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::ARMFastISel::SelectIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel12SelectIntExtEPKN4llvm11InstructionE">SelectIntExt</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>);</td></tr>
<tr><th id="2887">2887</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::BinaryOps::Shl' data-ref="llvm::Instruction::BinaryOps::Shl">Shl</a>:</td></tr>
<tr><th id="2888">2888</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMFastISel::SelectShift' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE">SelectShift</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsl" title='llvm::ARM_AM::ShiftOpc::lsl' data-ref="llvm::ARM_AM::ShiftOpc::lsl">lsl</a>);</td></tr>
<tr><th id="2889">2889</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::BinaryOps::LShr' data-ref="llvm::Instruction::BinaryOps::LShr">LShr</a>:</td></tr>
<tr><th id="2890">2890</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMFastISel::SelectShift' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE">SelectShift</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::lsr" title='llvm::ARM_AM::ShiftOpc::lsr' data-ref="llvm::ARM_AM::ShiftOpc::lsr">lsr</a>);</td></tr>
<tr><th id="2891">2891</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::BinaryOps::AShr' data-ref="llvm::Instruction::BinaryOps::AShr">AShr</a>:</td></tr>
<tr><th id="2892">2892</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE" title='(anonymous namespace)::ARMFastISel::SelectShift' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE">SelectShift</a>(<a class="local col3 ref" href="#633I" title='I' data-ref="633I">I</a>, <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::ShiftOpc::asr" title='llvm::ARM_AM::ShiftOpc::asr' data-ref="llvm::ARM_AM::ShiftOpc::asr">asr</a>);</td></tr>
<tr><th id="2893">2893</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2894">2894</th><td>  }</td></tr>
<tr><th id="2895">2895</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2896">2896</th><td>}</td></tr>
<tr><th id="2897">2897</th><td></td></tr>
<tr><th id="2898">2898</th><td><i>// This table describes sign- and zero-extend instructions which can be</i></td></tr>
<tr><th id="2899">2899</th><td><i>// folded into a preceding load. All of these extends have an immediate</i></td></tr>
<tr><th id="2900">2900</th><td><i>// (sometimes a mask and sometimes a shift) that's applied after</i></td></tr>
<tr><th id="2901">2901</th><td><i>// extension.</i></td></tr>
<tr><th id="2902">2902</th><td><em>static</em> <em>const</em> <b>struct</b> <dfn class="type def" id="FoldableLoadExtendsStruct" title='FoldableLoadExtendsStruct' data-ref="FoldableLoadExtendsStruct"><a class="type" href="#FoldableLoadExtendsStruct" title='FoldableLoadExtendsStruct' data-ref="FoldableLoadExtendsStruct">FoldableLoadExtendsStruct</a></dfn> {</td></tr>
<tr><th id="2903">2903</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="FoldableLoadExtendsStruct::Opc" title='FoldableLoadExtendsStruct::Opc' data-type='uint16_t [2]' data-ref="FoldableLoadExtendsStruct::Opc">Opc</dfn>[<var>2</var>];  <i  data-doc="FoldableLoadExtendsStruct::Opc">// ARM, Thumb.</i></td></tr>
<tr><th id="2904">2904</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="FoldableLoadExtendsStruct::ExpectedImm" title='FoldableLoadExtendsStruct::ExpectedImm' data-type='uint8_t' data-ref="FoldableLoadExtendsStruct::ExpectedImm">ExpectedImm</dfn>;</td></tr>
<tr><th id="2905">2905</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="FoldableLoadExtendsStruct::isZExt" title='FoldableLoadExtendsStruct::isZExt' data-type='uint8_t' data-ref="FoldableLoadExtendsStruct::isZExt">isZExt</dfn>     : <var>1</var>;</td></tr>
<tr><th id="2906">2906</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="FoldableLoadExtendsStruct::ExpectedVT" title='FoldableLoadExtendsStruct::ExpectedVT' data-type='uint8_t' data-ref="FoldableLoadExtendsStruct::ExpectedVT">ExpectedVT</dfn> : <var>7</var>;</td></tr>
<tr><th id="2907">2907</th><td>} <dfn class="tu decl def" id="FoldableLoadExtends" title='FoldableLoadExtends' data-type='const struct FoldableLoadExtendsStruct []' data-ref="FoldableLoadExtends">FoldableLoadExtends</dfn>[] = {</td></tr>
<tr><th id="2908">2908</th><td>  { { ARM::<span class='error' title="no member named &apos;SXTH&apos; in namespace &apos;llvm::ARM&apos;">SXTH</span>,  ARM::<span class='error' title="no member named &apos;t2SXTH&apos; in namespace &apos;llvm::ARM&apos;">t2SXTH</span>  },   <var>0</var>, <var>0</var>, MVT::i16 },</td></tr>
<tr><th id="2909">2909</th><td>  { { ARM::<span class='error' title="no member named &apos;UXTH&apos; in namespace &apos;llvm::ARM&apos;">UXTH</span>,  ARM::<span class='error' title="no member named &apos;t2UXTH&apos; in namespace &apos;llvm::ARM&apos;">t2UXTH</span>  },   <var>0</var>, <var>1</var>, MVT::i16 },</td></tr>
<tr><th id="2910">2910</th><td>  { { ARM::<span class='error' title="no member named &apos;ANDri&apos; in namespace &apos;llvm::ARM&apos;">ANDri</span>, ARM::<span class='error' title="no member named &apos;t2ANDri&apos; in namespace &apos;llvm::ARM&apos;">t2ANDri</span> }, <var>255</var>, <var>1</var>, MVT::i8  },</td></tr>
<tr><th id="2911">2911</th><td>  { { ARM::<span class='error' title="no member named &apos;SXTB&apos; in namespace &apos;llvm::ARM&apos;">SXTB</span>,  ARM::<span class='error' title="no member named &apos;t2SXTB&apos; in namespace &apos;llvm::ARM&apos;">t2SXTB</span>  },   <var>0</var>, <var>0</var>, MVT::i8  },</td></tr>
<tr><th id="2912">2912</th><td>  { { ARM::<span class='error' title="no member named &apos;UXTB&apos; in namespace &apos;llvm::ARM&apos;">UXTB</span>,  ARM::<span class='error' title="no member named &apos;t2UXTB&apos; in namespace &apos;llvm::ARM&apos;">t2UXTB</span>  },   <var>0</var>, <var>1</var>, MVT::i8  }</td></tr>
<tr><th id="2913">2913</th><td>};</td></tr>
<tr><th id="2914">2914</th><td></td></tr>
<tr><th id="2915">2915</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">/// The specified machine instr operand is a vreg, and that</i></td></tr>
<tr><th id="2916">2916</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">/// vreg is being provided by the specified load instruction.  If possible,</i></td></tr>
<tr><th id="2917">2917</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">/// try to fold the load as an operand to the instruction, returning true if</i></td></tr>
<tr><th id="2918">2918</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">/// successful.</i></td></tr>
<tr><th id="2919">2919</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE" title='(anonymous namespace)::ARMFastISel::tryToFoldLoadIntoMI' data-type='bool (anonymous namespace)::ARMFastISel::tryToFoldLoadIntoMI(llvm::MachineInstr * MI, unsigned int OpNo, const llvm::LoadInst * LI)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel19tryToFoldLoadIntoMIEPN4llvm12MachineInstrEjPKNS1_8LoadInstE">tryToFoldLoadIntoMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="635MI" title='MI' data-type='llvm::MachineInstr *' data-ref="635MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="636OpNo" title='OpNo' data-type='unsigned int' data-ref="636OpNo">OpNo</dfn>,</td></tr>
<tr><th id="2920">2920</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col7 decl" id="637LI" title='LI' data-type='const llvm::LoadInst *' data-ref="637LI">LI</dfn>) {</td></tr>
<tr><th id="2921">2921</th><td>  <i>// Verify we have a legal type before going any further.</i></td></tr>
<tr><th id="2922">2922</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="638VT" title='VT' data-type='llvm::MVT' data-ref="638VT">VT</dfn>;</td></tr>
<tr><th id="2923">2923</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::isLoadTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15isLoadTypeLegalEPN4llvm4TypeERNS1_3MVTE">isLoadTypeLegal</a>(<a class="local col7 ref" href="#637LI" title='LI' data-ref="637LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col8 ref" href="#638VT" title='VT' data-ref="638VT">VT</a></span>))</td></tr>
<tr><th id="2924">2924</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2925">2925</th><td></td></tr>
<tr><th id="2926">2926</th><td>  <i>// Combine load followed by zero- or sign-extend.</i></td></tr>
<tr><th id="2927">2927</th><td><i>  // ldrb r1, [r0]       ldrb r1, [r0]</i></td></tr>
<tr><th id="2928">2928</th><td><i>  // uxtb r2, r1     =&gt;</i></td></tr>
<tr><th id="2929">2929</th><td><i>  // mov  r3, r2         mov  r3, r1</i></td></tr>
<tr><th id="2930">2930</th><td>  <b>if</b> (<a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <var>3</var> || !<a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2931">2931</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2932">2932</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="639Imm" title='Imm' data-type='const uint64_t' data-ref="639Imm">Imm</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2933">2933</th><td></td></tr>
<tr><th id="2934">2934</th><td>  <em>bool</em> <dfn class="local col0 decl" id="640Found" title='Found' data-type='bool' data-ref="640Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="2935">2935</th><td>  <em>bool</em> <dfn class="local col1 decl" id="641isZExt" title='isZExt' data-type='bool' data-ref="641isZExt">isZExt</dfn>;</td></tr>
<tr><th id="2936">2936</th><td>  <b>for</b> (<em>const</em> FoldableLoadExtendsStruct &amp;FLE : <span class='error' title="cannot use incomplete type &apos;const struct FoldableLoadExtendsStruct []&apos; as a range">FoldableLoadExtends</span>) {</td></tr>
<tr><th id="2937">2937</th><td>    <b>if</b> (FLE.Opc[isThumb2] == MI-&gt;getOpcode() &amp;&amp;</td></tr>
<tr><th id="2938">2938</th><td>        (uint64_t)FLE.ExpectedImm == Imm &amp;&amp;</td></tr>
<tr><th id="2939">2939</th><td>        MVT((MVT::SimpleValueType)FLE.ExpectedVT) == VT) {</td></tr>
<tr><th id="2940">2940</th><td>      Found = <b>true</b>;</td></tr>
<tr><th id="2941">2941</th><td>      isZExt = FLE.isZExt;</td></tr>
<tr><th id="2942">2942</th><td>    }</td></tr>
<tr><th id="2943">2943</th><td>  }</td></tr>
<tr><th id="2944">2944</th><td>  <b>if</b> (!<a class="local col0 ref" href="#640Found" title='Found' data-ref="640Found">Found</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2945">2945</th><td></td></tr>
<tr><th id="2946">2946</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="2947">2947</th><td>  <a class="tu type" href="#(anonymousnamespace)::Address" title='(anonymous namespace)::Address' data-ref="(anonymousnamespace)::Address">Address</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_17AddressC1Ev" title='(anonymous namespace)::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_17AddressC1Ev"></a><dfn class="local col2 decl" id="642Addr" title='Addr' data-type='(anonymous namespace)::Address' data-ref="642Addr">Addr</dfn>;</td></tr>
<tr><th id="2948">2948</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE" title='(anonymous namespace)::ARMFastISel::ARMComputeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel17ARMComputeAddressEPKN4llvm5ValueERNS_7AddressE">ARMComputeAddress</a>(<a class="local col7 ref" href="#637LI" title='LI' data-ref="637LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col2 ref" href="#642Addr" title='Addr' data-ref="642Addr">Addr</a></span>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2949">2949</th><td></td></tr>
<tr><th id="2950">2950</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="643ResultReg" title='ResultReg' data-type='unsigned int' data-ref="643ResultReg">ResultReg</dfn> = <a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2951">2951</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb" title='(anonymous namespace)::ARMFastISel::ARMEmitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel11ARMEmitLoadEN4llvm3MVTERjRNS_7AddressEjbb">ARMEmitLoad</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#638VT" title='VT' data-ref="638VT">VT</a>, <span class='refarg'><a class="local col3 ref" href="#643ResultReg" title='ResultReg' data-ref="643ResultReg">ResultReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#642Addr" title='Addr' data-ref="642Addr">Addr</a></span>, <a class="local col7 ref" href="#637LI" title='LI' data-ref="637LI">LI</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm8LoadInst12getAlignmentEv" title='llvm::LoadInst::getAlignment' data-ref="_ZNK4llvm8LoadInst12getAlignmentEv">getAlignment</a>(), <a class="local col1 ref" href="#641isZExt" title='isZExt' data-ref="641isZExt">isZExt</a>, <b>false</b>))</td></tr>
<tr><th id="2952">2952</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2953">2953</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="644I" title='I' data-type='MachineBasicBlock::iterator' data-ref="644I">I</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col5 ref" href="#635MI" title='MI' data-ref="635MI">MI</a>);</td></tr>
<tr><th id="2954">2954</th><td>  <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#644I" title='I' data-ref="644I">I</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#644I" title='I' data-ref="644I">I</a>));</td></tr>
<tr><th id="2955">2955</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2956">2956</th><td>}</td></tr>
<tr><th id="2957">2957</th><td></td></tr>
<tr><th id="2958">2958</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueEjNS1_3MVTE" title='(anonymous namespace)::ARMFastISel::ARMLowerPICELF' data-type='unsigned int (anonymous namespace)::ARMFastISel::ARMLowerPICELF(const llvm::GlobalValue * GV, unsigned int Align, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_111ARMFastISel14ARMLowerPICELFEPKN4llvm11GlobalValueEjNS1_3MVTE">ARMLowerPICELF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col5 decl" id="645GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="645GV">GV</dfn>,</td></tr>
<tr><th id="2959">2959</th><td>                                     <em>unsigned</em> <dfn class="local col6 decl" id="646Align" title='Align' data-type='unsigned int' data-ref="646Align">Align</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="647VT" title='VT' data-type='llvm::MVT' data-ref="647VT">VT</dfn>) {</td></tr>
<tr><th id="2960">2960</th><td>  <em>bool</em> <dfn class="local col8 decl" id="648UseGOT_PREL" title='UseGOT_PREL' data-type='bool' data-ref="648UseGOT_PREL">UseGOT_PREL</dfn> = !<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TM" title='(anonymous namespace)::ARMFastISel::TM' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE" title='llvm::TargetMachine::shouldAssumeDSOLocal' data-ref="_ZNK4llvm13TargetMachine20shouldAssumeDSOLocalERKNS_6ModuleEPKNS_11GlobalValueE">shouldAssumeDSOLocal</a>(*<a class="local col5 ref" href="#645GV" title='GV' data-ref="645GV">GV</a>-&gt;<a class="ref" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>(), <a class="local col5 ref" href="#645GV" title='GV' data-ref="645GV">GV</a>);</td></tr>
<tr><th id="2961">2961</th><td></td></tr>
<tr><th id="2962">2962</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> *<dfn class="local col9 decl" id="649Context" title='Context' data-type='llvm::LLVMContext *' data-ref="649Context">Context</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="2963">2963</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="650ARMPCLabelIndex" title='ARMPCLabelIndex' data-type='unsigned int' data-ref="650ARMPCLabelIndex">ARMPCLabelIndex</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::AFI" title='(anonymous namespace)::ARMFastISel::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="2964">2964</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="651PCAdj" title='PCAdj' data-type='unsigned int' data-ref="651PCAdj">PCAdj</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <var>4</var> : <var>8</var>;</td></tr>
<tr><th id="2965">2965</th><td>  <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolValue" title='llvm::ARMConstantPoolValue' data-ref="llvm::ARMConstantPoolValue">ARMConstantPoolValue</a> *<dfn class="local col2 decl" id="652CPV" title='CPV' data-type='llvm::ARMConstantPoolValue *' data-ref="652CPV">CPV</dfn> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb">Create</a>(</td></tr>
<tr><th id="2966">2966</th><td>      <a class="local col5 ref" href="#645GV" title='GV' data-ref="645GV">GV</a>, <a class="local col0 ref" href="#650ARMPCLabelIndex" title='ARMPCLabelIndex' data-ref="650ARMPCLabelIndex">ARMPCLabelIndex</a>, <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPKind::CPValue" title='llvm::ARMCP::ARMCPKind::CPValue' data-ref="llvm::ARMCP::ARMCPKind::CPValue">CPValue</a>, <a class="local col1 ref" href="#651PCAdj" title='PCAdj' data-ref="651PCAdj">PCAdj</a>,</td></tr>
<tr><th id="2967">2967</th><td>      <a class="local col8 ref" href="#648UseGOT_PREL" title='UseGOT_PREL' data-ref="648UseGOT_PREL">UseGOT_PREL</a> ? <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPModifier::GOT_PREL" title='llvm::ARMCP::ARMCPModifier::GOT_PREL' data-ref="llvm::ARMCP::ARMCPModifier::GOT_PREL">GOT_PREL</a> : <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::ARMCPModifier::no_modifier" title='llvm::ARMCP::ARMCPModifier::no_modifier' data-ref="llvm::ARMCP::ARMCPModifier::no_modifier">no_modifier</a>,</td></tr>
<tr><th id="2968">2968</th><td>      <i>/*AddCurrentAddress=*/</i><a class="local col8 ref" href="#648UseGOT_PREL" title='UseGOT_PREL' data-ref="648UseGOT_PREL">UseGOT_PREL</a>);</td></tr>
<tr><th id="2969">2969</th><td></td></tr>
<tr><th id="2970">2970</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="653ConstAlign" title='ConstAlign' data-type='unsigned int' data-ref="653ConstAlign">ConstAlign</dfn> =</td></tr>
<tr><th id="2971">2971</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlignment' data-ref="_ZNK4llvm10DataLayout20getPrefTypeAlignmentEPNS_4TypeE">getPrefTypeAlignment</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a>::<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type13getInt32PtrTyERNS_11LLVMContextEj" title='llvm::Type::getInt32PtrTy' data-ref="_ZN4llvm4Type13getInt32PtrTyERNS_11LLVMContextEj">getInt32PtrTy</a>(<span class='refarg'>*<a class="local col9 ref" href="#649Context" title='Context' data-ref="649Context">Context</a></span>));</td></tr>
<tr><th id="2972">2972</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654Idx" title='Idx' data-type='unsigned int' data-ref="654Idx">Idx</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueEj">getConstantPoolIndex</a>(<a class="local col2 ref" href="#652CPV" title='CPV' data-ref="652CPV">CPV</a>, <a class="local col3 ref" href="#653ConstAlign" title='ConstAlign' data-ref="653ConstAlign">ConstAlign</a>);</td></tr>
<tr><th id="2973">2973</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="655CPMMO" title='CPMMO' data-type='llvm::MachineMemOperand *' data-ref="655CPMMO">CPMMO</dfn> =</td></tr>
<tr><th id="2974">2974</th><td>      <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF">MF</a></span>),</td></tr>
<tr><th id="2975">2975</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>, <var>4</var>, <var>4</var>);</td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="656TempReg" title='TempReg' data-type='unsigned int' data-ref="656TempReg">TempReg</dfn> = MF-&gt;getRegInfo().createVirtualRegister(&amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span>);</td></tr>
<tr><th id="2978">2978</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="657Opc" title='Opc' data-type='unsigned int' data-ref="657Opc">Opc</dfn> = isThumb2 ? ARM::<span class='error' title="no member named &apos;t2LDRpci&apos; in namespace &apos;llvm::ARM&apos;">t2LDRpci</span> : ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>;</td></tr>
<tr><th id="2979">2979</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="658MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="658MIB">MIB</dfn> =</td></tr>
<tr><th id="2980">2980</th><td>      <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#657Opc" title='Opc' data-ref="657Opc">Opc</a>), <a class="local col6 ref" href="#656TempReg" title='TempReg' data-ref="656TempReg">TempReg</a>)</td></tr>
<tr><th id="2981">2981</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjih">addConstantPoolIndex</a>(<a class="local col4 ref" href="#654Idx" title='Idx' data-ref="654Idx">Idx</a>)</td></tr>
<tr><th id="2982">2982</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#655CPMMO" title='CPMMO' data-ref="655CPMMO">CPMMO</a>);</td></tr>
<tr><th id="2983">2983</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;LDRcp&apos; in namespace &apos;llvm::ARM&apos;">LDRcp</span>)</td></tr>
<tr><th id="2984">2984</th><td>    <a class="local col8 ref" href="#658MIB" title='MIB' data-ref="658MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2985">2985</th><td>  MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2986">2986</th><td></td></tr>
<tr><th id="2987">2987</th><td>  <i>// Fix the address by adding pc.</i></td></tr>
<tr><th id="2988">2988</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="659DestReg" title='DestReg' data-type='unsigned int' data-ref="659DestReg">DestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#647VT" title='VT' data-ref="647VT">VT</a>));</td></tr>
<tr><th id="2989">2989</th><td>  Opc = Subtarget-&gt;isThumb() ? ARM::<span class='error' title="no member named &apos;tPICADD&apos; in namespace &apos;llvm::ARM&apos;">tPICADD</span> : UseGOT_PREL ? ARM::<span class='error' title="no member named &apos;PICLDR&apos; in namespace &apos;llvm::ARM&apos;">PICLDR</span></td></tr>
<tr><th id="2990">2990</th><td>                                                          : ARM::<span class='error' title="no member named &apos;PICADD&apos; in namespace &apos;llvm::ARM&apos;">PICADD</span>;</td></tr>
<tr><th id="2991">2991</th><td>  <a class="local col9 ref" href="#659DestReg" title='DestReg' data-ref="659DestReg">DestReg</a> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#657Opc" title='Opc' data-ref="657Opc">Opc</a>), <a class="local col9 ref" href="#659DestReg" title='DestReg' data-ref="659DestReg">DestReg</a>, <var>0</var>);</td></tr>
<tr><th id="2992">2992</th><td>  <a class="local col8 ref" href="#658MIB" title='MIB' data-ref="658MIB">MIB</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>, <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#657Opc" title='Opc' data-ref="657Opc">Opc</a>), <a class="local col9 ref" href="#659DestReg" title='DestReg' data-ref="659DestReg">DestReg</a>)</td></tr>
<tr><th id="2993">2993</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#656TempReg" title='TempReg' data-ref="656TempReg">TempReg</a>)</td></tr>
<tr><th id="2994">2994</th><td>            .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#650ARMPCLabelIndex" title='ARMPCLabelIndex' data-ref="650ARMPCLabelIndex">ARMPCLabelIndex</a>);</td></tr>
<tr><th id="2995">2995</th><td></td></tr>
<tr><th id="2996">2996</th><td>  <b>if</b> (!Subtarget-&gt;isThumb())</td></tr>
<tr><th id="2997">2997</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="2998">2998</th><td></td></tr>
<tr><th id="2999">2999</th><td>  <b>if</b> (<a class="local col8 ref" href="#648UseGOT_PREL" title='UseGOT_PREL' data-ref="648UseGOT_PREL">UseGOT_PREL</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::Subtarget" title='(anonymous namespace)::ARMFastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::ARMFastISel::Subtarget">Subtarget</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()) {</td></tr>
<tr><th id="3000">3000</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="660NewDestReg" title='NewDestReg' data-type='unsigned int' data-ref="660NewDestReg">NewDestReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#647VT" title='VT' data-ref="647VT">VT</a>));</td></tr>
<tr><th id="3001">3001</th><td>    MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,</td></tr>
<tr><th id="3002">3002</th><td>                  TII.get(ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>), NewDestReg)</td></tr>
<tr><th id="3003">3003</th><td>              .addReg(DestReg)</td></tr>
<tr><th id="3004">3004</th><td>              .addImm(<var>0</var>);</td></tr>
<tr><th id="3005">3005</th><td>    <a class="local col9 ref" href="#659DestReg" title='DestReg' data-ref="659DestReg">DestReg</a> = <a class="local col0 ref" href="#660NewDestReg" title='NewDestReg' data-ref="660NewDestReg">NewDestReg</a>;</td></tr>
<tr><th id="3006">3006</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE" title='(anonymous namespace)::ARMFastISel::AddOptionalDefs' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISel15AddOptionalDefsERKN4llvm19MachineInstrBuilderE">AddOptionalDefs</a>(<a class="local col8 ref" href="#658MIB" title='MIB' data-ref="658MIB">MIB</a>);</td></tr>
<tr><th id="3007">3007</th><td>  }</td></tr>
<tr><th id="3008">3008</th><td>  <b>return</b> <a class="local col9 ref" href="#659DestReg" title='DestReg' data-ref="659DestReg">DestReg</a>;</td></tr>
<tr><th id="3009">3009</th><td>}</td></tr>
<tr><th id="3010">3010</th><td></td></tr>
<tr><th id="3011">3011</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv" title='(anonymous namespace)::ARMFastISel::fastLowerArguments' data-type='bool (anonymous namespace)::ARMFastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_111ARMFastISel18fastLowerArgumentsEv">fastLowerArguments</dfn>() {</td></tr>
<tr><th id="3012">3012</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="3013">3013</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3014">3014</th><td></td></tr>
<tr><th id="3015">3015</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col1 decl" id="661F" title='F' data-type='const llvm::Function *' data-ref="661F">F</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn">Fn</a>;</td></tr>
<tr><th id="3016">3016</th><td>  <b>if</b> (<a class="local col1 ref" href="#661F" title='F' data-ref="661F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="3017">3017</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3018">3018</th><td></td></tr>
<tr><th id="3019">3019</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="662CC" title='CC' data-type='CallingConv::ID' data-ref="662CC">CC</dfn> = <a class="local col1 ref" href="#661F" title='F' data-ref="661F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="3020">3020</th><td>  <b>switch</b> (<a class="local col2 ref" href="#662CC" title='CC' data-ref="662CC">CC</a>) {</td></tr>
<tr><th id="3021">3021</th><td>  <b>default</b>:</td></tr>
<tr><th id="3022">3022</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3023">3023</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Fast" title='llvm::CallingConv::Fast' data-ref="llvm::CallingConv::Fast">Fast</a>:</td></tr>
<tr><th id="3024">3024</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>:</td></tr>
<tr><th id="3025">3025</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ARM_AAPCS_VFP" title='llvm::CallingConv::ARM_AAPCS_VFP' data-ref="llvm::CallingConv::ARM_AAPCS_VFP">ARM_AAPCS_VFP</a>:</td></tr>
<tr><th id="3026">3026</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ARM_AAPCS" title='llvm::CallingConv::ARM_AAPCS' data-ref="llvm::CallingConv::ARM_AAPCS">ARM_AAPCS</a>:</td></tr>
<tr><th id="3027">3027</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ARM_APCS" title='llvm::CallingConv::ARM_APCS' data-ref="llvm::CallingConv::ARM_APCS">ARM_APCS</a>:</td></tr>
<tr><th id="3028">3028</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift">Swift</a>:</td></tr>
<tr><th id="3029">3029</th><td>    <b>break</b>;</td></tr>
<tr><th id="3030">3030</th><td>  }</td></tr>
<tr><th id="3031">3031</th><td></td></tr>
<tr><th id="3032">3032</th><td>  <i>// Only handle simple cases. i.e. Up to 4 i8/i16/i32 scalar arguments</i></td></tr>
<tr><th id="3033">3033</th><td><i>  // which are passed in r0 - r3.</i></td></tr>
<tr><th id="3034">3034</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> &amp;<dfn class="local col3 decl" id="663Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="663Arg">Arg</dfn> : <a class="local col1 ref" href="#661F" title='F' data-ref="661F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="3035">3035</th><td>    <b>if</b> (<a class="local col3 ref" href="#663Arg" title='Arg' data-ref="663Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument8getArgNoEv" title='llvm::Argument::getArgNo' data-ref="_ZNK4llvm8Argument8getArgNoEv">getArgNo</a>() &gt;= <var>4</var>)</td></tr>
<tr><th id="3036">3036</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td>    <b>if</b> (Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>) ||</td></tr>
<tr><th id="3039">3039</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;StructRet&apos; in &apos;llvm::Attribute&apos;">StructRet</span>) ||</td></tr>
<tr><th id="3040">3040</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SwiftSelf&apos; in &apos;llvm::Attribute&apos;">SwiftSelf</span>) ||</td></tr>
<tr><th id="3041">3041</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>) ||</td></tr>
<tr><th id="3042">3042</th><td>        Arg.hasAttribute(Attribute::<span class='error' title="no member named &apos;ByVal&apos; in &apos;llvm::Attribute&apos;">ByVal</span>))</td></tr>
<tr><th id="3043">3043</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3044">3044</th><td></td></tr>
<tr><th id="3045">3045</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col4 decl" id="664ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="664ArgTy">ArgTy</dfn> = <a class="local col3 ref" href="#663Arg" title='Arg' data-ref="663Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="3046">3046</th><td>    <b>if</b> (<a class="local col4 ref" href="#664ArgTy" title='ArgTy' data-ref="664ArgTy">ArgTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isStructTyEv" title='llvm::Type::isStructTy' data-ref="_ZNK4llvm4Type10isStructTyEv">isStructTy</a>() || <a class="local col4 ref" href="#664ArgTy" title='ArgTy' data-ref="664ArgTy">ArgTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isArrayTyEv" title='llvm::Type::isArrayTy' data-ref="_ZNK4llvm4Type9isArrayTyEv">isArrayTy</a>() || <a class="local col4 ref" href="#664ArgTy" title='ArgTy' data-ref="664ArgTy">ArgTy</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isVectorTyEv" title='llvm::Type::isVectorTy' data-ref="_ZNK4llvm4Type10isVectorTyEv">isVectorTy</a>())</td></tr>
<tr><th id="3047">3047</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3048">3048</th><td></td></tr>
<tr><th id="3049">3049</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="665ArgVT" title='ArgVT' data-type='llvm::EVT' data-ref="665ArgVT">ArgVT</dfn> = <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TLI" title='(anonymous namespace)::ARMFastISel::TLI' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TLI">TLI</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</a>, <a class="local col4 ref" href="#664ArgTy" title='ArgTy' data-ref="664ArgTy">ArgTy</a>);</td></tr>
<tr><th id="3050">3050</th><td>    <b>if</b> (!<a class="local col5 ref" href="#665ArgVT" title='ArgVT' data-ref="665ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3051">3051</th><td>    <b>switch</b> (<a class="local col5 ref" href="#665ArgVT" title='ArgVT' data-ref="665ArgVT">ArgVT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3052">3052</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i8" title='llvm::MVT::SimpleValueType::i8' data-ref="llvm::MVT::SimpleValueType::i8">i8</a>:</td></tr>
<tr><th id="3053">3053</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i16" title='llvm::MVT::SimpleValueType::i16' data-ref="llvm::MVT::SimpleValueType::i16">i16</a>:</td></tr>
<tr><th id="3054">3054</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>:</td></tr>
<tr><th id="3055">3055</th><td>      <b>break</b>;</td></tr>
<tr><th id="3056">3056</th><td>    <b>default</b>:</td></tr>
<tr><th id="3057">3057</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3058">3058</th><td>    }</td></tr>
<tr><th id="3059">3059</th><td>  }</td></tr>
<tr><th id="3060">3060</th><td></td></tr>
<tr><th id="3061">3061</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col6 decl" id="666GPRArgRegs" title='GPRArgRegs' data-type='const MCPhysReg []' data-ref="666GPRArgRegs">GPRArgRegs</dfn>[] = {</td></tr>
<tr><th id="3062">3062</th><td>    ARM::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::ARM&apos;">R0</span>, ARM::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::ARM&apos;">R1</span>, ARM::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::ARM&apos;">R2</span>, ARM::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::ARM&apos;">R3</span></td></tr>
<tr><th id="3063">3063</th><td>  };</td></tr>
<tr><th id="3064">3064</th><td></td></tr>
<tr><th id="3065">3065</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="667RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="667RC">RC</dfn> = &amp;ARM::<span class='error' title="no member named &apos;rGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">rGPRRegClass</span>;</td></tr>
<tr><th id="3066">3066</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> &amp;<dfn class="local col8 decl" id="668Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="668Arg">Arg</dfn> : <a class="local col1 ref" href="#661F" title='F' data-ref="661F">F</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="3067">3067</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="669ArgNo" title='ArgNo' data-type='unsigned int' data-ref="669ArgNo">ArgNo</dfn> = <a class="local col8 ref" href="#668Arg" title='Arg' data-ref="668Arg">Arg</a>.<a class="ref" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument8getArgNoEv" title='llvm::Argument::getArgNo' data-ref="_ZNK4llvm8Argument8getArgNoEv">getArgNo</a>();</td></tr>
<tr><th id="3068">3068</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="670SrcReg" title='SrcReg' data-type='unsigned int' data-ref="670SrcReg">SrcReg</dfn> = <a class="local col6 ref" href="#666GPRArgRegs" title='GPRArgRegs' data-ref="666GPRArgRegs">GPRArgRegs</a>[<a class="local col9 ref" href="#669ArgNo" title='ArgNo' data-ref="669ArgNo">ArgNo</a>];</td></tr>
<tr><th id="3069">3069</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="671DstReg" title='DstReg' data-type='unsigned int' data-ref="671DstReg">DstReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="local col0 ref" href="#670SrcReg" title='SrcReg' data-ref="670SrcReg">SrcReg</a>, <a class="local col7 ref" href="#667RC" title='RC' data-ref="667RC">RC</a>);</td></tr>
<tr><th id="3070">3070</th><td>    <i>// FIXME: Unfortunately it's necessary to emit a copy from the livein copy.</i></td></tr>
<tr><th id="3071">3071</th><td><i>    // Without this, EmitLiveInCopies may eliminate the livein if its only</i></td></tr>
<tr><th id="3072">3072</th><td><i>    // use is a bitcast (which isn't turned into an instruction).</i></td></tr>
<tr><th id="3073">3073</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="672ResultReg" title='ResultReg' data-type='unsigned int' data-ref="672ResultReg">ResultReg</dfn> = <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#667RC" title='RC' data-ref="667RC">RC</a>);</td></tr>
<tr><th id="3074">3074</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescEj">BuildMI</a>(<span class='refarg'>*<a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt">InsertPt</a>, <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3075">3075</th><td>            <a class="tu member" href="#(anonymousnamespace)::ARMFastISel::TII" title='(anonymous namespace)::ARMFastISel::TII' data-use='m' data-ref="(anonymousnamespace)::ARMFastISel::TII">TII</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>),</td></tr>
<tr><th id="3076">3076</th><td>            <a class="local col2 ref" href="#672ResultReg" title='ResultReg' data-ref="672ResultReg">ResultReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#671DstReg" title='DstReg' data-ref="671DstReg">DstReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="3077">3077</th><td>    <a class="member" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(&amp;<a class="local col8 ref" href="#668Arg" title='Arg' data-ref="668Arg">Arg</a>, <a class="local col2 ref" href="#672ResultReg" title='ResultReg' data-ref="672ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3078">3078</th><td>  }</td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3081">3081</th><td>}</td></tr>
<tr><th id="3082">3082</th><td></td></tr>
<tr><th id="3083">3083</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<span class="namespace">ARM::</span><dfn class="decl def" id="_ZN4llvm3ARM14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::ARM::createFastISel' data-ref="_ZN4llvm3ARM14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col3 decl" id="673funcInfo" title='funcInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="673funcInfo">funcInfo</dfn>,</td></tr>
<tr><th id="3086">3086</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col4 decl" id="674libInfo" title='libInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="674libInfo">libInfo</dfn>) {</td></tr>
<tr><th id="3087">3087</th><td>    <b>if</b> (<a class="local col3 ref" href="#673funcInfo" title='funcInfo' data-ref="673funcInfo">funcInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget11useFastISelEv" title='llvm::ARMSubtarget::useFastISel' data-ref="_ZNK4llvm12ARMSubtarget11useFastISelEv">useFastISel</a>())</td></tr>
<tr><th id="3088">3088</th><td>      <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMFastISel" title='(anonymous namespace)::ARMFastISel' data-ref="(anonymousnamespace)::ARMFastISel">ARMFastISel</a><a class="tu ref" href="#_ZN12_GLOBAL__N_111ARMFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::ARMFastISel::ARMFastISel' data-use='c' data-ref="_ZN12_GLOBAL__N_111ARMFastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">(</a><a class="local col3 ref" href="#673funcInfo" title='funcInfo' data-ref="673funcInfo">funcInfo</a>, <a class="local col4 ref" href="#674libInfo" title='libInfo' data-ref="674libInfo">libInfo</a>);</td></tr>
<tr><th id="3089">3089</th><td></td></tr>
<tr><th id="3090">3090</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3091">3091</th><td>  }</td></tr>
<tr><th id="3092">3092</th><td></td></tr>
<tr><th id="3093">3093</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="3094">3094</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
