# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 3.2e-05 1024 250 770 516096 61.7286 26.8387 504.704 835.87 1429.37 1429.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.001024 2048 470 1330 14272 1.36467 33.2885 90.7878 125.483 125.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1590 0.000512 2048 230 450 35840 3.4775 28.9587 104.872 137.351 137.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 3.2e-05 4096 50 1820 447488 336.308 144.237 4261.96 4305.49 9048.35 9048.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 0.001024 512 290 380 16768 0.370336 0.364128 3.15395 13.2354 17.1944 17.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 6.4e-05 2048 140 4710 283648 43.191 28.2767 3159.71 838.636 4069.95 4070.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000256 512 150 250 40960 5.43792 1.88835 7.16093 101.494 116.166 116.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.000256 4096 190 420 74304 13.9795 115.915 419.295 549.234 549.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 3.2e-05 2048 90 2050 594944 84.3213 56.0209 3000.23 1676.94 4817.64 4817.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 3.2e-05 4096 390 1740 406528 375.241 151.757 4404.15 4525.32 9456.8 9457.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 3.2e-05 1024 250 770 516096 61.7533 26.8785 577.873 835.125 1501.85 1502.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.001024 2048 470 1330 14256 1.36454 39.0943 90.5093 131.012 131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1590 0.000512 2048 230 450 35856 3.48669 33.2308 104.926 141.688 141.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 3.2e-05 4096 50 1820 446976 337.131 144.563 4822.41 4326.27 9630.71 9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 0.001024 512 290 380 16704 0.370144 0.364544 3.6311 13.2311 17.665 17.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 6.4e-05 2048 140 4710 283392 43.319 28.3422 3777.86 838.238 4687.9 4688.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000256 512 150 250 39168 5.36691 1.84566 7.26854 99.2529 113.921 114.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.000256 4096 190 420 74304 13.9696 131.566 419.304 564.884 564.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 3.2e-05 2048 90 2050 594432 84.4979 56.2319 3448.4 1676.13 5265.4 5265.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 3.2e-05 4096 390 1740 406656 375.475 151.941 4859.84 4521.55 9909.14 9909.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 3.2e-05 1024 250 770 517120 62.0194 26.9356 606.731 838.611 1534.53 1534.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.001024 2048 470 1330 14240 1.3673 40.9969 90.8243 133.23 133.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1590 0.000512 2048 230 450 35840 3.47571 34.8119 104.911 143.242 143.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 3.2e-05 4096 50 1820 448000 335.341 144.319 5032.16 4321.96 9834.11 9834.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 0.001024 512 290 380 16640 0.366976 0.362496 3.79693 13.1828 17.7812 17.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 6.4e-05 2048 140 4710 283520 43.2049 28.307 3942.5 838.656 4852.81 4852.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000256 512 150 250 38400 5.48608 1.8631 7.50909 99.7742 114.814 114.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.000256 4096 190 420 74320 13.9853 137.354 419.559 570.942 570.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 3.2e-05 2048 90 2050 594560 84.2356 56.1541 3613.45 1677.03 5431.01 5431.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 3.2e-05 4096 390 1740 407040 374.011 151.821 4236.11 4522.67 9284.94 9285.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 3.2e-05 1024 250 770 516096 61.0569 26.753 563.714 833.164 1484.91 1485.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.001024 2048 470 1330 14208 1.36198 38.1317 90.3114 129.851 129.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1590 0.000512 2048 230 450 35808 3.47677 32.4008 104.872 140.791 140.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 3.2e-05 4096 50 1820 446976 334.82 144.081 4696.87 4316.73 9492.82 9493.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 0.001024 512 290 380 16704 0.369248 0.362784 3.55014 13.2157 17.5714 17.6481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 6.4e-05 2048 140 4710 282624 43.2059 28.3259 3657.49 837.357 4566.52 4566.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000256 512 150 250 39936 5.38701 1.8615 7.27056 99.7804 114.484 114.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.000256 4096 190 420 74304 13.9862 128.386 419.602 562.017 562.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 3.2e-05 2048 90 2050 594432 84.1718 55.9469 3368.61 1676.33 5185.2 5185.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 3.2e-05 4096 390 1740 405504 373.674 151.587 3941.54 4520.14 8987.26 8987.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 3.2e-05 1024 250 770 512000 62.0667 26.8308 565.971 832.691 1487.79 1487.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.001024 2048 470 1330 14200 1.36323 38.5487 90.3455 130.302 130.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1590 0.000512 2048 230 450 35800 3.47485 32.9778 104.761 141.255 141.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 3.2e-05 4096 50 1820 446400 337.527 144.735 4738.56 4300.43 9521.6 9521.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 0.001024 512 290 380 16600 0.371456 0.362944 3.57418 13.2119 17.5934 17.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 6.4e-05 2048 140 4710 283200 43.3993 28.3498 3713.76 837.051 4622.7 4622.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000256 512 150 250 38400 5.49101 1.86698 7.08352 99.7348 114.362 114.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.000256 4096 190 420 74300 13.9877 129.872 419.197 563.1 563.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 3.2e-05 2048 90 2050 594400 84.662 56.2014 3401.48 1675.82 5218.31 5218.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 3.2e-05 4096 390 1740 406400 374.666 152.038 3992.39 4515.04 9034.47 9034.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 3.2e-05 1024 250 770 516096 62.05 26.9059 588.38 837.218 1514.78 1514.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.001024 2048 470 1330 14224 1.36602 40.022 90.6812 132.111 132.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1590 0.000512 2048 230 450 35728 3.47482 34.0168 104.69 142.224 142.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 3.2e-05 4096 50 1820 446208 336.244 144.355 4847.74 4301.28 9629.96 9630.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 0.001024 512 290 380 16576 0.365984 0.361952 3.69194 13.1379 17.6268 17.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 6.4e-05 2048 140 4710 283136 43.2056 28.3211 3796.04 837.307 4705.02 4705.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000256 512 150 250 35840 5.48429 1.82333 6.9128 97.7108 112.117 112.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.000256 4096 190 420 74256 13.9899 132.882 419.365 566.28 566.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 3.2e-05 2048 90 2050 594048 84.2926 56.0889 3476.89 1676.58 5293.98 5294.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 3.2e-05 4096 390 1740 404992 374.509 151.838 4064.36 4522.72 9113.75 9114.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 3.2e-05 1024 250 770 514560 61.9443 26.8839 587.132 834.596 1510.77 1510.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.001024 2048 470 1330 14160 1.36176 39.6841 90.3811 131.47 131.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1590 0.000512 2048 230 450 35760 3.4775 34.0007 104.722 142.243 142.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 3.2e-05 4096 50 1820 447360 336.231 144.412 4886.88 4315.62 9683.48 9683.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 0.001024 512 290 380 16560 0.366592 0.359328 3.72371 13.0937 17.6159 17.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 6.4e-05 2048 140 4710 283200 43.3305 28.4488 3821.65 837.267 4730.82 4730.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000256 512 150 250 38400 5.4977 1.86416 7.40144 99.7524 114.702 114.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.000256 4096 190 420 74280 13.9813 133.269 419.308 566.603 566.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 3.2e-05 2048 90 2050 594240 84.4537 56.0517 3499.38 1674.04 5314.06 5314.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 3.2e-05 4096 390 1740 405120 375.612 152.109 4097.52 4523.05 9148.62 9148.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 3.2e-05 1024 250 770 516096 61.618 26.8475 570.106 835.966 1494.77 1494.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.001024 2048 470 1330 14208 1.36806 38.6411 91.6228 131.674 131.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1590 0.000512 2048 230 450 35712 3.47546 32.8643 104.703 141.085 141.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 3.2e-05 4096 50 1820 446464 336.871 144.439 4726.02 4326.18 9533.83 9534.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 0.001024 512 290 380 16384 0.365408 0.362496 3.53635 13.1065 17.4428 17.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 6.4e-05 2048 140 4710 283648 43.1667 28.3668 3708.3 838.817 4618.79 4618.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000256 512 150 250 40960 5.43011 1.88416 7.63149 101.536 116.671 116.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.000256 4096 190 420 74240 13.9801 129.284 419.403 562.712 562.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 3.2e-05 2048 90 2050 594944 84.1668 56.0059 3395.65 1677.11 5213.07 5213.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 3.2e-05 4096 390 1740 405504 375.182 151.92 3969.57 4531.52 9028.51 9028.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 3.2e-05 1024 250 770 503808 61.6932 26.456 559.65 825.03 1473.05 1473.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.001024 2048 470 1330 14016 1.36077 38.5823 90.3587 130.346 130.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1590 0.000512 2048 230 450 35712 3.47616 33.2718 104.87 141.662 141.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 3.2e-05 4096 50 1820 445440 336.669 144.32 4758.92 4306.96 9547.2 9547.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 0.001024 512 290 380 16512 0.368128 0.361824 3.60842 13.1508 17.559 17.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 6.4e-05 2048 140 4710 282624 43.2133 28.3132 3720 837.797 4629.46 4629.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000256 512 150 250 36864 5.28659 1.79814 6.95434 95.6915 109.905 110.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.000256 4096 190 420 74112 13.9735 130.552 418.968 563.537 563.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 3.2e-05 2048 90 2050 592896 84.2281 55.9707 3399.13 1674.56 5214.02 5214.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 3.2e-05 4096 390 1740 405504 374.106 151.658 4005.41 4521.33 9052.84 9053.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 3.2e-05 1024 250 770 499200 62.553 26.5109 592.705 825.081 1507.07 1507.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.001024 2048 470 1330 14000 1.3543 41.4044 89.1714 131.974 132.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1590 0.000512 2048 230 450 35600 3.47136 35.4006 104.597 143.512 143.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 3.2e-05 4096 50 1820 444800 337.929 144.796 5055.49 4336.14 9874.68 9874.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 0.001024 512 290 380 16400 0.36864 0.362496 3.81584 13.1561 17.7746 17.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 6.4e-05 2048 140 4710 283200 43.2879 28.4981 3985.5 846.733 4904.16 4904.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000256 512 150 250 38400 5.50554 1.86797 7.84707 99.8532 115.255 115.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.000256 4096 190 420 74200 13.982 139.235 419.566 572.827 572.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 3.2e-05 2048 90 2050 593600 84.403 56.1951 3639.09 1675.71 5455.54 5455.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 3.2e-05 4096 390 1740 406400 374.703 151.946 4271.28 4520.76 9319.01 9319.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 3.2e-05 1024 250 770 507904 62.8941 26.839 708.915 843.518 1642.4 1642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.001024 2048 470 1330 14080 1.36294 48.6567 90.8761 140.939 141.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1590 0.000512 2048 230 450 35584 3.47469 41.6505 105.623 150.794 150.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 3.2e-05 4096 50 1820 442368 337.17 144.47 5890.09 4351.09 10723.2 10723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 0.001024 512 290 380 15872 0.36448 0.3584 4.32275 13.1366 18.2521 18.3304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 6.4e-05 2048 140 4710 282624 43.0716 28.3444 4637.24 843.864 5552.66 5552.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000256 512 150 250 32768 5.54829 1.79725 8.03827 97.2076 112.778 112.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.000256 4096 190 420 73984 13.9736 163.013 422.365 599.397 599.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 3.2e-05 2048 90 2050 593920 84.0736 56.0461 4244.26 1692.35 6076.88 6077.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 3.2e-05 4096 390 1740 401408 376.085 151.926 4941.91 4572.92 10043.2 10043.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 3.2e-05 1024 250 780 518144 61.8724 26.896 503.171 837.8 1429.96 1430.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.001024 2048 470 1335 14304 1.36602 33.2933 92.0248 126.727 126.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1590 0.000512 2048 230 450 35904 3.48979 53.8351 104.859 162.227 162.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 390 3.2e-05 4096 50 1815 446464 337.748 144.426 7818.55 4325.8 12626.8 12627.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 0.001024 512 290 375 16832 0.36864 0.362944 3.03578 13.2071 17.0441 17.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1150 6.4e-05 2048 140 4710 283392 43.1365 28.3254 3220.13 837.782 4129.51 4129.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 550 0.000256 512 150 255 39936 5.47606 1.88262 12.9113 101.43 121.883 122.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1900 0.000256 4096 190 420 74368 13.9851 217.576 419.08 650.684 650.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 3.2e-05 2048 90 2055 594944 84.2825 55.9754 2950.44 1675.98 4766.81 4766.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1020 3.2e-05 4096 390 1740 408064 373.631 151.3 6759.85 4512.69 11797.8 11798.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 3.2e-05 1024 250 780 517120 62.2339 26.965 508.585 838.488 1436.5 1436.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.001024 2048 470 1335 14280 1.36698 33.4128 91.1499 125.974 126.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1590 0.000512 2048 230 450 35880 3.48032 28.3383 104.908 136.771 136.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 390 3.2e-05 4096 50 1815 446080 339.017 144.817 8119.64 4312.15 12916 12916.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 0.001024 512 290 375 16800 0.370432 0.364064 3.0913 13.2107 17.1082 17.1853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 6.4e-05 2048 140 4710 283520 43.401 28.3887 3264.7 838.478 4175.12 4175.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 550 0.000256 512 150 255 39680 5.54003 1.89075 7.32291 101.648 116.58 116.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1900 0.000256 4096 190 420 74360 13.9934 228.986 419.477 662.505 662.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 3.2e-05 2048 90 2055 595200 84.6121 56.1658 2987.56 1677.64 4806.11 4806.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1020 3.2e-05 4096 390 1740 407680 375.477 151.773 7266.91 4518.6 12313.1 12313.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 3.2e-05 1024 250 780 516096 62.1099 27.0213 503.406 836.438 1429.2 1429.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.001024 2048 470 1335 14256 1.36704 33.2405 90.8287 125.479 125.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1590 0.000512 2048 230 450 35856 3.4761 28.1661 104.78 136.465 136.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 390 3.2e-05 4096 50 1815 446208 337.161 144.549 4163.44 4324.78 8970.26 8970.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 0.001024 512 290 375 16800 0.36864 0.362368 3.08307 13.171 17.057 17.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 6.4e-05 2048 140 4710 283392 43.2051 28.3914 3246.73 837.53 4156 4156.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 550 0.000256 512 150 255 38400 5.4872 1.86368 7.09642 99.702 114.334 114.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.000256 4096 190 420 74352 13.9851 113.497 419.076 546.599 546.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 3.2e-05 2048 90 2055 594816 84.4266 56.1688 2969.69 1675.87 4786.29 4786.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 3.2e-05 4096 390 1740 407808 373.539 151.402 6854.41 4511.11 11890.8 11891.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 3.2e-05 1024 250 780 516096 62.242 26.9266 518.124 836.319 1443.84 1444.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.001024 2048 470 1335 14280 1.37005 34.5257 90.7673 126.707 126.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1590 0.000512 2048 230 450 35840 3.47718 29.143 104.733 137.395 137.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 3.2e-05 4096 50 1815 446208 338.12 144.817 4270.38 4325.48 9079.13 9079.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 0.001024 512 290 375 16800 0.369088 0.364128 3.16586 13.1625 17.1326 17.2094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 6.4e-05 2048 140 4710 283136 43.4142 28.4236 3323.06 837.775 4232.81 4232.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000256 512 150 255 39424 5.46688 1.86995 7.22019 99.8723 114.614 114.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.000256 4096 190 420 74312 13.9846 116.939 418.831 549.799 549.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 3.2e-05 2048 90 2055 594496 84.5292 56.0933 3045.13 1674.71 4860.6 4860.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 3.2e-05 4096 390 1740 407680 374.261 151.744 4473.68 4512.65 9512.66 9512.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 3.2e-05 1024 250 780 516096 61.6867 26.8352 527.587 835.212 1451.54 1451.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.001024 2048 470 1335 14272 1.37011 34.8281 90.7839 127.023 127.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1590 0.000512 2048 230 450 35840 3.47994 30.1213 104.786 138.43 138.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 3.2e-05 4096 50 1815 446464 337.217 144.463 4369.12 4307.64 9158.77 9159.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 0.001024 512 290 375 16768 0.370592 0.363488 3.24963 13.2279 17.2799 17.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 6.4e-05 2048 140 4710 283136 43.2345 28.2785 3269.19 837.96 4178.8 4178.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000256 512 150 255 38912 5.54845 1.88416 6.70726 101.454 115.782 115.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.000256 4096 190 420 74304 13.9865 119.443 419.076 552.549 552.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 3.2e-05 2048 90 2055 594432 84.2995 56.0087 3104.64 1675.59 4920.67 4920.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 3.2e-05 4096 390 1740 407552 373.622 151.509 3683.53 4516.18 8725.17 8725.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 3.2e-05 1024 250 780 511488 62.4378 26.8787 593.201 834.222 1516.96 1517.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.001024 2048 470 1335 14256 1.36672 40.5694 90.4274 132.407 132.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1590 0.000512 2048 230 450 35856 3.49338 34.3022 104.821 142.661 142.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 3.2e-05 4096 50 1815 445824 337.677 144.765 4885.94 4325.91 9694.61 9694.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 0.001024 512 290 375 16848 0.369248 0.364256 3.74365 13.2151 17.7635 17.8383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 6.4e-05 2048 140 4710 283392 43.3039 28.3402 3841.82 837.324 4750.92 4751.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000256 512 150 255 36864 5.50522 1.84778 7.20285 99.202 113.943 114.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.000256 4096 190 420 74304 13.9783 134.345 418.984 567.35 567.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 3.2e-05 2048 90 2055 594432 84.3959 56.1275 3515.99 1674.33 5330.97 5331.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 3.2e-05 4096 390 1740 407808 373.284 151.647 4133.68 4510.55 9169.48 9169.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 3.2e-05 1024 250 780 517120 61.9727 26.9309 586.608 837.968 1513.7 1513.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.001024 2048 470 1335 14240 1.36618 39.5844 90.7305 131.724 131.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1590 0.000512 2048 230 450 35840 3.4799 33.5892 104.831 141.944 142.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 3.2e-05 4096 50 1815 445440 337.186 144.683 4752.8 4332.31 9567.31 9567.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 0.001024 512 290 375 16640 0.3672 0.361984 3.63197 13.1717 17.6031 17.6824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 6.4e-05 2048 140 4710 283520 43.1807 28.3423 3749.85 838.012 4659.53 4659.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000256 512 150 255 38400 5.47552 1.85984 7.34938 99.7305 114.609 114.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.000256 4096 190 420 74320 13.9816 130.7 419.262 563.988 564.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 3.2e-05 2048 90 2055 594560 84.198 56.0276 3436.31 1675.63 5252.3 5252.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 3.2e-05 4096 390 1740 407040 373.685 151.813 4011.45 4519.07 9056.34 9056.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 3.2e-05 1024 250 780 509952 62.0047 26.74 617.9 833.063 1539.93 1540.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.001024 2048 470 1335 14208 1.36602 42.1742 90.1592 133.744 133.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1590 0.000512 2048 230 450 35808 3.47117 35.8712 104.862 144.251 144.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 3.2e-05 4096 50 1815 445440 336.105 144.293 5069.56 4324.41 9874.71 9875.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 0.001024 512 290 375 16704 0.368768 0.362496 3.85482 13.2159 17.8712 17.9485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 6.4e-05 2048 140 4710 282624 43.1424 28.289 3975.37 837.265 4884.2 4884.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000256 512 150 255 36864 5.5703 1.86112 7.6359 99.7807 115.031 115.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.000256 4096 190 420 74304 13.9896 139.499 419.545 573.076 573.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 3.2e-05 2048 90 2055 594432 84.0129 55.9742 3658.04 1676.16 5474.32 5474.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 3.2e-05 4096 390 1740 407040 371.695 151.18 4285.97 4511.45 9320.63 9320.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 3.2e-05 1024 250 780 512000 61.9619 26.8308 615.192 832.714 1536.93 1537.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.001024 2048 470 1335 14200 1.36739 41.8349 90.1107 133.356 133.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1590 0.000512 2048 230 450 35800 3.48102 35.4932 104.765 143.782 143.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 3.2e-05 4096 50 1815 444800 337.694 144.899 5028.13 4328.51 9839.56 9839.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 0.001024 512 290 375 16800 0.374176 0.363392 3.84394 13.2111 17.8667 17.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 6.4e-05 2048 140 4710 283200 43.3287 28.4652 3956.22 837.133 4865.29 4865.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000256 512 150 255 38400 5.49024 1.86611 7.90278 99.7381 115.185 115.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.000256 4096 190 420 74300 13.9844 138.74 419.245 572.014 572.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 3.2e-05 2048 90 2055 594400 84.5367 56.1936 3623.59 1675.85 5440.31 5440.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 3.2e-05 4096 390 1740 406400 374.262 152.043 4241.12 4515.18 9282.93 9283.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 3.2e-05 1024 250 780 516096 61.9884 27.9054 623.857 837.284 1551.26 1551.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.001024 2048 470 1335 14224 1.36602 42.2585 91.6511 135.319 135.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1590 0.000512 2048 230 450 35728 3.4775 35.7059 104.698 143.924 143.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 3.2e-05 4096 50 1815 444416 337.24 144.656 5064.52 4330.52 9877.26 9877.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 0.001024 512 290 375 16576 0.36608 0.362496 3.86026 13.1412 17.8002 17.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 6.4e-05 2048 140 4710 282240 43.2765 28.4647 3978.01 837.384 4887.28 4887.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000256 512 150 255 35840 5.49453 1.82957 7.30083 97.7139 112.523 112.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.000256 4096 190 420 74256 13.982 140.309 424.176 578.514 578.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 3.2e-05 2048 90 2055 594048 84.1631 56.0287 3657.48 1676.7 5474.51 5474.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 3.2e-05 4096 390 1740 406784 372.58 151.343 4287.18 4513.35 9324.78 9325.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 3.2e-05 1024 250 780 514560 61.9113 26.882 609.405 834.627 1533.05 1533.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.001024 2048 470 1335 14160 1.36394 41.2221 90.2101 132.838 132.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1590 0.000512 2048 230 450 35760 3.47469 35.0723 104.712 143.3 143.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 390 3.2e-05 4096 50 1815 445440 337.854 144.716 5010.98 4325.39 9819.26 9819.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 0.001024 512 290 375 16560 0.36864 0.36176 3.81382 13.0893 17.7041 17.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 6.4e-05 2048 140 4710 283200 43.3095 28.3564 3927.98 837.166 4836.95 4837.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000256 512 150 255 38400 5.49494 1.86109 7.76323 99.7489 115.053 115.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.000256 4096 190 420 74280 13.9829 137.529 430.925 582.48 582.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 3.2e-05 2048 90 2055 594240 84.3912 56.0766 3600.28 1673.81 5414.7 5414.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 3.2e-05 4096 390 1740 407040 373.611 151.585 4231.96 4512.4 9269.89 9270.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 3.2e-05 1024 250 780 516096 61.5865 26.837 586.185 835.156 1510 1510.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.001024 2048 470 1335 14208 1.3672 39.7065 91.4942 132.61 132.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1590 0.000512 2048 230 450 35712 3.47475 33.6876 104.598 141.803 141.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 3.2e-05 4096 50 1815 446464 336.791 144.453 4815.83 4326.61 9624.02 9624.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 0.001024 512 290 375 16384 0.366592 0.359168 3.59008 13.0941 17.4804 17.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 6.4e-05 2048 140 4710 282624 43.2652 28.2931 3756.64 838.011 4666.35 4666.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000256 512 150 255 36864 5.69181 1.88237 7.18922 101.489 116.438 116.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.000256 4096 190 420 74240 13.9817 132.045 419.089 565.157 565.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 3.2e-05 2048 90 2055 593920 84.2064 56.0519 3447.36 1675.51 5263.27 5263.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 3.2e-05 4096 390 1740 407552 372.928 151.446 4062.03 4516.3 9103.04 9103.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 3.2e-05 1024 250 780 503808 61.6552 26.454 672.383 825.031 1585.74 1585.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.001024 2048 470 1335 14016 1.35987 45.8568 89.2212 136.479 136.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1590 0.000512 2048 230 450 35712 3.47869 39.4941 104.869 147.883 147.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 3.2e-05 4096 50 1815 445440 336.52 144.286 5580.23 4325.93 10387.3 10387.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 0.001024 512 290 375 16512 0.368448 0.362688 4.25651 13.1488 18.2092 18.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 6.4e-05 2048 140 4710 282624 43.1887 28.3233 4365.03 837.606 5274.28 5274.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000256 512 150 255 30720 5.65955 1.79242 7.2193 95.6908 110.545 110.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.000256 4096 190 420 74112 13.9756 153.637 419.061 586.716 586.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 3.2e-05 2048 90 2055 592896 84.1022 55.9396 3997.91 1674.51 5812.59 5812.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 3.2e-05 4096 390 1740 405504 373.927 151.609 4687.53 4521.17 9734.57 9734.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 3.2e-05 1024 250 780 499200 62.5497 26.5116 665.377 824.975 1579.64 1579.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.001024 2048 470 1335 14000 1.35546 45.9817 90.2516 137.631 137.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1590 0.000512 2048 230 450 35600 3.47786 39.3252 104.579 147.425 147.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 3.2e-05 4096 50 1815 444800 337.86 144.782 5609.85 4327.47 10420.3 10420.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 0.001024 512 290 375 16400 0.36864 0.362496 4.30733 13.1524 18.2607 18.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 6.4e-05 2048 140 4710 283200 43.2846 28.3386 4396.33 838.069 5306.15 5306.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000256 512 150 255 38400 5.5065 1.8673 9.172 99.8457 116.573 116.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.000256 4096 190 420 74200 13.9837 154.183 419.543 587.753 587.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 3.2e-05 2048 90 2055 593600 84.3532 56.1091 4015.12 1675.42 5831.13 5831.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 3.2e-05 4096 390 1740 406400 374.689 151.932 4735.95 4520.16 9783.05 9783.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 3.2e-05 1024 250 780 507904 62.8612 26.8468 617.909 835.29 1543.14 1543.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.001024 2048 470 1335 14080 1.3689 41.4377 90.4262 133.279 133.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1590 0.000512 2048 230 450 35584 3.47946 35.9323 104.591 144.049 144.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 3.2e-05 4096 50 1815 442368 337.286 144.464 5102.4 4308.47 9892.95 9893.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 0.001024 512 290 375 15872 0.366176 0.35808 3.68944 13.0071 17.4934 17.5687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 6.4e-05 2048 140 4710 280576 43.2831 28.3944 3983.18 835.563 4890.56 4890.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000256 512 150 255 32768 5.54387 1.79574 7.05043 95.6879 110.26 110.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.000256 4096 190 420 73984 13.9784 140.902 418.269 573.195 573.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 3.2e-05 2048 90 2055 593920 84.08 56.0548 3669.29 1675.74 5485.3 5485.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 3.2e-05 4096 390 1740 405504 372.219 151.016 4316.49 4506.28 9346.33 9346.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 3.2e-05 1024 250 780 518144 61.8391 26.8961 474.625 837.787 1401.38 1401.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.001024 2048 470 1340 14272 1.36602 31.5814 90.8121 123.803 123.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1590 0.000512 2048 230 460 35840 3.48979 53.6579 104.876 162.067 162.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 390 3.2e-05 4096 50 1820 446464 337.295 144.429 7578.64 4325.78 12386.5 12386.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 0.001024 512 290 380 16832 0.368672 0.363264 2.92378 13.206 16.9313 17.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1150 6.4e-05 2048 140 4720 283392 43.1733 28.3006 3061.86 837.78 3971.25 3971.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 550 0.000256 512 150 260 35840 5.74698 1.88435 11.2076 101.426 120.447 120.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1900 0.000256 4096 190 420 74368 13.9884 214.058 419.081 647.172 647.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 3.2e-05 2048 90 2060 594944 84.1801 55.9944 2805.74 1675.98 4622.04 4622.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1020 3.2e-05 4096 390 1740 407040 374.526 151.573 6675.39 4518.24 11720.1 11720.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 3.2e-05 1024 250 780 517120 62.1572 26.9642 534.49 838.4 1462.24 1462.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.001024 2048 470 1340 14280 1.36925 35.8602 91.0033 128.276 128.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1590 0.000512 2048 230 460 35800 3.47955 30.8834 104.863 139.269 139.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 390 3.2e-05 4096 50 1820 446720 338.445 144.73 8210.44 4308.21 13002.2 13002.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 0.001024 512 290 380 16800 0.393184 0.36384 3.35622 13.2076 17.3951 17.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 6.4e-05 2048 140 4720 283520 43.3439 28.4375 3448.66 838.39 4358.97 4359.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 550 0.000256 512 150 260 35840 5.77898 1.89235 7.15613 101.645 116.658 116.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1900 0.000256 4096 190 420 74360 13.9899 238.599 424.077 676.711 676.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 3.2e-05 2048 90 2060 595200 84.4547 56.1896 3158.9 1677.37 4977.06 4977.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1020 3.2e-05 4096 390 1740 407040 375.395 151.928 7380.31 4544.98 12453 12453.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 3.2e-05 1024 250 780 516096 62.0934 26.9066 498.05 837.059 1424.33 1424.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.001024 2048 470 1340 14256 1.36829 33.3236 90.7933 125.528 125.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1590 0.000512 2048 230 460 35808 3.4913 28.6638 104.909 137.109 137.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 390 3.2e-05 4096 50 1820 446208 337.091 144.517 4100.11 4326.69 8908.73 8908.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 0.001024 512 290 380 16704 0.36864 0.36288 3.07814 13.177 17.058 17.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 6.4e-05 2048 140 4720 283392 43.1719 28.3302 3211.89 838.082 4121.61 4121.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000256 512 150 260 35328 5.67533 1.86368 6.26861 99.742 113.733 113.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.000256 4096 190 420 74352 13.9874 111.729 419.489 545.247 545.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 3.2e-05 2048 90 2060 594816 84.2919 56.1746 2942.85 1676.92 4760.37 4760.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 3.2e-05 4096 390 1740 407040 374.078 151.598 4200.37 4518.74 9245.12 9245.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 3.2e-05 1024 250 780 516096 62.1968 26.9317 505.784 837.128 1432.27 1432.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.001024 2048 470 1340 14224 1.37066 34.0806 91.895 127.388 127.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1590 0.000512 2048 230 460 35784 3.4816 29.6868 104.874 138.086 138.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 3.2e-05 4096 50 1820 446208 337.949 144.831 4192.03 4310.28 8985.42 8985.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 0.001024 512 290 380 16688 0.368224 0.3624 3.16979 13.176 17.1455 17.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 6.4e-05 2048 140 4720 283136 43.4069 28.3526 3243.55 838.354 4153.8 4153.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000256 512 150 260 34048 5.78691 1.87136 5.91805 99.9217 113.682 113.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.000256 4096 190 420 74312 13.9787 114.735 419.378 548.133 548.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 3.2e-05 2048 90 2060 594496 84.5284 56.1698 2977.66 1676.43 4794.92 4795.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 3.2e-05 4096 390 1740 406784 375.538 151.97 4374.14 4522.18 9424.16 9424.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 3.2e-05 1024 250 780 516096 61.6752 26.8287 511.621 835.683 1436.04 1436.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.001024 2048 470 1340 14208 1.36806 33.7726 90.7107 125.893 125.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1590 0.000512 2048 230 460 35776 3.47955 29.9107 104.858 138.288 138.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 3.2e-05 4096 50 1820 446464 337.048 144.448 4247.06 4328.8 9057.7 9057.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 0.001024 512 290 380 16768 0.370592 0.364544 3.20602 13.2424 17.2532 17.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 6.4e-05 2048 140 4720 283136 43.2338 28.2868 3163.33 838.468 4073.47 4073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000256 512 150 260 34816 5.80182 1.88042 6.01782 101.487 115.371 115.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.000256 4096 190 420 74304 13.9839 115.929 419.309 549.267 549.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 3.2e-05 2048 90 2060 594432 84.31 56.0393 3014.59 1676.6 4831.67 4831.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 3.2e-05 4096 390 1740 406528 374.523 151.755 3555.65 4524.62 8606.88 8607.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 3.2e-05 1024 250 780 516096 61.6387 26.878 630.247 834.482 1553.47 1553.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.001024 2048 470 1340 14184 1.36397 42.8091 90.1953 134.413 134.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1590 0.000512 2048 230 460 35784 3.48602 37.0756 104.83 145.436 145.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 3.2e-05 4096 50 1820 445824 337.634 144.775 5133.08 4307.61 9923.43 9923.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 0.001024 512 290 380 16704 0.372736 0.364704 3.94426 13.2278 17.9799 18.0557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 6.4e-05 2048 140 4720 283392 43.2972 28.3341 4033.34 837.554 4942.66 4942.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000256 512 150 260 34560 5.6569 1.84765 7.3385 99.2123 114.238 114.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.000256 4096 190 420 74304 13.9731 140.876 419.066 573.957 574.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 3.2e-05 2048 90 2060 594432 84.3748 56.2755 3698.27 1674.72 5513.77 5513.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 3.2e-05 4096 390 1740 406656 374.512 151.973 4307.87 4517.99 9352.67 9352.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 3.2e-05 1024 250 780 506880 61.8179 26.5918 431.625 828.359 1348.62 1348.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.001024 2048 470 1340 14112 1.36403 29.695 89.7039 120.805 120.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1590 0.000512 2048 230 460 35712 3.49443 25.8724 104.836 134.247 134.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 3.2e-05 4096 50 1820 444672 337.309 144.783 3563.26 4314.88 8360.57 8360.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 0.001024 512 290 380 16416 0.369088 0.362496 2.77917 13.1719 16.753 16.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 6.4e-05 2048 140 4720 283392 43.1277 28.3154 2800.52 837.762 3709.86 3709.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000256 512 150 260 32256 5.56339 1.79203 5.04483 95.6144 108.201 108.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.000256 4096 190 420 74160 13.9735 98.2697 418.579 530.866 530.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 3.2e-05 2048 90 2060 594432 84.0384 56.0356 2563.98 1675.04 4379.22 4379.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 3.2e-05 4096 390 1740 405504 375.055 152.043 4141.4 4524.85 9193.67 9193.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 3.2e-05 1024 250 780 517120 61.9237 26.9334 603.831 837.864 1530.78 1530.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.001024 2048 470 1340 14240 1.37216 41.0651 90.6733 133.153 133.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1590 0.000512 2048 230 460 35760 3.47341 35.4836 104.786 143.785 143.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 3.2e-05 4096 50 1820 446720 336.748 144.533 4960.02 4312.93 9754.56 9754.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 0.001024 512 290 380 16640 0.368192 0.362528 3.8184 13.1675 17.7876 17.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 6.4e-05 2048 140 4720 283520 43.1412 28.2993 3894.7 837.893 4804.17 4804.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000256 512 150 260 33280 5.8071 1.86349 6.87069 99.733 114.456 114.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.000256 4096 190 420 74320 13.9817 135.136 419.184 568.347 568.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 3.2e-05 2048 90 2060 594560 84.1303 56.1848 3569.72 1675.41 5385.57 5385.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 3.2e-05 4096 390 1740 407040 373.674 151.808 4165.19 4518.35 9209.35 9209.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 3.2e-05 1024 250 780 512000 62.6086 26.904 421.916 838.737 1350.38 1350.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.001024 2048 470 1340 14080 1.3625 28.6485 90.51 120.564 120.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1590 0.000512 2048 230 460 35680 3.47891 24.9755 104.886 133.383 133.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 3.2e-05 4096 50 1820 445440 336.418 144.529 3458.13 4317.3 8256.71 8256.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 0.001024 512 290 380 16320 0.366592 0.360288 2.70691 13.1281 16.6347 16.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 6.4e-05 2048 140 4720 282880 43.1453 28.4135 2707.2 838.874 3617.77 3617.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000256 512 150 260 30720 5.98038 1.86368 4.62835 99.819 112.475 112.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.000256 4096 190 420 74240 13.9908 95.1356 419.459 528.628 528.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 3.2e-05 2048 90 2060 593920 84.0145 56.0948 2486.07 1687.99 4314.31 4314.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 3.2e-05 4096 390 1740 407040 372.945 151.642 2908.84 4523.47 7957.22 7957.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 3.2e-05 1024 250 780 509952 62.0482 26.7936 558.393 832.378 1479.84 1480.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.001024 2048 470 1340 14208 1.37008 38.4123 90.1736 130 130.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1590 0.000512 2048 230 460 35712 3.48131 33.1191 104.699 141.342 141.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 3.2e-05 4096 50 1820 445440 336.19 144.312 4653.74 4320.9 9455.47 9455.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 0.001024 512 290 380 16704 0.369088 0.36352 3.55158 13.2026 17.5587 17.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 6.4e-05 2048 140 4720 282624 43.1638 28.2744 3640.33 836.565 4548.48 4548.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000256 512 150 260 33792 5.76374 1.86195 6.516 99.7332 114.06 114.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.000256 4096 190 420 74304 13.9879 127.672 435.815 577.522 577.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 3.2e-05 2048 90 2060 594432 84.0306 56.1584 3350.87 1674.75 5165.95 5166.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 3.2e-05 4096 390 1740 405504 373.335 151.6 3913.25 4530.98 8969.5 8969.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 3.2e-05 1024 250 780 503808 61.6273 26.45 397.017 824.949 1310.27 1310.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.001024 2048 470 1340 14016 1.36195 27.4272 89.2621 118.095 118.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1590 0.000512 2048 230 460 35520 3.46995 23.9124 104.528 131.954 132.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 3.2e-05 4096 50 1820 445440 336.522 144.334 3327.15 4306.32 8114.65 8114.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 0.001024 512 290 380 16512 0.36864 0.362592 2.5921 13.1539 16.5468 16.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 6.4e-05 2048 140 4720 282624 43.1939 28.3358 2588.9 837.873 3498.44 3498.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000256 512 150 260 30720 5.66531 1.79427 4.39184 95.6853 107.723 107.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.000256 4096 190 420 74112 13.9817 91.5546 418.909 524.488 524.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 3.2e-05 2048 90 2060 592896 84.0831 55.9594 2374.46 1674.48 4189.12 4189.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 3.2e-05 4096 390 1740 405504 373.93 151.635 2778.94 4520.67 7825.5 7825.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 3.2e-05 1024 250 780 512000 61.9707 26.8283 588.04 832.509 1509.57 1509.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.001024 2048 470 1340 14200 1.3639 40.3419 90.1509 131.899 131.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1590 0.000512 2048 230 460 35700 3.47341 34.7796 104.651 142.948 143.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 3.2e-05 4096 50 1820 444800 337.824 144.892 4837.97 4308.08 9629.11 9629.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 0.001024 512 290 380 16600 0.370624 0.364544 3.71302 13.2096 17.728 17.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 6.4e-05 2048 140 4720 283200 43.4924 28.375 3806.05 836.868 4714.92 4715.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000256 512 150 260 35200 5.70992 1.86573 7.03178 99.7255 114.515 114.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.000256 4096 190 420 74300 13.9899 133.027 419.058 566.118 566.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 3.2e-05 2048 90 2060 594400 84.4939 56.1357 3493.7 1675.46 5309.92 5310.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 3.2e-05 4096 390 1740 406400 374.315 152.026 4073.66 4514.11 9114.43 9114.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 3.2e-05 1024 250 780 499200 62.5595 27.1895 406.085 824.298 1320.35 1320.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.001024 2048 470 1340 14000 1.35795 28.2101 90.2572 119.869 119.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1590 0.000512 2048 230 460 35600 3.47546 24.7066 104.68 132.902 132.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 3.2e-05 4096 50 1820 444800 337.95 144.801 3407.67 4319.81 8210.56 8210.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 0.001024 512 290 380 16400 0.36864 0.360832 2.60701 13.1439 16.5541 16.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 6.4e-05 2048 140 4720 283200 43.2691 28.3244 2673.42 837.378 3582.53 3582.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000256 512 150 260 32000 5.91037 1.87187 4.71341 99.8014 112.482 112.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.000256 4096 190 420 74200 13.9893 93.8791 419.077 526.993 527.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 3.2e-05 2048 90 2060 593600 84.3341 56.0507 2448.07 1674.02 4262.62 4262.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 3.2e-05 4096 390 1740 406400 374.579 151.967 2862.35 4516.34 7905.56 7905.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 3.2e-05 1024 250 780 516096 61.9624 26.9104 759.094 836.531 1684.73 1684.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.001024 2048 470 1340 14112 1.36806 51.2292 90.2975 142.94 143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1590 0.000512 2048 230 460 35728 3.47818 44.3351 104.785 152.644 152.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 3.2e-05 4096 50 1820 444416 337.182 144.644 6151.57 4307.37 10941.1 10941.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 0.001024 512 290 380 16576 0.368416 0.36128 4.78982 13.1271 18.7164 18.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 6.4e-05 2048 140 4720 282240 43.2574 28.3848 4803.45 836.7 5711.94 5712.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000256 512 150 260 32256 5.72544 1.82886 8.6697 97.6624 114.066 114.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.000256 4096 190 420 74256 13.9917 169.279 418.905 602.22 602.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 3.2e-05 2048 90 2060 594048 84.1004 56.22 4416.53 1675.29 6232.28 6232.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 3.2e-05 4096 390 1740 404992 374.292 151.826 5154.36 4519.27 10200.1 10200.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 3.2e-05 1024 250 780 501760 62.4067 26.5413 481.141 827.541 1397.85 1398.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.001024 2048 470 1340 13888 1.35398 32.933 90.2874 124.615 124.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1590 0.000512 2048 230 460 35616 3.47955 28.7498 104.852 137.123 137.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 3.2e-05 4096 50 1820 444416 336.567 144.495 4061.48 4330.41 8873.27 8873.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 0.001024 512 290 380 16576 0.37008 0.362496 3.19642 13.217 17.2144 17.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 6.4e-05 2048 140 4720 281344 43.3022 28.3428 3146.04 837.403 4055.22 4055.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000256 512 150 260 28672 5.57974 1.74714 5.16061 93.2812 105.957 106.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.000256 4096 190 420 74144 13.9833 111.754 419.153 544.933 544.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 3.2e-05 2048 90 2060 593152 83.9541 55.9985 2900.4 1674.06 4714.56 4714.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 3.2e-05 4096 390 1740 404992 373.612 151.677 3410.38 4534.4 8470.4 8470.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 3.2e-05 1024 250 780 514560 61.8967 26.8808 722.629 835.175 1646.81 1646.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.001024 2048 470 1340 14160 1.37626 49.3036 90.2973 141.02 141.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1590 0.000512 2048 230 460 35640 3.47021 42.439 104.661 150.614 150.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 390 3.2e-05 4096 50 1820 445440 337.768 144.742 5943.76 4328.9 10755.5 10755.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 0.001024 512 290 380 16560 0.367168 0.360448 4.61846 13.1007 18.5179 18.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 6.4e-05 2048 140 4720 283200 43.2646 28.3417 4628.56 837.864 5538.18 5538.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000256 512 150 260 34560 5.74877 1.86771 8.96243 99.8287 116.589 116.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.000256 4096 190 420 74280 13.9845 162.959 419.429 596.416 596.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 3.2e-05 2048 90 2060 594240 84.3013 56.105 4243.97 1675.21 6059.72 6059.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 3.2e-05 4096 390 1740 405120 375.388 152.088 4965.31 4526.09 10019.2 10019.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 3.2e-05 1024 250 780 506880 61.0869 26.4868 482.764 824.279 1394.84 1395.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.001024 2048 470 1340 13920 1.35581 32.9563 89.0973 123.452 123.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1590 0.000512 2048 230 460 35520 3.46646 28.969 104.565 137.043 137.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 3.2e-05 4096 50 1820 441600 337.932 144.611 3988.2 4307.05 8778.13 8778.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 0.001024 512 290 380 16320 0.368544 0.362368 3.17517 13.1687 17.1418 17.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 6.4e-05 2048 140 4720 282240 43.1295 28.6422 3124.79 834.849 4031.54 4031.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000256 512 150 260 30720 5.98576 1.8679 5.33334 99.8241 113.194 113.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.000256 4096 190 420 74160 13.9942 111.128 419.051 544.216 544.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 3.2e-05 2048 90 2060 593280 84.1542 56.0901 2868.05 1674.02 4682.45 4682.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 3.2e-05 4096 390 1740 403200 374.462 151.742 3350.14 4512.83 8389.5 8389.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 3.2e-05 1024 250 780 516096 61.6002 26.8455 701.343 835.881 1625.89 1626.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.001024 2048 470 1340 14080 1.35866 47.4008 90.1837 138.988 139.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1590 0.000512 2048 230 460 35712 3.4775 41.2406 104.874 149.634 149.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 3.2e-05 4096 50 1820 446464 336.612 144.46 5805.55 4330.31 10617.3 10617.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 0.001024 512 290 380 16384 0.366944 0.360896 4.38256 13.1065 18.2892 18.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 6.4e-05 2048 140 4720 282624 43.2467 28.3034 4508.78 838.715 5419.17 5419.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000256 512 150 260 32768 5.94208 1.89088 8.1729 101.533 117.733 117.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.000256 4096 190 420 74240 25.6987 158.593 419.254 603.591 603.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 3.2e-05 2048 90 2060 593920 84.0658 56.2099 4126.83 1676.94 5944.18 5944.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 3.2e-05 4096 390 1740 405504 374.997 151.901 4842.53 4531.07 9900.82 9901.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 3.2e-05 1024 250 780 507904 62.9151 27.1503 465.805 836.134 1392.23 1392.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.001024 2048 470 1340 13824 1.35168 31.5781 89.8517 122.823 122.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1590 0.000512 2048 230 460 35584 3.48157 28.1822 104.886 136.593 136.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 3.2e-05 4096 50 1820 442368 337.226 144.462 3852.76 4312.85 8647.65 8647.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 0.001024 512 290 380 15872 0.362816 0.35728 2.96275 13.0212 16.7765 16.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 6.4e-05 2048 140 4720 280576 43.2953 28.3738 2994.79 836.403 3902.99 3903.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000256 512 150 260 24576 6.06477 1.79386 4.25008 95.7329 108.027 108.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.000256 4096 190 420 73984 13.9735 106.228 418.611 538.854 538.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 3.2e-05 2048 90 2060 593920 84.105 56.202 2766.79 1677.48 4584.72 4584.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 3.2e-05 4096 390 1740 401408 376.054 151.964 3219.34 4532.96 8280.65 8280.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 3.2e-05 1024 250 780 503808 61.6291 26.7538 597.562 824.246 1510.41 1510.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.001024 2048 470 1340 14016 1.35901 41.2907 90.2779 132.97 133.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1590 0.000512 2048 230 460 35520 3.46131 35.5569 104.441 143.502 143.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 3.2e-05 4096 50 1820 445440 336.465 144.325 5062.89 4321.86 9865.87 9866.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 0.001024 512 290 380 16512 0.36768 0.362432 3.89872 13.1371 17.8355 17.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 6.4e-05 2048 140 4720 282624 43.1811 28.416 3945.44 836.805 4853.98 4854.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000256 512 150 260 30720 5.66106 1.79405 6.67462 95.6479 109.963 110.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.000256 4096 190 420 74112 13.9748 138.826 418.66 571.504 571.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 3.2e-05 2048 90 2060 592896 84.0898 55.9431 3607.77 1672.9 5420.84 5420.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 3.2e-05 4096 390 1740 405504 373.878 151.622 4240.45 4516.82 9283.1 9283.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 3.2e-05 1024 250 780 491520 63.4748 26.4564 413.214 825.298 1328.67 1328.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.001024 2048 470 1340 13824 1.35821 28.5839 89.2779 119.261 119.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1590 0.000512 2048 230 460 35328 3.47034 25.6143 104.546 133.672 133.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 390 3.2e-05 4096 50 1820 442368 335.936 143.896 3501.32 4311.57 8293.04 8293.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 0.001024 512 290 380 15360 0.359904 0.352256 2.61504 12.7653 16.1608 16.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 6.4e-05 2048 140 4720 279552 43.2524 28.194 2724.33 834.004 3629.92 3630.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000256 512 150 260 24576 6.07539 1.79814 4.18102 95.8208 108.057 108.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.000256 4096 190 420 73728 13.9542 96.754 417.925 528.678 528.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 3.2e-05 2048 90 2060 592896 84.0992 55.9551 2525.16 1675.05 4340.4 4340.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 3.2e-05 4096 390 1740 399360 375.9 151.655 2911.64 4523.2 7962.72 7962.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 3.2e-05 1024 250 780 499200 62.5604 26.5355 616.869 824.858 1531.04 1531.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.001024 2048 470 1340 14000 1.35872 42.8236 90.291 134.516 134.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1590 0.000512 2048 230 460 35600 3.47536 37.4872 104.755 145.76 145.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 3.2e-05 4096 50 1820 444800 337.897 144.825 5184.27 4332.53 9999.85 10000.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 0.001024 512 290 380 16400 0.369728 0.360832 3.93232 13.15 17.886 17.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 6.4e-05 2048 140 4720 283200 43.2647 28.3515 4062.34 837.952 4972.04 4972.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000256 512 150 260 32000 5.91642 1.86778 7.04714 99.8385 114.853 115.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.000256 4096 190 420 74200 13.9837 142.729 419.548 576.303 576.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 3.2e-05 2048 90 2060 593600 84.3372 56.1029 3720.68 1675.23 5536.49 5536.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 3.2e-05 4096 390 1740 406400 374.582 151.978 4356.19 4519.56 9402.63 9402.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 3.2e-05 1024 250 780 486400 64.3386 26.4868 426.255 824.428 1341.73 1341.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.001024 2048 470 1340 13600 1.34429 29.8349 88.6588 119.881 119.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1590 0.000512 2048 230 460 35200 3.4536 26.1601 104.127 133.785 133.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 390 3.2e-05 4096 50 1820 441600 336.51 144.254 3669.21 4313.99 8464.3 8464.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 0.001024 512 290 380 15200 0.360448 0.353664 2.64003 12.7426 16.1664 16.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 6.4e-05 2048 140 4720 281600 43.0579 28.2692 2915.64 833.481 3820.6 3820.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000256 512 150 260 25600 6.33603 1.87187 4.60093 99.9265 112.922 113.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.000256 4096 190 420 74000 13.9837 101.685 419.009 534.721 534.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 3.2e-05 2048 90 2060 592000 84.307 56.0568 2661.51 1674.29 4476.3 4476.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 3.2e-05 4096 390 1740 403200 373.619 151.394 3087.86 4500.51 8113.71 8113.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 3.2e-05 1024 250 768 516096 62.0895 26.8981 465.548 838.384 1393.15 1393.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.001024 2048 470 1344 14272 1.36899 31.2511 90.9174 123.583 123.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1590 0.000512 2048 230 456 35840 3.4897 27.0198 104.874 135.426 135.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 390 3.2e-05 4096 50 1824 446464 337.196 144.414 7304.52 4328.63 12115.1 12115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 0.001024 512 290 384 16640 0.36864 0.366752 2.94326 13.2146 16.9668 17.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1150 6.4e-05 2048 140 4728 283392 43.1661 28.2933 3029.52 838.344 3939.46 3939.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 550 0.000256 512 150 264 32768 5.93494 1.88416 10.1504 101.469 119.624 119.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1900 0.000256 4096 190 432 74272 13.9823 215.016 419.42 648.467 648.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 3.2e-05 2048 90 2064 594432 84.2967 56.0271 2785.12 1677.13 4602.71 4602.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1020 3.2e-05 4096 390 1752 404480 376.878 151.989 6463.2 4534.74 11527.2 11527.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 3.2e-05 1024 250 768 517120 62.1647 26.9617 495.667 838.428 1423.44 1423.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.001024 2048 470 1344 14240 1.36442 33.3982 90.8621 125.668 125.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1590 0.000512 2048 230 456 35840 3.48874 28.5041 104.9 136.936 136.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 390 3.2e-05 4096 50 1824 446080 339.157 144.83 7258.17 4311.86 12054.4 12054.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 0.001024 512 290 384 16640 0.370528 0.362496 3.13325 13.2099 17.1452 17.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 6.4e-05 2048 140 4728 283200 43.3907 28.3638 3200.25 838.419 4110.56 4110.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 550 0.000256 512 150 264 33280 5.94538 1.89424 6.11382 101.643 115.783 115.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1900 0.000256 4096 190 432 74240 13.9789 213.105 419.315 646.443 646.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 3.2e-05 2048 90 2064 594560 84.467 56.1521 2945.43 1677.4 4763.58 4763.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1020 3.2e-05 4096 390 1752 404480 378.62 152.401 6511.99 4535.11 11578.5 11578.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 3.2e-05 1024 250 768 516096 62.0713 26.9124 489.044 837.223 1415.47 1415.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.001024 2048 470 1344 14256 1.36883 33.326 90.8596 125.598 125.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1590 0.000512 2048 230 456 35808 3.47526 28.4058 104.857 136.78 136.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 3.2e-05 4096 50 1824 446208 336.924 144.545 4033.06 4325.19 8840.04 8840.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 0.001024 512 290 384 16608 0.36864 0.364288 3.1233 13.1845 17.1109 17.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 6.4e-05 2048 140 4728 283008 43.2296 28.3689 3146.58 838.259 4056.58 4056.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000256 512 150 264 32256 5.87632 1.86368 5.80518 99.7476 113.477 113.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.000256 4096 190 432 74256 13.9836 112.994 419.581 546.604 546.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 3.2e-05 2048 90 2064 594432 84.3034 56.1537 2899.37 1677.26 4717.22 4717.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 3.2e-05 4096 390 1752 403968 376.629 152.192 4221.19 4536.44 9286.78 9287.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 3.2e-05 1024 250 768 509952 62.0596 26.7707 312.166 833.156 1234.38 1234.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.001024 2048 470 1344 14208 1.37005 21.4159 90.4564 113.286 113.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1590 0.000512 2048 230 456 35712 3.47123 18.2702 104.738 126.521 126.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 390 3.2e-05 4096 50 1824 445440 336.803 144.286 7279.92 4313.9 12075.2 12075.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 0.001024 512 290 384 16512 0.374784 0.36432 2.07898 13.2168 16.1028 16.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1150 6.4e-05 2048 140 4728 282624 43.1673 28.2597 2033.06 837.355 2941.97 2942.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 550 0.000256 512 150 264 30720 5.96371 1.86163 4.29974 99.7802 112.09 112.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1900 0.000256 4096 190 432 74208 13.9807 227.344 419.526 660.892 660.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 3.2e-05 2048 90 2064 593664 84.1321 55.9413 1869.87 1676.36 3686.44 3686.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1020 3.2e-05 4096 390 1752 402432 376.953 152.009 6715.27 4536.51 11781.1 11781.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 3.2e-05 1024 250 768 516096 62.1105 26.9373 562.258 836.553 1488.09 1488.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.001024 2048 470 1344 14224 1.36093 38.8079 90.5029 130.715 130.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1590 0.000512 2048 230 456 35840 3.48813 33.0938 104.881 141.507 141.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 3.2e-05 4096 50 1824 446208 337.802 144.805 4699.76 4307.23 9489.93 9490.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 0.001024 512 290 384 16576 0.368672 0.362496 3.64822 13.1647 17.6161 17.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 6.4e-05 2048 140 4728 283136 43.3516 28.3751 3651.27 837.768 4560.91 4561.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000256 512 150 264 32256 5.9048 1.87251 6.5215 99.8824 114.377 114.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.000256 4096 190 432 74200 13.974 131.872 432.259 578.15 578.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 3.2e-05 2048 90 2064 594048 84.4059 56.08 3364.35 1675.23 5180.2 5180.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 3.2e-05 4096 390 1752 404096 377.212 152.418 4505.57 4553.99 9589.53 9589.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 3.2e-05 1024 250 768 516096 61.9786 26.9082 359.114 836.504 1284.73 1284.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.001024 2048 470 1344 14112 1.35997 24.3056 91.3937 117.102 117.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1590 0.000512 2048 230 456 35728 3.47667 21.2182 104.714 129.452 129.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 390 3.2e-05 4096 50 1824 444416 337.253 144.666 2974.39 4307.31 7763.95 7764.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 0.001024 512 290 384 16352 0.365568 0.362272 2.33926 13.1277 16.2649 16.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 6.4e-05 2048 140 4728 282240 43.2548 28.3137 2292.93 836.647 3201.28 3201.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000256 512 150 264 28672 5.94566 1.82886 4.27411 97.669 109.902 110.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.000256 4096 190 432 74144 13.9739 84.1887 418.868 517.074 517.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 3.2e-05 2048 90 2064 594048 84.115 56.0927 2115.8 1675.33 3931.48 3931.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 3.2e-05 4096 390 1752 403200 376.281 152.191 3844.69 4528.22 8901.72 8902.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 3.2e-05 1024 250 768 512000 62.2624 26.8309 536.673 835.882 1461.87 1462.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.001024 2048 470 1344 14208 1.36426 36.7186 90.4031 128.529 128.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1590 0.000512 2048 230 456 35776 3.47536 32.2642 104.816 140.599 140.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 3.2e-05 4096 50 1824 446464 336.844 144.453 4559.79 4310.9 9352.33 9352.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 0.001024 512 290 384 16640 0.369152 0.362496 3.5193 13.2391 17.5584 17.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 6.4e-05 2048 140 4728 283136 43.2122 28.2839 3383.72 838.653 4294 4294.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000256 512 150 264 32768 5.93123 1.88794 6.19434 101.495 115.697 115.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.000256 4096 190 432 74240 13.9843 128.211 419.648 561.886 561.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 3.2e-05 2048 90 2064 593920 84.1888 55.9922 3250.87 1676.96 5068.14 5068.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 3.2e-05 4096 390 1752 404480 375.805 152.032 3822.88 4536.23 8887.27 8887.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 3.2e-05 1024 250 768 507904 62.9145 26.8429 357.972 834.951 1282.9 1283.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.001024 2048 470 1344 14080 1.36352 24.1238 90.1692 115.701 115.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1590 0.000512 2048 230 456 35712 3.47226 21.5712 104.685 129.771 129.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 3.2e-05 4096 50 1824 446464 336.701 144.446 3055.52 4325.7 7862.69 7862.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 0.001024 512 290 384 16384 0.366592 0.360448 2.39408 13.0924 16.2841 16.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 6.4e-05 2048 140 4728 282624 43.2588 28.2951 2182.49 837.863 3092.04 3092.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000256 512 150 264 32768 5.94557 1.88656 4.78598 101.479 114.285 114.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.000256 4096 190 432 74112 13.9837 86.1927 418.675 518.892 518.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 3.2e-05 2048 90 2064 593920 84.0856 55.9718 2134.03 1675.16 3949.38 3949.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 3.2e-05 4096 390 1752 403456 377.207 152.17 3689.73 4537 8756.43 8756.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 3.2e-05 1024 250 768 511488 62.3946 26.8817 593.619 834.99 1518.1 1518.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.001024 2048 470 1344 14184 1.36397 40.9887 90.2739 132.67 132.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1590 0.000512 2048 230 456 35784 3.47539 34.9628 104.83 143.311 143.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 3.2e-05 4096 50 1824 445824 337.583 144.769 4934.99 4310.52 9728.21 9728.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 0.001024 512 290 384 16560 0.370336 0.366144 3.88038 13.2261 17.9147 17.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 6.4e-05 2048 140 4728 282816 43.375 28.3603 3869.33 838.101 4779.31 4779.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000256 512 150 264 29952 5.94739 1.85069 6.24768 99.2449 113.484 113.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.000256 4096 190 432 74232 13.9899 139.182 419.574 572.791 572.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 3.2e-05 2048 90 2064 593856 84.4068 56.1367 3562.62 1675.87 5379.17 5379.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 3.2e-05 4096 390 1752 404352 376.378 152.28 4158.45 4533.19 9220.62 9220.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 3.2e-05 1024 250 768 506880 61.8133 26.5955 413.493 828.329 1330.46 1330.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.001024 2048 470 1344 14112 1.36192 28.6515 89.7468 119.804 119.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1590 0.000512 2048 230 456 35712 3.47546 24.717 104.758 132.991 133.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 3.2e-05 4096 50 1824 444672 337.313 144.774 3452 4314.58 8248.99 8249.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 0.001024 512 290 384 16416 0.366976 0.362272 2.73018 13.1694 16.7027 16.7769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 6.4e-05 2048 140 4728 282240 43.2631 28.327 2701.04 837.722 3610.48 3610.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000256 512 150 264 27648 5.8473 1.7944 4.16835 95.6116 107.607 107.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.000256 4096 190 432 74160 13.9881 97.6645 419.128 530.824 530.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 3.2e-05 2048 90 2064 593280 84.1339 56.0684 2486.87 1674.89 4302.09 4302.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 3.2e-05 4096 390 1752 403200 376.794 152.338 2900.83 4537.1 7967.39 7967.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 3.2e-05 1024 250 768 517120 61.9309 26.9285 569.307 837.885 1496.28 1496.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.001024 2048 470 1344 14160 1.364 38.6487 90.4971 130.554 130.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1590 0.000512 2048 230 456 35760 3.47642 33.2325 104.71 141.463 141.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 3.2e-05 4096 50 1824 445440 337.162 144.719 4679.94 4317.33 9479.5 9479.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 0.001024 512 290 384 16480 0.36816 0.364544 3.6479 13.1707 17.6221 17.6994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 6.4e-05 2048 140 4728 282880 43.232 28.3129 3678.91 837.929 4588.53 4588.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000256 512 150 264 30720 5.97222 1.86525 6.01418 99.7254 113.76 113.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.000256 4096 190 432 74160 13.978 131.12 418.89 564.034 564.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 3.2e-05 2048 90 2064 593920 84.2483 56.073 3394.62 1675.36 5210.45 5210.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 3.2e-05 4096 390 1752 404480 375.933 152.181 3953.12 4532.05 9013.63 9013.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 3.2e-05 1024 250 768 512000 62.5696 26.9046 406.32 837.786 1333.81 1333.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.001024 2048 470 1344 14080 1.36326 27.8533 90.4992 119.759 119.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1590 0.000512 2048 230 456 35680 3.47971 24.0445 104.699 132.267 132.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 3.2e-05 4096 50 1824 445440 336.437 144.542 3347.16 4331.97 8160.45 8160.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 0.001024 512 290 384 16320 0.366592 0.36096 2.66877 13.1161 16.5853 16.6614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 6.4e-05 2048 140 4728 282880 43.1632 28.2992 2622.79 837.949 3532.34 3532.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000256 512 150 264 30720 5.98371 1.86374 4.50586 99.7678 112.307 112.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.000256 4096 190 432 74080 13.9751 94.5519 418.706 527.276 527.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 3.2e-05 2048 90 2064 593920 83.9703 56.3645 2416.49 1675.3 4232.26 4232.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 3.2e-05 4096 390 1752 404480 375.086 152.014 2818.41 4532.09 7877.94 7878.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 3.2e-05 1024 250 768 509952 62.0022 28.6185 725.669 833.08 1649.59 1649.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.001024 2048 470 1344 14208 1.36806 49.9771 90.2585 141.646 141.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1590 0.000512 2048 230 456 35712 3.46899 42.8954 104.716 151.124 151.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 3.2e-05 4096 50 1824 445440 336.083 144.314 5973.78 4319.97 10774.5 10774.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 0.001024 512 290 384 16512 0.369856 0.363872 4.67469 13.214 18.6893 18.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 6.4e-05 2048 140 4728 282624 43.1067 28.3057 4674.48 837.362 5583.39 5583.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000256 512 150 264 30720 5.96973 1.86048 8.00355 99.7795 115.795 115.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.000256 4096 190 432 74208 13.982 168.1 419.48 601.606 601.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 3.2e-05 2048 90 2064 593664 84.0397 55.9661 4306.85 1676.29 6123.29 6123.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 3.2e-05 4096 390 1752 402432 375.903 152.024 5000.07 4536.41 10064.7 10065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 3.2e-05 1024 250 768 503808 61.6269 26.4527 458.253 824.284 1370.84 1371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.001024 2048 470 1344 14016 1.36397 31.5623 90.3188 123.288 123.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1590 0.000512 2048 230 456 35520 3.4631 27.1149 104.369 134.99 135.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 3.2e-05 4096 50 1824 445440 336.464 144.312 3871.93 4320.05 8673.09 8673.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 0.001024 512 290 384 16128 0.367328 0.361824 3.0161 13.1377 16.9558 17.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 6.4e-05 2048 140 4728 282624 43.1782 28.2949 3003.81 836.848 3912.27 3912.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000256 512 150 264 24576 6.06438 1.79469 4.25466 95.6426 107.944 108.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.000256 4096 190 432 74112 13.9786 109.023 419.135 542.181 542.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 3.2e-05 2048 90 2064 592896 84.0487 55.9575 2774.8 1673 4587.95 4588.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 3.2e-05 4096 390 1752 402432 376.455 152.033 3253.29 4545.78 8327.89 8328.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 3.2e-05 1024 250 768 512000 61.9669 26.8295 714.403 833.496 1636.91 1637.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.001024 2048 470 1344 14200 1.37277 49.2611 90.2495 140.927 140.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1590 0.000512 2048 230 456 35800 3.49434 42.1437 104.978 150.658 150.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 3.2e-05 4096 50 1824 444800 337.742 144.892 5905.72 4332.5 10721.2 10721.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 0.001024 512 290 384 16600 0.370624 0.362496 4.6991 13.2262 18.7284 18.8061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 6.4e-05 2048 140 4728 282400 43.4372 28.4575 4601.39 837.858 5511.28 5511.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000256 512 150 264 32000 5.9057 1.86749 8.32886 99.7793 116.068 116.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.000256 4096 190 432 74200 13.9796 166.9 419.498 600.42 600.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 3.2e-05 2048 90 2064 594400 84.4653 56.1767 4245.72 1677.49 6063.99 6064.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 3.2e-05 4096 390 1752 403200 377.054 152.459 4956.15 4536.69 10022.7 10022.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 3.2e-05 1024 250 768 499200 62.5473 26.5133 471.981 824.283 1385.56 1385.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.001024 2048 470 1344 14000 1.36301 33.1096 89.2516 123.766 123.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1590 0.000512 2048 230 456 35600 3.47037 28.6521 104.614 136.778 136.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 3.2e-05 4096 50 1824 444800 337.777 144.811 3991.05 4310.57 8784.55 8784.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 0.001024 512 290 384 16400 0.368928 0.361568 3.17011 13.1461 17.115 17.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 6.4e-05 2048 140 4728 281600 43.449 28.3886 3107.42 837.347 4016.74 4016.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000256 512 150 264 32000 5.91405 1.87187 5.57658 99.8031 113.353 113.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.000256 4096 190 432 74000 13.9674 112.744 418.562 545.318 545.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 3.2e-05 2048 90 2064 593600 84.3263 56.0538 2874.87 1674.02 4689.41 4689.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 3.2e-05 4096 390 1752 403200 377.225 152.437 3361.83 4533.35 8425.18 8425.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 3.2e-05 1024 250 768 516096 61.9789 26.9094 703.99 837.293 1630.41 1630.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.001024 2048 470 1344 14112 1.35962 48.0358 90.3914 139.832 139.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1590 0.000512 2048 230 456 35728 3.4775 41.1922 104.813 149.526 149.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 3.2e-05 4096 50 1824 444416 337.258 144.637 5794.42 4330.56 10607.2 10607.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 0.001024 512 290 384 16352 0.367712 0.360448 4.57258 13.1386 18.5088 18.5888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 6.4e-05 2048 140 4728 282240 43.2441 28.3048 4526.82 837.409 5435.91 5436.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000256 512 150 264 28672 5.94534 1.82886 7.08506 97.7061 112.757 112.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.000256 4096 190 432 74144 23.2837 164.065 419.268 606.663 606.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 3.2e-05 2048 90 2064 594048 84.1154 56.1585 4171.45 1676.75 5988.61 5988.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 3.2e-05 4096 390 1752 403200 375.971 152.199 4871.07 4542.02 9941.59 9941.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 3.2e-05 1024 250 768 501760 62.4272 26.5235 454.012 827.041 1370.22 1370.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.001024 2048 470 1344 13888 1.35437 31.4655 90.2957 123.158 123.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1590 0.000512 2048 230 456 35616 3.4824 27.4173 104.717 135.659 135.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 3.2e-05 4096 50 1824 444416 336.433 144.462 3805.25 4308.35 8594.83 8595.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 0.001024 512 290 384 16128 0.370144 0.360672 2.95104 13.2052 16.9554 17.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 6.4e-05 2048 140 4728 281344 43.3065 28.2763 2968.61 836.893 3877.22 3877.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000256 512 150 264 21504 6.03795 1.74902 3.7376 93.2461 104.958 105.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.000256 4096 190 432 73920 13.9772 107.608 418.267 539.894 539.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 3.2e-05 2048 90 2064 593152 83.9566 55.9661 2746.86 1673.13 4560.05 4560.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 3.2e-05 4096 390 1752 401408 377.205 152.193 3184.77 4539.06 8253.55 8253.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 3.2e-05 1024 250 768 514560 61.8883 26.88 685.632 835.032 1609.66 1609.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.001024 2048 470 1344 14160 1.36362 46.7252 90.3349 138.468 138.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1590 0.000512 2048 230 456 35760 3.48774 39.9972 104.89 148.417 148.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 390 3.2e-05 4096 50 1824 445440 337.747 144.708 5598.71 4328.04 10409.5 10409.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 0.001024 512 290 384 16320 0.369152 0.360448 4.27504 13.0982 18.1723 18.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 6.4e-05 2048 140 4728 282240 43.3822 28.3425 4381.06 837.678 5290.6 5290.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000256 512 150 264 30720 5.98403 1.86787 7.25594 99.7885 115.078 115.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.000256 4096 190 432 74160 13.974 157.542 419.374 590.934 590.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 3.2e-05 2048 90 2064 593280 84.3426 56.0499 4030.13 1674.89 5845.54 5845.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 3.2e-05 4096 390 1752 403200 377.315 152.371 4692.84 4535.59 9758.44 9758.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 3.2e-05 1024 250 768 506880 61.0857 26.4838 437.064 824.343 1349.2 1349.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.001024 2048 470 1344 13920 1.35974 29.698 89.147 120.247 120.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1590 0.000512 2048 230 456 35520 3.47136 26.0342 104.501 134.049 134.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 3.2e-05 4096 50 1824 441600 337.951 144.634 3576.46 4315.55 8374.93 8375.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 0.001024 512 290 384 16320 0.36896 0.36176 2.88986 13.1698 16.8635 16.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 6.4e-05 2048 140 4728 280320 43.3064 28.3075 2796.6 834.906 3703.25 3703.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000256 512 150 264 30720 5.99981 1.86922 4.89562 99.826 112.776 112.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.000256 4096 190 432 73920 13.9738 101.433 418.359 533.812 533.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 3.2e-05 2048 90 2064 593280 84.1504 56.021 2595.69 1674.13 4410.14 4410.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 3.2e-05 4096 390 1752 399360 378.275 152.335 2996.66 4533.86 8061.46 8061.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 3.2e-05 1024 250 768 507904 62.8965 26.8368 646.63 835.164 1571.75 1571.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.001024 2048 470 1344 14080 1.36035 44.3455 90.1833 135.932 135.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1590 0.000512 2048 230 456 35712 3.47757 38.1108 104.728 146.359 146.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 3.2e-05 4096 50 1824 446464 336.674 144.433 5365.28 4307.47 10154.2 10154.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 0.001024 512 290 384 16384 0.366592 0.35856 4.20192 13.0946 18.0933 18.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 6.4e-05 2048 140 4728 282624 43.2275 28.3025 4188.04 838.03 5097.74 5097.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000256 512 150 264 32768 5.94666 1.88243 7.3857 101.487 116.886 117.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.000256 4096 190 432 74112 13.9817 150.798 418.906 583.731 583.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 3.2e-05 2048 90 2064 593920 84.124 56.0227 3858.39 1675.54 5674.22 5674.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 3.2e-05 4096 390 1752 403456 376.757 152.196 4490.56 4538.18 9558.03 9558.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 3.2e-05 1024 250 768 507904 62.9028 26.8568 435.265 835.316 1360.57 1360.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.001024 2048 470 1344 13824 1.35149 29.1164 89.8472 120.358 120.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1590 0.000512 2048 230 456 35584 3.48253 25.5879 104.712 133.826 133.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 3.2e-05 4096 50 1824 442368 337.264 144.432 3614.38 4328.27 8424.67 8424.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 0.001024 512 290 384 15872 0.366656 0.3584 2.85293 13.01 16.6594 16.7363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 6.4e-05 2048 140 4728 280576 43.2938 28.2717 2816.56 835.603 3723.87 3723.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000256 512 150 264 24576 6.06234 1.79405 4.11213 95.6852 107.841 107.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.000256 4096 190 432 73984 13.9796 101.759 418.775 534.561 534.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 3.2e-05 2048 90 2064 593920 84.0982 56.0401 2610.99 1675.84 4427.11 4427.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 3.2e-05 4096 390 1752 401408 376.113 151.934 3042.25 4528.46 8099.09 8099.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 3.2e-05 1024 250 775 512000 62.6743 26.8956 524.938 837.799 1452.53 1452.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.001024 2048 470 1350 14240 1.36794 35.6368 90.9849 128.032 128.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1590 0.000512 2048 230 450 35904 3.48755 30.3803 104.864 138.774 138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 390 3.2e-05 4096 50 1825 447488 336.163 144.225 8115.14 4320.26 12916.1 12916.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 0.001024 512 290 375 16640 0.369248 0.364544 3.2831 13.2035 17.2891 17.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1150 6.4e-05 2048 140 4725 283392 43.1413 28.33 3422.33 837.78 4331.72 4331.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 550 0.000256 512 150 250 38912 5.54698 1.88493 13.0436 101.424 122.084 122.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1900 0.000256 4096 190 425 74304 13.9776 235.031 418.975 668.027 668.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 3.2e-05 2048 90 2050 594944 84.1616 56.005 3122.35 1675.97 4953.18 4953.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1020 3.2e-05 4096 390 1750 403968 376.774 152.078 7226.64 4546.39 12302.2 12302.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 3.2e-05 1024 250 775 512000 62.9197 26.9703 471.767 838.594 1400.48 1400.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.001024 2048 470 1350 14240 1.36806 32.2433 92.0218 125.675 125.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1590 0.000512 2048 230 450 35880 3.47955 27.0852 104.915 135.526 135.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 390 3.2e-05 4096 50 1825 447360 338.108 144.606 7027.21 4324.97 11835.2 11835.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 0.001024 512 290 375 16640 0.370752 0.361952 2.95936 13.2132 16.9767 17.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 6.4e-05 2048 140 4725 283200 43.4028 28.3894 3078.01 838.576 3988.52 3988.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 550 0.000256 512 150 250 39680 5.5439 1.89277 6.83245 101.648 116.099 116.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1900 0.000256 4096 190 425 74320 13.9876 203.293 419.494 636.823 636.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 3.2e-05 2048 90 2050 594880 84.4948 56.1242 2807.79 1677.79 4626.34 4626.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1020 3.2e-05 4096 390 1750 403840 379.114 152.455 6232.48 4539.39 11303.8 11304.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 3.2e-05 1024 250 775 512000 62.7412 26.9373 306.434 837.738 1234.08 1234.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.001024 2048 470 1350 14160 1.36602 20.9923 90.6603 113.062 113.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1590 0.000512 2048 230 450 35840 3.4833 17.7534 104.812 126.091 126.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 390 3.2e-05 4096 50 1825 446720 337.882 144.54 6797.4 4304.94 11585.1 11585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 0.001024 512 290 375 16480 0.368992 0.362368 1.97686 13.1721 15.9519 16.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1150 6.4e-05 2048 140 4725 282880 43.2547 28.3196 1984.69 837.775 2894.17 2894.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 550 0.000256 512 150 250 38400 5.49075 1.86778 11.3372 99.7233 118.606 118.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1900 0.000256 4096 190 425 74240 13.9795 203.221 419.025 636.274 636.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 3.2e-05 2048 90 2050 594560 84.2126 56.2432 1812.4 1675.16 3628.15 3628.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1020 3.2e-05 4096 390 1750 403200 378.998 152.377 6231.29 4538.23 11301.2 11301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 3.2e-05 1024 250 775 509952 62.9443 26.9107 501.455 837.145 1428.68 1428.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.001024 2048 470 1350 14208 1.36976 34.3101 90.7346 126.457 126.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1590 0.000512 2048 230 450 35856 3.47805 28.7969 104.862 137.181 137.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 3.2e-05 4096 50 1825 446976 336.497 144.388 4201.4 4304.88 8987.51 8987.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 0.001024 512 290 375 16608 0.368064 0.361472 3.16765 13.1821 17.151 17.2301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 6.4e-05 2048 140 4725 283008 43.2168 28.3142 3273.76 838.377 4183.81 4183.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000256 512 150 250 38400 5.48134 1.86275 6.86755 99.7467 114.14 114.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.000256 4096 190 425 74304 13.9772 115.532 419.508 549.061 549.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 3.2e-05 2048 90 2050 594816 84.2735 56.1304 2991.89 1677.09 4809.53 4809.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 3.2e-05 4096 390 1750 403968 376.751 152.199 4324.28 4548.44 9402.07 9402.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 3.2e-05 1024 250 775 503808 62.9448 26.7417 320.564 833.167 1243.65 1243.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.001024 2048 470 1350 14112 1.3615 22.1158 90.2349 113.755 113.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1590 0.000512 2048 230 450 35808 3.47955 18.7031 104.881 127.107 127.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 390 3.2e-05 4096 50 1825 445440 336.94 144.302 7254.49 4325.06 12061.1 12061.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 0.001024 512 290 375 16512 0.369376 0.363616 2.08147 13.2172 16.1021 16.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 6.4e-05 2048 140 4725 282624 43.1877 28.3902 2115.43 837.37 3024.52 3024.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 550 0.000256 512 150 250 36864 5.5775 1.86339 5.05987 99.7794 112.469 112.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1900 0.000256 4096 190 425 74208 13.9873 218.85 419.201 652.086 652.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 3.2e-05 2048 90 2050 594432 84.0266 55.9638 1932.96 1676.38 3749.47 3749.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1020 3.2e-05 4096 390 1750 402432 377.398 151.99 6665.69 4536.86 11732.3 11732.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 3.2e-05 1024 250 775 512512 62.6098 26.9372 537.445 836.299 1463.51 1463.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.001024 2048 470 1350 14224 1.36806 37.2571 90.5422 129.211 129.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1590 0.000512 2048 230 450 35840 3.4823 31.404 104.735 139.665 139.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 3.2e-05 4096 50 1825 447104 337.194 144.62 4530.38 4301.23 9313.75 9314.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 0.001024 512 290 375 16576 0.368896 0.361408 3.43568 13.1614 17.4013 17.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 6.4e-05 2048 140 4725 283136 43.3412 28.3468 3513.09 837.509 4422.42 4422.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000256 512 150 250 37632 5.57043 1.87261 6.94611 99.8682 114.439 114.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.000256 4096 190 425 74256 13.9796 124.654 418.823 557.501 557.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 3.2e-05 2048 90 2050 594496 84.2762 56.1664 3207.79 1674.72 5023.08 5023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 3.2e-05 4096 390 1750 404096 377.162 152.4 4333.22 4531.92 9395.02 9395.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 3.2e-05 1024 250 775 508928 63.0183 26.9137 341.1 837.324 1268.58 1268.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.001024 2048 470 1350 14112 1.36355 23.593 90.4498 115.448 115.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1590 0.000512 2048 230 450 35728 3.47546 20.1664 104.7 128.383 128.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 390 3.2e-05 4096 50 1825 446208 336.125 144.358 2890.02 4321.16 7691.99 7692.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 0.001024 512 290 375 16352 0.366848 0.362496 2.22739 13.14 16.1679 16.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 6.4e-05 2048 140 4725 282240 43.2621 28.373 2204.6 837.563 3113.93 3114.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000256 512 150 250 35840 5.49725 1.82477 5.07904 97.7158 110.3 110.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.000256 4096 190 425 74144 13.9739 79.899 418.929 512.846 512.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 3.2e-05 2048 90 2050 594048 84.0882 56.1029 2015.79 1676.91 3833.03 3833.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 3.2e-05 4096 390 1750 403200 376.27 152.191 3706.29 4532.56 8767.64 8767.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 3.2e-05 1024 250 775 507904 62.906 26.8369 558.037 835.067 1483.07 1483.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.001024 2048 470 1350 14208 1.36573 38.6404 90.4294 130.478 130.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1590 0.000512 2048 230 450 35840 3.47341 32.827 104.775 141.119 141.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 3.2e-05 4096 50 1825 447488 335.945 144.263 4688.11 4301.18 9469.84 9470.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 0.001024 512 290 375 16640 0.373824 0.36624 3.56317 13.2248 17.599 17.6774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 6.4e-05 2048 140 4725 283136 43.1876 28.2996 3557.76 837.836 4467.22 4467.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000256 512 150 250 38912 5.5488 1.88531 7.35264 101.446 116.414 116.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.000256 4096 190 425 74240 13.9803 129.142 418.975 562.141 562.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 3.2e-05 2048 90 2050 594432 84.171 55.9821 3318.76 1675.33 5134.39 5134.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 3.2e-05 4096 390 1750 403456 376.907 152.141 3910.02 4537.72 8977.11 8977.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 3.2e-05 1024 250 775 507904 62.9018 26.839 369.936 835.667 1295.57 1295.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.001024 2048 470 1350 14080 1.36189 25.2416 90.2745 116.921 116.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1590 0.000512 2048 230 450 35712 3.47136 21.9053 104.664 130.084 130.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 3.2e-05 4096 50 1825 446464 336.651 144.458 3140.39 4329.45 7951.28 7951.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 0.001024 512 290 375 16384 0.367712 0.36096 2.42074 13.1079 16.3272 16.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 6.4e-05 2048 140 4725 282624 43.2517 28.3825 2274 838.604 3184.37 3184.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000256 512 150 250 36864 5.69158 1.8903 5.48762 101.521 114.779 114.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.000256 4096 190 425 74112 13.979 86.7061 418.704 519.431 519.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 3.2e-05 2048 90 2050 593920 84.085 56.0169 2189.34 1676.61 4006.18 4006.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 3.2e-05 4096 390 1750 403456 377.215 152.159 3701.96 4541.17 8772.83 8773.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 3.2e-05 1024 250 775 506880 63.0541 26.9048 587.869 835.203 1513.25 1513.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.001024 2048 470 1350 14184 1.36957 41.0194 91.6029 134.034 134.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1590 0.000512 2048 230 450 35856 3.48774 34.4474 104.936 142.914 142.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 3.2e-05 4096 50 1825 446976 336.917 144.579 4953.88 4305.35 9741.05 9741.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 0.001024 512 290 375 16560 0.369888 0.363456 3.7888 13.2321 17.8275 17.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 6.4e-05 2048 140 4725 282816 43.3541 28.3373 3868.49 838.326 4778.64 4778.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000256 512 150 250 36864 5.50778 1.84877 7.34384 99.2534 114.142 114.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.000256 4096 190 425 74232 13.9805 136.711 419.367 570.103 570.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 3.2e-05 2048 90 2050 594432 84.3979 56.145 3530.29 1676.28 5347.24 5347.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 3.2e-05 4096 390 1750 403200 377.611 152.445 4150.7 4540.53 9221.61 9221.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 3.2e-05 1024 250 775 497664 63.2406 26.6019 415.654 829.142 1334.86 1335.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.001024 2048 470 1350 14112 1.36589 29.5214 89.8501 120.781 120.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1590 0.000512 2048 230 450 35712 3.47546 24.8575 104.747 133.124 133.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 3.2e-05 4096 50 1825 446976 336.122 144.466 3559.18 4306.48 8346.6 8346.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 0.001024 512 290 375 16416 0.369056 0.362976 2.78115 13.1925 16.7766 16.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 6.4e-05 2048 140 4725 282240 43.2741 28.3386 2765.64 838.548 3675.94 3676.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000256 512 150 250 32256 5.57277 1.79405 4.77098 95.6602 107.98 108.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.000256 4096 190 425 74160 13.9821 98.4945 419.199 531.718 531.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 3.2e-05 2048 90 2050 594432 84.0599 56.1684 2525.11 1676.73 4342.2 4342.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 3.2e-05 4096 390 1750 403200 376.815 152.335 2972.27 4541.29 8043.04 8043.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 3.2e-05 1024 250 775 512000 62.6357 26.9348 578.254 838.435 1506.48 1506.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.001024 2048 470 1350 14160 1.3663 39.8961 90.5993 131.904 131.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1590 0.000512 2048 230 450 35840 3.48298 33.7123 104.886 142.126 142.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 3.2e-05 4096 50 1825 446720 336.697 144.533 4792.12 4308.52 9582.22 9582.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 0.001024 512 290 375 16480 0.36864 0.362432 3.67194 13.1785 17.6546 17.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 6.4e-05 2048 140 4725 282880 43.2237 28.33 3753.23 838.472 4663.4 4663.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000256 512 150 250 38400 5.49062 1.86374 7.3337 99.7645 114.637 114.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.000256 4096 190 425 74240 13.9715 132.955 419.255 566.224 566.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 3.2e-05 2048 90 2050 594560 84.1073 56.0701 3428.14 1676.69 5245.14 5245.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 3.2e-05 4096 390 1750 403200 376.937 152.359 4017.8 4542.26 9089.67 9089.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 3.2e-05 1024 250 775 512000 62.58 26.9014 409.131 838.747 1337.59 1337.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.001024 2048 470 1350 14080 1.36778 28.1378 90.6096 120.16 120.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1590 0.000512 2048 230 450 35680 3.47248 23.9295 104.702 132.145 132.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 3.2e-05 4096 50 1825 445440 336.421 144.577 3363.8 4336.53 8181.67 8181.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 0.001024 512 290 375 16320 0.366592 0.360832 2.64685 13.1293 16.5751 16.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 6.4e-05 2048 140 4725 282880 43.1572 28.3358 2630.28 838.902 3540.82 3540.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000256 512 150 250 35840 5.65622 1.86202 5.06778 99.8172 112.597 112.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.000256 4096 190 425 74080 13.9798 93.3866 418.926 526.337 526.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 3.2e-05 2048 90 2050 593920 84.0175 56.0484 2403.96 1677.19 4221.36 4221.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 3.2e-05 4096 390 1750 401920 377.889 152.419 2810.08 4550.9 7891.62 7891.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 3.2e-05 1024 250 775 503808 62.8969 26.7452 696.086 832.177 1618.14 1618.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.001024 2048 470 1350 14112 1.36019 48.5462 91.0574 141.007 141.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1590 0.000512 2048 230 450 35808 3.4816 41.1426 104.745 149.412 149.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 3.2e-05 4096 50 1825 445440 336.114 144.299 5847.35 4319.96 10648.1 10648.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 0.001024 512 290 375 16512 0.36864 0.359136 4.48464 13.1994 18.483 18.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 6.4e-05 2048 140 4725 282624 43.1446 28.2761 4545.51 836.349 5453.42 5453.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000256 512 150 250 36864 5.58045 1.86163 9.08038 99.7218 116.432 116.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.000256 4096 190 425 74208 13.9878 161.799 418.799 594.629 594.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 3.2e-05 2048 90 2050 594432 83.9549 56.0239 4157.27 1674.35 5971.74 5971.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 3.2e-05 4096 390 1750 402432 376.068 152.028 4884.4 4531.24 9944.13 9944.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 3.2e-05 1024 250 775 491520 63.5444 26.4691 455.087 825.014 1370.39 1370.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.001024 2048 470 1350 14016 1.36499 32.4791 88.3217 122.215 122.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1590 0.000512 2048 230 450 35712 3.49062 27.6355 104.873 136.048 136.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 3.2e-05 4096 50 1825 445440 336.73 144.334 3929.98 4359.81 8771.37 8771.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 0.001024 512 290 375 16128 0.36864 0.3624 2.97798 13.1506 16.9334 17.0025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 6.4e-05 2048 140 4725 282624 43.1812 28.3873 3056.04 837.543 3965.3 3965.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000256 512 150 250 30720 5.66253 1.80029 5.19642 95.691 108.539 108.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.000256 4096 190 425 74112 13.9911 108.941 419.135 542.109 542.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 3.2e-05 2048 90 2050 592896 84.1363 55.9391 2793.63 1674.34 4608.22 4608.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 3.2e-05 4096 390 1750 402432 376.594 152.08 3292.35 4565.98 8387.49 8387.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 3.2e-05 1024 250 775 505600 62.9632 26.8322 695.553 833.571 1619.14 1619.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.001024 2048 470 1350 14100 1.35782 48.5442 82.6823 132.63 132.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1590 0.000512 2048 230 450 35800 3.4704 40.9239 104.871 149.308 149.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 3.2e-05 4096 50 1825 446400 337.158 144.702 5878.81 4324.17 10685.2 10685.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 0.001024 512 290 375 16600 0.372576 0.361248 4.55123 13.2237 18.5784 18.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 6.4e-05 2048 140 4725 282400 43.4201 28.3894 4554.73 837.904 5464.59 5464.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000256 512 150 250 38400 5.49718 1.86778 9.50138 99.779 116.826 116.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.000256 4096 190 425 74200 13.9821 162.003 419.176 595.205 595.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 3.2e-05 2048 90 2050 594400 84.4438 56.1408 4165.57 1677.6 5983.91 5984.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 3.2e-05 4096 390 1750 403200 376.914 152.462 4917.9 4536.74 9984.37 9984.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 3.2e-05 1024 250 775 499200 62.5909 26.5403 462.351 824.389 1376.12 1376.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.001024 2048 470 1350 14000 1.3609 32.5573 90.3713 124.335 124.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1590 0.000512 2048 230 450 35600 3.47216 27.7995 104.506 135.824 135.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 3.2e-05 4096 50 1825 444800 337.946 144.84 3941.13 4316.5 8740.77 8741.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 0.001024 512 290 375 16400 0.36864 0.362496 3.0904 13.143 17.0352 17.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 6.4e-05 2048 140 4725 281600 43.4536 28.4692 3038.27 837.461 3947.79 3947.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000256 512 150 250 38400 5.512 1.8703 6.3343 99.8056 113.709 113.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.000256 4096 190 425 74000 13.9694 109.126 418.285 541.427 541.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 3.2e-05 2048 90 2050 593600 84.3286 56.1564 2782.67 1676.57 4599.87 4599.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 3.2e-05 4096 390 1750 403200 377.397 152.443 3304.95 4533.99 8369.15 8369.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 3.2e-05 1024 250 775 508928 62.9897 26.9119 684.438 837.223 1611.79 1611.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.001024 2048 470 1350 14112 1.36397 47.2982 90.4502 139.153 139.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1590 0.000512 2048 230 450 35728 3.47315 39.7469 104.692 147.957 148.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 3.2e-05 4096 50 1825 446208 336.113 144.377 5678.2 4301.28 10460.3 10460.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 0.001024 512 290 375 16352 0.366592 0.360064 4.40387 13.1389 18.3411 18.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 6.4e-05 2048 140 4725 282240 43.2506 28.3436 4423.94 837.318 5332.99 5333.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000256 512 150 250 35840 5.49142 1.83059 8.50813 97.7101 113.727 113.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.000256 4096 190 425 74144 13.9784 156.957 418.947 589.926 589.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 3.2e-05 2048 90 2050 594048 84.096 56.0263 4037.46 1676.57 5854.29 5854.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 3.2e-05 4096 390 1750 403200 376.012 152.176 4742.62 4532.21 9803.33 9803.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 3.2e-05 1024 250 775 501760 62.4448 26.536 443.752 827.727 1360.69 1360.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.001024 2048 470 1350 13888 1.35478 30.7681 89.3382 121.502 121.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1590 0.000512 2048 230 450 35616 3.47955 26.4542 104.68 134.656 134.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 3.2e-05 4096 50 1825 444416 336.522 144.481 3702.22 4330.94 8514.49 8514.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 0.001024 512 290 375 16128 0.369568 0.36112 2.83171 13.2105 16.8453 16.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 6.4e-05 2048 140 4725 281344 43.3093 28.3055 2879.27 837.522 3788.54 3788.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000256 512 150 250 28672 5.57965 1.74714 4.45091 93.2863 105.243 105.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.000256 4096 190 425 73920 13.977 102.45 418.254 534.723 534.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 3.2e-05 2048 90 2050 593152 83.9756 56.0702 2639.05 1674.28 4453.51 4453.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 3.2e-05 4096 390 1750 401408 377.209 152.192 3089.56 4542.73 8162.02 8162.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 3.2e-05 1024 250 775 506880 63.07 27.3958 660.703 834.608 1586.01 1586.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.001024 2048 470 1350 14160 1.37216 45.7982 90.3722 137.585 137.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1590 0.000512 2048 230 450 35760 3.48458 38.4906 104.724 146.743 146.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 3.2e-05 4096 50 1825 445440 337.867 144.739 5482.74 4325.98 10291.7 10291.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 0.001024 512 290 375 16320 0.37008 0.36288 4.11648 13.0923 18.0123 18.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 6.4e-05 2048 140 4725 282240 43.3983 28.419 4274.19 837.263 5183.42 5183.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000256 512 150 250 38400 5.50426 1.86723 8.74035 99.7474 116.044 116.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.000256 4096 190 425 74160 13.9782 151.714 418.845 584.586 584.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 3.2e-05 2048 90 2050 593280 84.396 56.1539 3905.78 1674.06 5720.53 5720.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 3.2e-05 4096 390 1750 403200 377.3 152.389 4586.82 4533.39 9650.24 9650.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 3.2e-05 1024 250 775 491520 63.4844 26.4871 424.195 824.331 1338.72 1338.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.001024 2048 470 1350 13920 1.35987 29.7979 89.2016 120.401 120.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1590 0.000512 2048 230 450 35520 3.46717 25.598 104.385 133.495 133.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 3.2e-05 4096 50 1825 441600 337.942 144.633 3617.84 4307.41 8408.15 8408.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 0.001024 512 290 375 16320 0.36864 0.362496 2.87674 13.1705 16.8508 16.9261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 6.4e-05 2048 140 4725 280320 43.3052 28.3241 2825.27 834.891 3731.94 3732.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000256 512 150 250 38400 5.50106 1.86832 6.11968 99.8282 113.501 113.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.000256 4096 190 425 73920 13.9694 101.049 418.025 533.089 533.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 3.2e-05 2048 90 2050 593280 84.1367 56.023 2600.03 1676.27 4416.6 4416.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 3.2e-05 4096 390 1750 399360 378.271 152.295 3025.57 4533.89 8090.37 8090.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 3.2e-05 1024 250 775 507904 62.8795 26.8422 631.695 835.166 1556.81 1556.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.001024 2048 470 1350 14080 1.35987 43.6619 90.245 135.309 135.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1590 0.000512 2048 230 450 35712 3.47546 36.8255 104.604 144.949 145.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 3.2e-05 4096 50 1825 446464 336.66 144.465 5268.23 4307.47 10057.2 10057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 0.001024 512 290 375 16384 0.365888 0.361248 4.05354 13.0965 17.9481 18.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 6.4e-05 2048 140 4725 282624 43.2424 28.3013 4084.33 838.091 4994.11 4994.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000256 512 150 250 36864 5.69539 1.88419 8.38314 101.487 117.634 117.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.000256 4096 190 425 74112 13.9789 144.39 418.778 577.189 577.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 3.2e-05 2048 90 2050 593920 84.111 55.9806 3730.54 1677.9 5548.66 5548.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 3.2e-05 4096 390 1750 403456 376.861 152.188 4402.25 4538.32 9469.94 9470.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 3.2e-05 1024 250 775 507904 62.92 26.8348 443.268 835.48 1368.73 1368.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.001024 2048 470 1350 13824 1.3521 29.4438 89.9236 120.762 120.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1590 0.000512 2048 230 450 35584 3.47955 25.7601 104.621 133.903 133.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 3.2e-05 4096 50 1825 442368 337.075 144.471 3699.69 4309.57 8491.13 8491.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 0.001024 512 290 375 15872 0.364544 0.357696 2.78525 13.009 16.5865 16.6637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 6.4e-05 2048 140 4725 280576 43.3042 28.2626 2877.03 835.75 3784.49 3784.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000256 512 150 250 32768 5.5465 1.79283 5.14141 95.6967 108.362 108.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.000256 4096 190 425 73984 14 103.089 418.53 535.662 535.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 3.2e-05 2048 90 2050 593920 84.084 56.0854 2645.16 1676.27 4461.72 4461.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 3.2e-05 4096 390 1750 401408 376.068 151.919 3116.23 4529.27 8173.81 8174.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1140 3.2e-05 1024 250 768 509952 62.9833 26.8988 457.644 838.398 1386.16 1386.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.001024 2048 470 1344 14272 1.37216 31.3754 90.9165 123.706 123.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1590 0.000512 2048 230 448 35904 3.49171 26.6588 104.902 135.097 135.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 390 3.2e-05 4096 50 1824 445952 337.594 144.468 6792.32 4312.36 11587.1 11587.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 0.001024 512 290 384 16768 0.368576 0.363712 2.93142 13.2145 16.9466 17.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1150 6.4e-05 2048 140 4736 283136 43.2028 28.2875 3005.73 838.39 3915.75 3915.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 550 0.000256 512 150 256 37888 5.61709 1.88147 10.5834 101.464 119.726 119.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1900 0.000256 4096 190 448 74112 13.9942 208.236 419.345 641.621 641.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 3.2e-05 2048 90 2048 594688 84.258 55.9984 2740.75 1677.2 4558.36 4558.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1020 3.2e-05 4096 390 1760 402432 379.044 152.308 6051.77 4545.89 11129.4 11129.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1140 3.2e-05 1024 250 768 507904 62.9669 26.8411 295.069 835.072 1220.17 1220.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.001024 2048 470 1344 14208 1.36806 20.4542 90.5259 112.391 112.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1590 0.000512 2048 230 448 35840 3.48378 45.316 104.746 153.587 153.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 390 3.2e-05 4096 50 1824 445440 338.474 144.562 6945.7 4312.23 11741.3 11741.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 0.001024 512 290 384 16768 0.3688 0.362848 1.95904 13.2249 15.9876 16.0632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1150 6.4e-05 2048 140 4736 283136 43.2191 28.2788 1933.76 837.858 2843.26 2843.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 550 0.000256 512 150 256 36864 5.68627 1.88525 10.2708 101.445 119.471 119.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1900 0.000256 4096 190 448 74048 13.9878 207.944 418.86 640.835 640.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 3.2e-05 2048 90 2048 594432 84.1977 55.9828 1762.49 1675.34 3578.15 3578.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1020 3.2e-05 4096 390 1760 402432 379.838 152.366 6061.56 4542.92 11137 11137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 3.2e-05 1024 250 768 509440 63.2549 26.9558 468.769 838.445 1397.64 1397.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.001024 2048 470 1344 14240 1.36474 32.1371 90.8042 124.349 124.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1590 0.000512 2048 230 448 35880 3.48176 26.9455 104.85 135.32 135.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 390 3.2e-05 4096 50 1824 446080 338.897 144.826 7111.74 4311.51 11907.3 11907.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 0.001024 512 290 384 16720 0.370976 0.363104 3.03082 13.206 17.0427 17.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 6.4e-05 2048 140 4736 283200 43.4017 28.3525 3073.23 838.366 3983.49 3983.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 550 0.000256 512 150 256 38400 5.62 1.89229 6.70739 101.638 116.041 116.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.000256 4096 190 448 74120 13.9816 114.239 419.401 547.665 547.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 3.2e-05 2048 90 2048 594880 84.4047 56.1471 2801.47 1677.32 4619.49 4619.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 3.2e-05 4096 390 1760 402560 380.394 152.678 6247.96 4545.46 11326.8 11327.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 3.2e-05 1024 250 768 506880 63.4894 26.9332 299.86 845.886 1236.39 1236.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.001024 2048 470 1344 14160 1.3664 20.692 91.0404 113.143 113.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1590 0.000512 2048 230 448 35840 3.4775 17.5376 105.792 126.849 126.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 390 3.2e-05 4096 50 1824 445440 338.026 144.691 6802.78 4357.06 11642.9 11643.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 0.001024 512 290 384 16640 0.36896 0.36336 2.02726 13.2948 16.1296 16.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1150 6.4e-05 2048 140 4736 282880 43.2695 28.3197 1982.85 847.756 2902.33 2902.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 550 0.000256 512 150 256 35840 5.65024 1.86957 4.59901 100.202 112.505 112.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1900 0.000256 4096 190 448 74080 13.9899 216.896 423.138 654.069 654.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 3.2e-05 2048 90 2048 594560 84.1385 56.0869 1807.02 1693.74 3641.12 3641.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1020 3.2e-05 4096 390 1760 401920 380.257 152.564 6259.89 4595.83 11388.9 11389.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 3.2e-05 1024 250 768 506880 63.3667 26.9114 504.32 836.324 1431.15 1431.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.001024 2048 470 1344 14256 1.37331 35.1394 90.6961 127.249 127.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1590 0.000512 2048 230 448 35904 3.49494 29.4975 104.851 137.883 137.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 3.2e-05 4096 50 1824 445440 336.97 144.606 4233.79 4322.79 9038.49 9038.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 0.001024 512 290 384 16704 0.367008 0.364704 3.30579 13.1699 17.2792 17.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 6.4e-05 2048 140 4736 283008 43.1922 28.3098 3322.42 837.351 4231.41 4231.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000256 512 150 256 36864 5.57808 1.86781 6.97795 99.6965 114.31 114.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.000256 4096 190 448 74112 13.9835 123.099 419.057 556.183 556.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 3.2e-05 2048 90 2048 594432 84.2319 56.0769 3033.38 1675.45 4849.27 4849.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 3.2e-05 4096 390 1760 402432 377.779 152.382 4471.68 4539.51 9541.69 9541.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 3.2e-05 1024 250 768 503808 62.9138 26.7508 324.55 833.068 1247.5 1247.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.001024 2048 470 1344 14208 1.36765 22.7512 90.2573 114.418 114.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1590 0.000512 2048 230 448 35808 3.48067 19.0621 104.831 127.414 127.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 390 3.2e-05 4096 50 1824 443904 336.626 144.479 2695.39 4313.49 7490.33 7490.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 0.001024 512 290 384 16704 0.36912 0.364544 2.19754 13.2154 16.2169 16.2931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 6.4e-05 2048 140 4736 282624 43.1308 28.3056 2122.75 837.264 3031.59 3031.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 550 0.000256 512 150 256 36864 5.57776 1.86189 5.29923 99.7777 112.701 112.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.000256 4096 190 448 74016 13.9859 78.7824 419.207 512.019 512.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 3.2e-05 2048 90 2048 593664 83.9897 56.1274 1935.2 1676.14 3751.59 3751.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 3.2e-05 4096 390 1760 400896 378.102 152.262 7097.78 4544.25 12172.8 12173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 3.2e-05 1024 250 768 508928 63.1567 26.9394 503.312 836.462 1430.09 1430.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.001024 2048 470 1344 14224 1.36397 34.6144 90.6394 126.663 126.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1590 0.000512 2048 230 448 35896 3.48387 29.2362 104.862 137.627 137.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 3.2e-05 4096 50 1824 446208 337.846 144.823 4177.42 4326.49 8986.91 8987.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 0.001024 512 290 384 16688 0.369696 0.362496 3.25683 13.1641 17.222 17.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 6.4e-05 2048 140 4736 283136 43.384 28.3548 3266.65 837.776 4176.3 4176.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000256 512 150 256 37632 5.57069 1.87392 6.31667 99.8748 113.82 113.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.000256 4096 190 448 74088 13.9869 121.859 419.124 555.012 555.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 3.2e-05 2048 90 2048 594048 84.4341 56.1251 2974.59 1675.01 4790.29 4790.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 3.2e-05 4096 390 1760 402304 379.103 152.694 3505.88 4542.27 8580.27 8580.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 3.2e-05 1024 250 768 508928 63.0352 26.9148 320.923 836.54 1247.64 1247.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.001024 2048 470 1344 14112 1.35987 22.0283 90.3389 113.769 113.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1590 0.000512 2048 230 448 35840 3.49184 18.9075 104.871 127.314 127.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 3.2e-05 4096 50 1824 444416 337.319 144.62 2700.9 4326.84 7510.01 7510.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 0.001024 512 290 384 16576 0.369568 0.360864 2.19117 13.1246 16.1186 16.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 6.4e-05 2048 140 4736 282240 43.2726 28.404 2087.35 836.608 2995.77 2995.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000256 512 150 256 35840 5.49334 1.82976 4.62755 97.6673 109.804 109.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.000256 4096 190 448 74032 13.9903 79.4509 419.028 512.513 512.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 3.2e-05 2048 90 2048 594048 84.1405 56.1615 1905.99 1675.18 3721.61 3721.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 3.2e-05 4096 390 1760 401408 378.571 152.361 3276.4 4549.91 8357.58 8357.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 3.2e-05 1024 250 768 505344 63.6419 26.9394 262.647 836.698 1190.15 1190.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.001024 2048 470 1344 14112 1.36592 18.1479 90.5012 110.056 110.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1590 0.000512 2048 230 448 35784 3.48659 15.7155 104.889 124.133 124.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 390 3.2e-05 4096 50 1824 443520 339.506 144.99 6895.39 4313.41 11693.6 11693.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 0.001024 512 290 384 16464 0.367584 0.363104 1.81053 13.0912 15.7052 15.7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 6.4e-05 2048 140 4736 282240 43.4042 28.3507 1711.14 836.87 2619.9 2620.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 550 0.000256 512 150 256 32256 5.73638 1.83536 3.98218 97.7071 109.448 109.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.000256 4096 190 448 73920 13.9945 66.0111 418.792 498.841 498.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 3.2e-05 2048 90 2048 592704 84.3153 56.1606 1557.98 1673.13 3371.72 3371.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 3.2e-05 4096 390 1760 400512 381.299 152.752 6339.62 4544.18 11418.2 11418.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 3.2e-05 1024 250 768 507904 62.9515 26.8843 504.341 835.204 1429.62 1429.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.001024 2048 470 1344 14208 1.3704 34.6848 90.4224 126.522 126.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1590 0.000512 2048 230 448 35840 3.48214 29.8004 104.751 138.078 138.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 3.2e-05 4096 50 1824 445440 337.068 144.554 4261.77 4332.36 9076.1 9076.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 0.001024 512 290 384 16768 0.372416 0.366624 3.32445 13.2317 17.3682 17.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 6.4e-05 2048 140 4736 283136 43.1994 28.3464 3213.49 837.963 4123.15 4123.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000256 512 150 256 36864 5.68877 1.88416 6.42755 101.454 115.643 115.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.000256 4096 190 448 74048 13.9905 124.388 418.91 557.335 557.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 3.2e-05 2048 90 2048 594432 84.1216 55.9739 3017.26 1675.59 4833.09 4833.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 3.2e-05 4096 390 1760 402432 377.879 152.363 3577.2 4543.5 8651.29 8651.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 3.2e-05 1024 250 768 507904 62.9249 26.8385 340.89 835.243 1266.13 1266.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.001024 2048 470 1344 14080 1.3617 23.1585 90.1817 114.747 114.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1590 0.000512 2048 230 448 35712 3.47546 20.2894 104.567 128.373 128.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 3.2e-05 4096 50 1824 444416 337.752 144.716 2903.07 4318.62 7704.52 7704.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 0.001024 512 290 384 16384 0.367296 0.360704 2.23798 13.0963 16.1322 16.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 6.4e-05 2048 140 4736 282624 43.2666 28.3955 2080 838.134 2989.94 2990.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000256 512 150 256 36864 5.69434 1.88659 4.56886 101.488 113.825 113.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.000256 4096 190 448 73984 13.9818 85.3692 418.856 518.254 518.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 3.2e-05 2048 90 2048 593920 84.1165 56.0744 2021.98 1675.69 3838 3838.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 3.2e-05 4096 390 1760 401408 379.162 152.519 2422.64 4549.3 7503.95 7504.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 3.2e-05 1024 250 768 491520 63.4675 26.454 274.586 824.294 1189.02 1189.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.001024 2048 470 1344 14016 1.36154 19.3609 90.3194 111.085 111.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1590 0.000512 2048 230 448 35712 3.48282 17.1548 104.745 125.424 125.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 3.2e-05 4096 50 1824 442368 338.809 144.816 2394.43 4338.72 7217.09 7217.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 0.001024 512 290 384 16512 0.369184 0.360864 1.98093 13.1382 15.9228 15.9966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 6.4e-05 2048 140 4736 282624 43.1918 28.3644 1728.11 837.005 2636.81 2636.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000256 512 150 256 30720 5.6663 1.79594 3.73178 95.6455 107.026 107.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.000256 4096 190 448 73920 13.9796 71.1415 418.869 504.033 504.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 3.2e-05 2048 90 2048 592896 84.0864 55.9137 1668.07 1673.02 3481.22 3481.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 3.2e-05 4096 390 1760 399360 380.853 152.554 2950.58 4549.94 8034.25 8034.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 3.2e-05 1024 250 768 506880 63.0547 26.878 725.335 835.192 1650.68 1650.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.001024 2048 470 1344 14184 1.36237 50.1345 90.2872 141.827 141.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1590 0.000512 2048 230 448 35856 3.4775 42.3217 104.898 150.741 150.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 3.2e-05 4096 50 1824 445824 337.553 144.743 5979.42 4311.65 10773.7 10774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 0.001024 512 290 384 16704 0.370688 0.362496 4.68371 13.2346 18.7225 18.7966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 6.4e-05 2048 140 4736 282816 43.333 28.3487 4692.48 838.4 5602.71 5602.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000256 512 150 256 34560 5.66003 1.85139 8.72835 99.2499 115.668 115.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.000256 4096 190 448 74088 13.9837 174.845 419.5 608.371 608.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 3.2e-05 2048 90 2048 593856 84.3958 56.148 4276.84 1677.08 6094.61 6094.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 3.2e-05 4096 390 1760 402048 378.725 152.678 5008.8 4550.84 10091.4 10091.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 3.2e-05 1024 250 768 497664 63.2676 26.6035 446.65 828.205 1364.96 1365.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.001024 2048 470 1344 14112 1.36397 31.3956 89.7311 122.535 122.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1590 0.000512 2048 230 448 35712 3.47562 26.5648 104.597 134.681 134.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 3.2e-05 4096 50 1824 444672 337.243 144.777 3799.78 4313.79 8595.94 8596.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 0.001024 512 290 384 16416 0.368736 0.361024 3.0761 13.1669 17.0452 17.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 6.4e-05 2048 140 4736 282240 43.2625 28.359 2983.01 837.602 3892.39 3892.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000256 512 150 256 32256 5.5615 1.7953 5.50022 95.6066 108.649 108.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.000256 4096 190 448 74016 13.994 111.886 419.058 544.984 545.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 3.2e-05 2048 90 2048 593280 84.1476 56.0718 2721.33 1674.76 4536.46 4536.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 3.2e-05 4096 390 1760 400896 379.548 152.73 3203.11 4548.62 8284.35 8284.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 3.2e-05 1024 250 768 497664 64.4881 26.8834 369.586 835.234 1296.41 1296.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.001024 2048 470 1344 14040 1.36554 26.206 90.3148 117.93 117.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1590 0.000512 2048 230 448 35640 3.46717 22.0697 104.687 130.267 130.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 3.2e-05 4096 50 1824 442368 337.967 144.605 3096.68 4306.19 7885.78 7886.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 0.001024 512 290 384 15984 0.367616 0.358624 2.57696 13.042 16.4164 16.4919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 6.4e-05 2048 140 4736 281664 43.3028 28.3517 2437.8 835.423 3345.02 3345.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000256 512 150 256 34560 5.68502 1.8513 4.91018 99.3396 111.973 112.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.000256 4096 190 448 73872 13.994 91.2998 419.138 524.474 524.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 3.2e-05 2048 90 2048 592704 84.3839 56.1256 2242.48 1674.84 4057.97 4058.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 3.2e-05 4096 390 1760 397440 381.18 152.691 4190.57 4547.26 9272.04 9272.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 3.2e-05 1024 250 768 506880 63.4483 26.9412 671.873 838.463 1600.95 1601.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.001024 2048 470 1344 14160 1.36186 46.5448 90.5379 138.49 138.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1590 0.000512 2048 230 448 35840 3.47699 39.3271 104.861 147.707 147.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 3.2e-05 4096 50 1824 445440 337.08 144.693 5612.01 4334.82 10428.9 10429.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 0.001024 512 290 384 16640 0.368416 0.361312 4.49251 13.1772 18.4708 18.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 6.4e-05 2048 140 4736 282880 43.2255 28.3129 4393.15 838.514 5303.34 5303.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000256 512 150 256 35840 5.648 1.86368 8.66902 99.7673 116.132 116.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.000256 4096 190 448 74080 13.9933 163.67 419.578 597.285 597.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 3.2e-05 2048 90 2048 594560 84.097 56.1457 4009.3 1676.82 5826.51 5826.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 3.2e-05 4096 390 1760 401920 378.548 152.546 4711.53 4549.21 9792.16 9792.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 3.2e-05 1024 250 768 501760 64.1568 26.9292 447.189 838.766 1377.27 1377.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.001024 2048 470 1344 14080 1.3609 31.5863 90.5486 123.539 123.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1590 0.000512 2048 230 448 35680 3.47136 26.7837 104.663 134.962 135.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 3.2e-05 4096 50 1824 445440 336.305 144.549 3784.01 4336.76 8601.96 8602.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 0.001024 512 290 384 16320 0.36864 0.360448 2.99629 13.1274 16.9227 16.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 6.4e-05 2048 140 4736 282880 43.1552 28.2944 2942.96 838.92 3853.48 3853.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000256 512 150 256 35840 5.65853 1.86208 5.78602 99.8207 113.316 113.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.000256 4096 190 448 73920 13.9837 109.792 419.088 542.907 542.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 3.2e-05 2048 90 2048 593920 84.004 56.0223 2676.61 1677.31 4494.08 4494.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 3.2e-05 4096 390 1760 401920 377.842 152.389 3169.72 4551.11 8251.38 8251.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 3.2e-05 1024 250 768 491520 63.4913 26.4889 367.016 824.325 1281.54 1281.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.001024 2048 470 1344 13920 1.35811 26.0695 89.2163 116.686 116.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1590 0.000512 2048 230 448 35520 3.46102 22.129 104.347 129.979 130.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 3.2e-05 4096 50 1824 441600 337.781 144.599 3139.68 4326.67 7949.04 7949.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 0.001024 512 290 384 16320 0.369344 0.360448 2.49334 13.1703 16.4639 16.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 6.4e-05 2048 140 4736 280320 43.3258 28.3654 2447.03 834.86 3353.71 3353.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000256 512 150 256 30720 5.98992 1.86778 4.4552 99.8287 112.326 112.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.000256 4096 190 448 73920 13.9973 92.2258 419.101 525.367 525.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 3.2e-05 2048 90 2048 593280 84.1493 56.0827 2250.06 1674.1 4064.52 4064.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 3.2e-05 4096 390 1760 399360 378.249 152.309 2651.96 4533.78 7716.61 7716.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 3.2e-05 1024 250 768 503808 62.9071 26.7429 636.376 832.901 1559.15 1559.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.001024 2048 470 1344 14208 1.37478 44.4812 90.2494 136.15 136.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1590 0.000512 2048 230 448 35808 3.47904 37.206 104.803 145.531 145.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 3.2e-05 4096 50 1824 443904 336.564 144.484 5270.94 4312.77 10065.1 10065.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 0.001024 512 290 384 16704 0.370112 0.362848 4.19171 13.2108 18.2067 18.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 6.4e-05 2048 140 4736 282624 43.1379 28.378 4154.45 837.383 5063.49 5063.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000256 512 150 256 36864 5.58317 1.86019 8.27581 99.7688 115.671 115.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.000256 4096 190 448 74016 13.9871 154.616 419.177 587.823 587.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 3.2e-05 2048 90 2048 593664 84.0179 55.9471 3791.87 1675.94 5607.9 5608.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 3.2e-05 4096 390 1760 400896 377.583 152.257 4427.29 4543.43 9500.88 9501.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 3.2e-05 1024 250 768 491520 63.4662 26.4498 404.042 825.064 1319.24 1319.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.001024 2048 470 1344 14016 1.35814 28.825 89.3127 119.538 119.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1590 0.000512 2048 230 448 35712 3.47776 24.492 104.838 132.85 132.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 3.2e-05 4096 50 1824 442368 338.78 144.838 3429.92 4323.47 8237.34 8237.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 0.001024 512 290 384 16512 0.367072 0.360608 2.87133 13.1493 16.8197 16.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 6.4e-05 2048 140 4736 282624 43.1787 28.375 2702.73 837.624 3612.04 3612.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000256 512 150 256 30720 5.66522 1.7961 4.66774 95.6951 108.007 108.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.000256 4096 190 448 73920 13.9853 100.795 419.256 534.079 534.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 3.2e-05 2048 90 2048 592896 84.077 55.9147 2468.61 1674.57 4283.31 4283.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 3.2e-05 4096 390 1760 399360 379.965 152.551 2881.61 4554.17 7968.61 7968.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 3.2e-05 1024 250 768 479232 64.0088 26.2423 343.016 816.132 1249.62 1249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.001024 2048 470 1344 13824 1.35779 24.623 88.3205 114.342 114.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1590 0.000512 2048 230 448 35424 3.46403 21.3525 104.223 129.083 129.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 390 3.2e-05 4096 50 1824 442368 336.703 144.283 2970.91 4303.83 7756.06 7756.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 0.001024 512 290 384 16128 0.366784 0.36032 2.30781 13.0723 16.1785 16.2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 6.4e-05 2048 140 4736 281088 43.1102 28.2685 2331.33 834.982 3237.82 3237.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000256 512 150 256 27648 5.86659 1.79242 4.11878 95.7081 107.672 107.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.000256 4096 190 448 73728 13.9775 87.1921 418.32 519.532 519.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 3.2e-05 2048 90 2048 592128 84.1525 55.9555 2132.2 1675.23 3947.67 3947.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 3.2e-05 4096 390 1760 396288 381.215 152.594 2472.49 4550.68 7557.29 7557.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 3.2e-05 1024 250 768 505600 62.9646 26.8334 628.264 832.741 1551.03 1551.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.001024 2048 470 1344 14200 1.37021 43.6818 90.2048 135.301 135.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1590 0.000512 2048 230 448 35800 3.47626 36.7106 104.726 144.957 145.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 3.2e-05 4096 50 1824 444800 337.777 144.903 5206.24 4328.88 10018.1 10018.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 0.001024 512 290 384 16600 0.3704 0.362656 4.18525 13.2173 18.2037 18.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 6.4e-05 2048 140 4736 282400 43.4363 28.3891 4073.45 837.109 4982.53 4982.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000256 512 150 256 35200 5.70682 1.86627 7.71213 99.735 115.211 115.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.000256 4096 190 448 74000 13.9901 151.602 418.799 584.434 584.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 3.2e-05 2048 90 2048 594400 84.449 56.2372 3722.22 1675.9 5538.95 5539.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 3.2e-05 4096 390 1760 401600 379.082 152.709 4367.97 4541.54 9441.63 9441.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 3.2e-05 1024 250 768 499200 62.5711 26.5121 430.232 824.396 1343.95 1344.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.001024 2048 470 1344 14000 1.36554 30.0125 89.256 120.68 120.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1590 0.000512 2048 230 448 35600 3.46176 25.3112 104.471 133.288 133.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 3.2e-05 4096 50 1824 444800 337.883 144.809 3662.27 4310.97 8456.28 8456.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 0.001024 512 290 384 16400 0.36864 0.362496 2.97686 13.1448 16.9244 17.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 6.4e-05 2048 140 4736 281600 43.4748 28.4345 2857.45 837.482 3766.99 3767.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000256 512 150 256 32000 5.91741 1.86771 5.09069 99.8017 112.87 113.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.000256 4096 190 448 73800 13.9819 106.739 418.317 539.083 539.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 3.2e-05 2048 90 2048 593600 84.3304 56.1495 2613.42 1676.4 4430.45 4430.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 3.2e-05 4096 390 1760 400000 380.678 152.888 3076.52 4551.3 8161.74 8162.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 3.2e-05 1024 250 768 499200 62.6204 26.5298 359.435 824.396 1273.21 1273.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.001024 2048 470 1344 13800 1.35808 24.9062 88.9827 115.29 115.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1590 0.000512 2048 230 448 35400 3.44678 21.5179 104.182 129.19 129.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 390 3.2e-05 4096 50 1824 441600 342.388 145.64 3010.16 4328.6 7827.14 7827.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 0.001024 512 290 384 16200 0.372768 0.364256 2.44051 13.2154 16.4634 16.5419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 6.4e-05 2048 140 4736 280800 43.6232 28.3791 2359.86 837.608 3269.62 3269.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000256 512 150 256 28800 6.14173 1.87728 4.38877 99.87 112.464 112.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.000256 4096 190 448 73800 13.9858 88.2876 418.783 521.104 521.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 3.2e-05 2048 90 2048 592800 84.4553 56.1091 2162.35 1674.25 3977.31 3977.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 3.2e-05 4096 390 1760 398400 383.222 153.379 2534.59 4560.09 7631.62 7631.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 3.2e-05 1024 250 768 508928 63.0113 26.9087 611.602 837.088 1538.83 1538.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.001024 2048 470 1344 14112 1.35987 41.8632 90.3738 133.64 133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1590 0.000512 2048 230 448 35840 3.48979 35.5229 104.94 143.997 144.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 3.2e-05 4096 50 1824 444416 337.267 144.638 5104.31 4310.27 9896.82 9897.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 0.001024 512 290 384 16576 0.369952 0.360416 4.10899 13.1349 18.0442 18.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 6.4e-05 2048 140 4736 282240 43.2713 28.337 4004.62 837.207 4913.58 4913.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000256 512 150 256 35840 5.4912 1.82659 7.74384 97.7048 112.953 113.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.000256 4096 190 448 74032 13.9919 149.446 419.486 582.967 583.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 3.2e-05 2048 90 2048 594048 84.1556 56.0611 3664.13 1676.3 5480.79 5480.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 3.2e-05 4096 390 1760 401408 377.761 152.358 4290.1 4541.08 9361.64 9361.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 3.2e-05 1024 250 768 501760 62.4154 26.5327 421.942 826.844 1337.97 1338.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.001024 2048 470 1344 13888 1.35782 29.0629 89.2359 119.698 119.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1590 0.000512 2048 230 448 35616 3.47718 24.8873 104.538 132.946 132.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 3.2e-05 4096 50 1824 444416 336.569 144.454 3565.48 4326.86 8373.7 8373.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 0.001024 512 290 384 16576 0.371296 0.363072 2.99882 13.2032 17.0065 17.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 6.4e-05 2048 140 4736 281344 43.2958 28.267 2784.64 836.695 3693.03 3693.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000256 512 150 256 28672 5.58083 1.74733 4.63101 93.2401 105.383 105.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.000256 4096 190 448 73920 13.9858 104.616 418.915 537.558 537.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 3.2e-05 2048 90 2048 593152 83.9742 55.9215 2552.42 1672.7 4365.14 4365.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 3.2e-05 4096 390 1760 401408 377.249 152.189 3000.73 4538.13 8068.62 8068.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 3.2e-05 1024 250 768 494592 65.3577 26.9169 343.934 836.825 1273.26 1273.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.001024 2048 470 1344 13776 1.35782 24.1746 90.1213 115.696 115.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1590 0.000512 2048 230 448 35616 3.48765 20.5187 104.863 128.913 128.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 3.2e-05 4096 50 1824 440832 340.969 145.394 2890.17 4348.38 7725.24 7725.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 0.001024 512 290 384 16128 0.362944 0.355968 2.36579 12.9761 16.1324 16.2047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 6.4e-05 2048 140 4736 282240 43.2391 28.3648 2277.86 837.2 3186.8 3186.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000256 512 150 256 32256 5.74211 1.83462 4.7017 97.8166 110.282 110.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.000256 4096 190 448 73584 13.9692 85.291 417.932 517.234 517.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 3.2e-05 2048 90 2048 591360 84.3116 56.062 2078.61 1673.39 3892.52 3892.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 3.2e-05 4096 390 1760 397824 381.771 153.043 2431.01 4559.62 7525.78 7526.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 3.2e-05 1024 250 768 506880 63.0564 26.8884 593.884 834.604 1518.67 1518.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.001024 2048 470 1344 14160 1.37098 41.6078 90.3067 133.329 133.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1590 0.000512 2048 230 448 35760 3.47747 34.8303 104.687 143.039 143.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 3.2e-05 4096 50 1824 445440 337.816 144.706 5051.62 4306.63 9841.12 9841.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 0.001024 512 290 384 16320 0.368768 0.362496 3.81834 13.0935 17.714 17.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 6.4e-05 2048 140 4736 282240 43.3927 28.3338 3931.91 837.28 4841.07 4841.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000256 512 150 256 34560 5.73942 1.86653 7.44022 99.7526 114.994 115.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.000256 4096 190 448 74040 13.9869 147.629 430.655 592.314 592.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 3.2e-05 2048 90 2048 593280 84.4007 56.2307 3579.42 1674.05 5394.25 5394.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 3.2e-05 4096 390 1760 401280 379.226 152.655 4231.51 4543.46 9307.19 9307.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 3.2e-05 1024 250 768 491520 63.4917 26.4927 417.578 824.324 1332.12 1332.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.001024 2048 470 1344 13920 1.3568 29.2472 89.1429 119.79 119.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1590 0.000512 2048 230 448 35520 3.46522 25.258 104.346 133.113 133.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 3.2e-05 4096 50 1824 441600 337.972 144.614 3536.3 4307.4 8326.63 8326.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 0.001024 512 290 384 16320 0.37024 0.362496 2.72634 13.17 16.6978 16.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 6.4e-05 2048 140 4736 280320 43.3209 28.2972 2771.14 834.887 3677.79 3677.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000256 512 150 256 30720 5.99722 1.86531 4.90275 99.8258 112.777 112.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.000256 4096 190 448 73920 13.9954 104.663 419.103 537.807 537.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 3.2e-05 2048 90 2048 593280 84.1383 56.0307 2546.51 1674.34 4361.16 4361.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 3.2e-05 4096 390 1760 399360 378.225 152.306 2973.34 4533.89 8038.1 8038.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 3.2e-05 1024 250 768 506880 63.1095 26.8948 354.998 834.588 1279.82 1279.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.001024 2048 470 1344 13680 1.35354 24.1234 89.688 115.208 115.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1590 0.000512 2048 230 448 35280 3.44746 21.0228 104 128.515 128.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 3.2e-05 4096 50 1824 443520 337.149 144.474 2949.18 4297.32 7728.47 7728.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 0.001024 512 290 384 15840 0.367104 0.35616 2.3175 12.9257 16.0358 16.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 6.4e-05 2048 140 4736 279360 43.5793 28.3197 2284.68 835.061 3191.77 3191.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000256 512 150 256 23040 5.69878 1.69139 3.5935 90.5715 101.74 101.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.000256 4096 190 448 73800 13.993 86.3403 419.107 519.484 519.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 3.2e-05 2048 90 2048 590400 84.36 56.0251 2104.92 1669.09 3914.52 3914.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 3.2e-05 4096 390 1760 397440 381.117 152.79 2471.24 4544.4 7549.89 7550.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 3.2e-05 1024 250 768 507904 62.9257 26.8411 605.382 835.168 1530.54 1530.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.001024 2048 470 1344 14080 1.36397 41.5437 90.1822 133.131 133.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1590 0.000512 2048 230 448 35712 3.47283 35.3315 104.566 143.415 143.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 3.2e-05 4096 50 1824 444416 337.652 144.72 5007.01 4318.35 9808.08 9808.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 0.001024 512 290 384 16384 0.366592 0.361312 3.86006 13.1019 17.7616 17.8375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 6.4e-05 2048 140 4736 282624 43.2447 28.3259 3934.79 838.015 4844.52 4844.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000256 512 150 256 36864 5.69568 1.88976 7.63354 101.49 116.892 117.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.000256 4096 190 448 73984 13.9878 146.785 418.969 579.784 579.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 3.2e-05 2048 90 2048 593920 84.1346 55.9924 3589.11 1675.51 5404.89 5405.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 3.2e-05 4096 390 1760 401408 379.066 152.513 4202.18 4549.1 9283.2 9283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 3.2e-05 1024 250 768 507904 62.9061 26.8464 411.197 835.353 1336.52 1336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.001024 2048 470 1344 13824 1.35168 28.0012 89.844 119.242 119.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1590 0.000512 2048 230 448 35584 3.46954 23.894 104.567 131.974 132.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 3.2e-05 4096 50 1824 442368 337.24 144.46 3382.74 4308.94 8173.71 8173.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 0.001024 512 290 384 15872 0.36704 0.358624 2.51366 13.018 16.3269 16.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 6.4e-05 2048 140 4736 280576 43.291 28.3316 2649.57 835.656 3556.99 3557.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000256 512 150 256 32768 5.54515 1.79405 5.04829 95.6888 108.267 108.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.000256 4096 190 448 73728 13.9694 99.3035 418.166 531.481 531.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 3.2e-05 2048 90 2048 593920 84.1122 55.9708 2433.78 1675.92 4249.92 4250.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 3.2e-05 4096 390 1760 397312 380.735 152.522 2824.61 4550.5 7908.69 7908.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 3.2e-05 1024 250 768 491520 63.4694 26.4728 357.469 824.393 1272.03 1272.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.001024 2048 470 1344 13824 1.36202 25.2927 89.257 115.956 116.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1590 0.000512 2048 230 448 35328 3.46307 21.668 104.206 129.381 129.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 390 3.2e-05 4096 50 1824 436224 341.557 144.999 3058 4320.73 7865.64 7865.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 0.001024 512 290 384 15360 0.361888 0.35056 2.43382 12.758 15.9733 16.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 6.4e-05 2048 140 4736 279552 43.2368 28.2644 2402.42 833.083 3307.15 3307.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000256 512 150 256 24576 6.07962 1.79907 3.85789 95.7671 107.688 107.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.000256 4096 190 448 73728 13.9837 91.347 418.785 524.16 524.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 3.2e-05 2048 90 2048 592896 84.114 55.9229 2210.67 1673.21 4024.06 4024.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 3.2e-05 4096 390 1760 393216 382.483 152.646 2570.36 4551.06 7656.89 7657.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1140 3.2e-05 1024 250 800 514048 62.3588 26.8907 485.403 837.776 1412.65 1412.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.001024 2048 470 1360 14208 1.37171 32.3132 90.8955 124.624 124.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1590 0.000512 2048 230 480 35680 3.48202 28.9485 104.832 137.305 137.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 390 3.2e-05 4096 50 1840 445440 337.484 144.536 7135.69 4311.94 11930 11930.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 0.001024 512 290 400 16512 0.371424 0.362496 3.12624 13.2036 17.1358 17.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 6.4e-05 2048 140 4720 283392 43.1295 28.2909 3048.56 837.771 3957.89 3958.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 550 0.000256 512 150 280 31744 5.99373 1.88211 10.1045 101.424 119.593 119.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1900 0.000256 4096 190 440 74176 13.9837 209.903 419.16 643.092 643.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 3.2e-05 2048 90 2080 594432 84.1381 56.0169 2814.74 1675.94 4630.97 4631.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1020 3.2e-05 4096 390 1760 401408 379.89 152.495 6288.77 4548.48 11370 11370.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1140 3.2e-05 1024 250 800 512000 62.3116 26.8431 310.538 835.784 1235.7 1235.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.001024 2048 470 1360 14144 1.36688 20.8015 90.3947 112.607 112.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1590 0.000512 2048 230 480 35648 3.48294 49.036 104.912 157.473 157.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 390 3.2e-05 4096 50 1840 445440 338.243 144.575 7305.91 4334.75 12123.8 12124.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 0.001024 512 290 400 16512 0.370688 0.365568 2.06582 13.2372 16.1115 16.1889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1150 6.4e-05 2048 140 4720 283136 43.2001 28.3051 1960.19 838.551 2870.38 2870.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 550 0.000256 512 150 280 30720 6.07562 1.88534 9.71357 101.49 119.346 119.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1900 0.000256 4096 190 440 74112 13.9837 210.561 419.168 643.756 643.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 3.2e-05 2048 90 2080 593920 84.1856 56.107 1812.39 1676.74 3629.57 3629.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1020 3.2e-05 4096 390 1760 401408 380.998 152.499 6280.09 4552.24 11366.2 11366.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 3.2e-05 1024 250 800 514560 62.3982 26.955 545.751 838.5 1473.82 1473.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.001024 2048 470 1360 14200 1.36592 37.0481 90.7838 129.243 129.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1590 0.000512 2048 230 480 35680 3.4937 32.929 104.93 141.394 141.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 390 3.2e-05 4096 50 1840 445440 337.975 144.885 4522.01 4334.87 9340.07 9340.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 0.001024 512 290 400 16480 0.371744 0.36368 3.63498 13.2082 17.6478 17.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 6.4e-05 2048 140 4720 283520 43.3175 28.4529 3463.8 838.486 4374.19 4374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 550 0.000256 512 150 280 32000 6.02733 1.89277 7.08186 101.644 116.83 116.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.000256 4096 190 440 74160 13.9823 127.595 419.484 561.106 561.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 3.2e-05 2048 90 2080 594240 84.4795 56.1151 3195.99 1677.64 5014.36 5014.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 3.2e-05 4096 390 1760 401280 381.046 152.877 7098.9 4552.76 12185.9 12186.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 3.2e-05 1024 250 800 512000 62.6875 26.9353 352.177 838.546 1280.57 1280.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.001024 2048 470 1360 14160 1.3689 23.7127 90.7102 115.836 115.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1590 0.000512 2048 230 480 35600 3.48282 21.1074 104.823 129.455 129.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 390 3.2e-05 4096 50 1840 445440 337.646 144.707 7838.87 4335.31 12656.9 12657.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 0.001024 512 290 400 16320 0.368576 0.362432 2.31219 13.1785 16.2926 16.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1150 6.4e-05 2048 140 4720 283520 43.1578 28.3607 2204.85 838.593 3115.1 3115.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 550 0.000256 512 150 280 30720 5.97379 1.86378 4.9824 99.768 112.774 112.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1900 0.000256 4096 190 440 74080 13.9839 240.597 419.16 673.789 673.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 3.2e-05 2048 90 2080 593920 84.1673 56.1034 2033.73 1676.82 3850.96 3851.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1020 3.2e-05 4096 390 1760 400640 380.967 152.837 7103.16 4556.6 12193.9 12194.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 3.2e-05 1024 250 800 506880 63.101 26.8821 286.398 834.598 1211.21 1211.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.001024 2048 470 1360 14040 1.35965 19.3675 91.207 111.976 112.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1590 0.000512 2048 230 480 35520 3.4776 17.4459 104.646 125.614 125.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 390 3.2e-05 4096 50 1840 443520 339.169 144.985 7759.56 4317.09 12561.2 12561.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 0.001024 512 290 400 16080 0.367168 0.362176 1.8968 13.0934 15.789 15.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1150 6.4e-05 2048 140 4720 283200 43.2677 28.3389 1799.86 837.283 2708.89 2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 550 0.000256 512 150 280 30720 5.98819 1.8696 11.1634 99.7562 118.966 119.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1900 0.000256 4096 190 440 74040 13.9741 239.825 427.549 681.395 681.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 3.2e-05 2048 90 2080 593280 84.3284 56.0819 1660.63 1674.06 3475.24 3475.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1020 3.2e-05 4096 390 1760 399360 382.345 153.001 7135.4 4561.35 12232.5 12232.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 3.2e-05 1024 250 800 513024 62.4392 27.1232 507.712 836.574 1434.07 1434.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.001024 2048 470 1360 14160 1.36595 33.9558 90.5951 125.961 126.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1590 0.000512 2048 230 480 35664 3.47955 30.2694 104.834 138.626 138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 3.2e-05 4096 50 1840 445440 336.927 144.616 4122.74 4324.55 8929.16 8929.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 0.001024 512 290 400 16416 0.368192 0.362048 3.30896 13.1708 17.2825 17.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 6.4e-05 2048 140 4720 283392 43.152 28.3037 3193.98 837.605 4103.17 4103.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000256 512 150 280 30720 5.96653 1.86163 6.08701 99.7139 113.816 113.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.000256 4096 190 440 74160 13.9837 116.325 419.178 549.53 549.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 3.2e-05 2048 90 2080 594048 84.2362 56.1716 2951.92 1675.95 4768.43 4768.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 3.2e-05 4096 390 1760 400896 380.42 152.655 4084.5 4549.17 9167.08 9167.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 3.2e-05 1024 250 800 509952 62.0291 26.7766 331.361 833.16 1253.55 1253.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.001024 2048 470 1360 14112 1.36406 22.4954 90.1695 114.072 114.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1590 0.000512 2048 230 480 35616 3.48384 20.0383 104.922 128.488 128.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 390 3.2e-05 4096 50 1840 443904 336.612 144.484 2686.05 4314 7481.47 7481.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 0.001024 512 290 400 16320 0.36928 0.364064 2.20477 13.2168 16.2271 16.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 6.4e-05 2048 140 4720 282624 43.1298 28.2934 2078.45 837.36 2987.37 2987.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000256 512 150 280 30720 5.97181 1.86205 4.45408 99.7802 112.258 112.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.000256 4096 190 440 74112 13.9882 76.4724 419.389 509.893 509.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 3.2e-05 2048 90 2080 593664 84.0186 56.0902 1923.94 1676.46 3740.65 3740.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 3.2e-05 4096 390 1760 399360 380.339 152.527 3163.12 4553.3 8249.63 8249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 3.2e-05 1024 250 800 506880 61.8555 26.6029 272.124 828.928 1189.75 1189.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.001024 2048 470 1360 13968 1.35782 18.2884 89.5548 109.243 109.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1590 0.000512 2048 230 480 35568 3.47811 16.4292 104.895 124.847 124.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 390 3.2e-05 4096 50 1840 444672 338.152 144.812 6733.34 4336.89 11553.5 11553.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 0.001024 512 290 400 16128 0.369664 0.361024 1.84506 13.1792 15.8261 15.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 6.4e-05 2048 140 4720 283392 43.1455 28.3421 1718.86 838.323 2628.8 2628.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 550 0.000256 512 150 280 27648 5.85117 1.7943 3.73216 95.6485 107.218 107.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1900 0.000256 4096 190 440 74016 13.9813 204.335 419.042 637.402 637.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 3.2e-05 2048 90 2080 593280 84.1528 56.1357 1585.34 1676.11 3401.88 3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1020 3.2e-05 4096 390 1760 400896 381.177 152.756 6133.53 4552.54 11220.4 11220.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 3.2e-05 1024 250 800 512512 62.5627 27.0319 737.834 836.464 1664.12 1664.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.001024 2048 470 1360 14168 1.36432 48.9253 90.5105 140.843 140.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1590 0.000512 2048 230 480 35672 3.49117 43.7396 104.862 152.135 152.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 3.2e-05 4096 50 1840 445312 337.982 144.892 5897.68 4330.97 10711.9 10712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 0.001024 512 290 400 16352 0.36864 0.362688 4.70854 13.1696 18.6831 18.7576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 6.4e-05 2048 140 4720 283136 43.3075 28.4072 4561.39 837.665 5470.92 5471.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000256 512 150 280 30464 6.02451 1.87181 8.29933 99.8697 116.246 116.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.000256 4096 190 440 74144 13.9817 167.174 418.955 600.154 600.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 3.2e-05 2048 90 2080 594048 84.3389 56.2324 4214.45 1675.02 6030.19 6030.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 3.2e-05 4096 390 1760 401408 379.927 152.813 4904.86 4547.12 9985.07 9985.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 3.2e-05 1024 250 800 508928 63.0134 27.1155 458.041 836.399 1384.78 1384.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.001024 2048 470 1360 14112 1.3663 30.689 90.5073 122.607 122.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1590 0.000512 2048 230 480 35616 3.49178 27.797 104.85 136.184 136.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 3.2e-05 4096 50 1840 444416 337.147 144.62 3698.92 4306.78 8487.8 8488.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 0.001024 512 290 400 16128 0.366592 0.361728 3.08426 13.1234 17.0085 17.0803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 6.4e-05 2048 140 4720 282240 43.2486 28.4296 2855.81 836.487 3764.12 3764.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000256 512 150 280 28672 5.9521 1.82822 5.03491 97.6633 110.659 110.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.000256 4096 190 440 74032 13.9784 105.001 418.603 537.631 537.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 3.2e-05 2048 90 2080 594048 84.1154 56.0367 2647.55 1675.04 4462.88 4462.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 3.2e-05 4096 390 1760 399616 380.108 152.656 4599.89 4557.49 9690.47 9690.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 3.2e-05 1024 250 800 505344 63.6289 26.941 370.185 836.604 1297.58 1297.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.001024 2048 470 1360 13944 1.36173 24.8643 90.228 116.495 116.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1590 0.000512 2048 230 480 35448 3.46915 22.6873 104.563 130.762 130.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 390 3.2e-05 4096 50 1840 443520 338.719 145.01 3016.47 4319.41 7819.96 7820.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 0.001024 512 290 400 16128 0.37088 0.360896 2.55683 13.094 16.4545 16.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 6.4e-05 2048 140 4720 282240 43.3531 28.3359 2318.75 836.952 3227.53 3227.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000256 512 150 280 26880 6.08176 1.83344 4.89245 97.706 110.694 110.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.000256 4096 190 440 73920 13.9735 86.3138 418.437 518.767 518.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 3.2e-05 2048 90 2080 592704 84.3217 56.0968 2151.55 1672.92 3965.02 3965.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 3.2e-05 4096 390 1760 400512 379.976 152.759 4197.87 4543.44 9274.37 9274.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 3.2e-05 1024 250 800 512000 62.2573 26.842 686.14 835.878 1611.35 1611.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.001024 2048 470 1360 14144 1.36602 45.4811 91.4544 138.345 138.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1590 0.000512 2048 230 480 35648 3.48346 40.8023 104.919 149.251 149.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 3.2e-05 4096 50 1840 445440 336.867 144.56 5469.24 4325.56 10276.6 10276.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 0.001024 512 290 400 16512 0.370688 0.364544 4.43392 13.2388 18.4783 18.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 6.4e-05 2048 140 4720 283136 43.1731 28.5925 4199.26 838.752 5109.93 5110.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000256 512 150 280 30720 6.07187 1.8848 8.04653 101.495 117.687 117.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.000256 4096 190 440 74112 13.9819 154.728 419.281 588.038 588.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 3.2e-05 2048 90 2080 593920 84.0977 56.1331 3907.46 1676.97 5724.81 5724.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 3.2e-05 4096 390 1760 401408 379.1 152.496 4527.34 4552.91 9612.2 9612.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 3.2e-05 1024 250 800 507904 62.9213 26.8408 430.821 835.946 1356.76 1356.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.001024 2048 470 1360 14080 1.36358 28.6017 90.4003 120.41 120.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1590 0.000512 2048 230 480 35584 3.4817 26.341 104.913 134.779 134.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 3.2e-05 4096 50 1840 444416 337.618 144.717 3516.47 4341.75 8340.88 8341.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 0.001024 512 290 400 16128 0.366592 0.359616 2.83562 13.1095 16.7408 16.8161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 6.4e-05 2048 140 4720 282624 43.2286 28.3117 2587.15 838.801 3497.63 3497.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000256 512 150 280 28672 6.21373 1.88826 4.92723 101.532 114.747 114.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.000256 4096 190 440 73984 13.9776 100.191 418.869 533.081 533.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 3.2e-05 2048 90 2080 593920 84.0888 56.0552 2489.58 1677.23 4307.09 4307.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 3.2e-05 4096 390 1760 401408 379.162 152.498 2910.94 4553.67 7996.6 7996.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 3.2e-05 1024 250 800 503808 61.6603 26.4491 346.732 825.157 1260.23 1260.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.001024 2048 470 1360 14016 1.36762 23.3902 89.5798 114.38 114.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1590 0.000512 2048 230 480 35520 3.48102 21.2013 104.903 129.628 129.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 3.2e-05 4096 50 1840 442368 338.821 144.82 2835.29 4322.8 7642.07 7642.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 0.001024 512 290 400 16128 0.368224 0.360992 2.45462 13.1484 16.4026 16.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 6.4e-05 2048 140 4720 282624 43.1884 28.4205 2116.95 837.527 3026.23 3026.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000256 512 150 280 24576 6.06525 1.79427 3.72842 95.6938 107.465 107.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.000256 4096 190 440 73920 13.9759 80.8076 418.927 513.753 513.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 3.2e-05 2048 90 2080 592896 84.1065 56.0026 2017.84 1674.35 3832.45 3832.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 3.2e-05 4096 390 1760 399360 380.118 152.563 3802.56 4553.69 8889.28 8889.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 3.2e-05 1024 250 800 511488 62.3976 26.88 697.643 834.397 1621.55 1621.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.001024 2048 470 1360 14112 1.36214 46.7611 90.2099 138.375 138.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1590 0.000512 2048 230 480 35640 3.48352 41.5597 104.813 149.899 149.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 3.2e-05 4096 50 1840 444672 338.032 144.881 5596.92 4313.69 10393.9 10394.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 0.001024 512 290 400 16416 0.3704 0.362496 4.59437 13.2203 18.6165 18.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 6.4e-05 2048 140 4720 283392 43.2829 28.3832 4359.68 837.523 5269.01 5269.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000256 512 150 280 29952 5.94739 1.84525 7.83549 99.2099 115.019 115.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.000256 4096 190 440 74160 13.99 158.474 419.235 591.742 591.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 3.2e-05 2048 90 2080 593856 84.3667 56.1152 4022.17 1674.67 5837.46 5837.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 3.2e-05 4096 390 1760 400896 380.351 152.846 4636.14 4548.99 9718.65 9718.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 3.2e-05 1024 250 800 506880 61.8366 26.5994 449.636 828.283 1366.57 1366.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.001024 2048 470 1360 13968 1.35613 30.2326 89.5181 121.151 121.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1590 0.000512 2048 230 480 35568 3.47853 27.1647 104.815 135.5 135.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 390 3.2e-05 4096 50 1840 444672 337.291 144.78 3636.09 4314.3 8432.8 8433.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 0.001024 512 290 400 16128 0.36864 0.362496 2.9761 13.1685 16.9469 17.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 6.4e-05 2048 140 4720 283392 43.1635 28.38 2819.68 837.702 3729.06 3729.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000256 512 150 280 27648 5.8536 1.792 4.92496 95.6143 108.369 108.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.000256 4096 190 440 74016 13.9778 103.513 418.721 536.258 536.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 3.2e-05 2048 90 2080 593280 84.1468 56.014 2599.91 1674.82 4415.02 4415.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 3.2e-05 4096 390 1760 400896 379.528 152.713 3005.29 4549.05 8086.91 8087.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 3.2e-05 1024 250 800 511488 62.4836 26.8854 397.956 835.39 1322.95 1323.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.001024 2048 470 1360 13824 1.35008 26.1671 90.9357 118.497 118.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1590 0.000512 2048 230 480 35424 3.47242 23.7389 104.722 131.976 132.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 3.2e-05 4096 50 1840 442368 338.049 144.602 3194.2 4314.04 7991.25 7991.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 0.001024 512 290 400 15984 0.37024 0.358912 2.65011 13.0449 16.4947 16.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 6.4e-05 2048 140 4720 281664 43.3182 28.3259 2472.01 835.616 3379.41 3379.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000256 512 150 280 27648 6.1121 1.85344 4.45312 99.3501 111.953 112.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.000256 4096 190 440 73872 13.9796 91.7873 418.75 524.561 524.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 3.2e-05 2048 90 2080 592704 84.3716 56.0744 2294.3 1675.12 4110 4110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 3.2e-05 4096 390 1760 397440 381.263 152.7 2636.46 4548.27 7719.03 7719.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 3.2e-05 1024 250 800 497664 61.2 26.2508 345.003 816.847 1249.52 1249.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.001024 2048 470 1360 13824 1.36512 23.4612 88.5217 113.388 113.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1590 0.000512 2048 230 480 35424 3.48179 21.2605 104.909 129.695 129.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 390 3.2e-05 4096 50 1840 442368 336.606 144.309 2848.12 4307.33 7636.7 7636.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 0.001024 512 290 400 15552 0.370336 0.361824 2.23859 13.0828 16.1236 16.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 6.4e-05 2048 140 4720 281088 43.1217 28.2498 2213.8 835.726 3121.03 3121.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000256 512 150 280 27648 5.85878 1.79827 4.8057 95.7537 108.399 108.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.000256 4096 190 440 73728 13.9726 81.7502 418.312 514.078 514.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 3.2e-05 2048 90 2080 592128 84.1743 56.0688 2051.42 1676.7 3868.5 3868.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 3.2e-05 4096 390 1760 396288 381.554 152.619 3631.45 4555.04 8720.98 8721.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 3.2e-05 1024 250 800 512000 62.6764 26.9394 653.378 838.435 1581.65 1581.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.001024 2048 470 1360 14160 1.36739 44.0259 91.7524 137.187 137.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1590 0.000512 2048 230 480 35600 3.48496 39.0535 104.804 147.384 147.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 390 3.2e-05 4096 50 1840 445440 337.1 144.71 5261.86 4315.44 10059.4 10059.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 0.001024 512 290 400 16320 0.36768 0.362432 4.20048 13.179 18.1795 18.2559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 6.4e-05 2048 140 4720 283520 43.1538 28.4596 4070.57 838.478 4980.8 4980.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000256 512 150 280 30720 5.97901 1.86464 7.71414 99.7604 115.503 115.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.000256 4096 190 440 74080 13.9817 148.578 419.015 581.618 581.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 3.2e-05 2048 90 2080 593920 84.1408 56.0599 3755.73 1676.56 5572.63 5572.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 3.2e-05 4096 390 1760 400640 379.938 152.806 4343.12 4556.29 9432.48 9432.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 3.2e-05 1024 250 800 512000 62.613 27.0734 443.388 838.087 1371.38 1371.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.001024 2048 470 1360 14080 1.3679 29.8079 90.6819 121.898 121.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1590 0.000512 2048 230 480 35520 3.47584 26.6564 104.743 134.919 134.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 390 3.2e-05 4096 50 1840 445440 336.287 144.536 3566.94 4333.23 8381.31 8381.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 0.001024 512 290 400 16000 0.366688 0.360448 2.91194 13.1172 16.8252 16.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 6.4e-05 2048 140 4720 282880 43.1535 28.4 2767.53 838.226 3677.45 3677.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000256 512 150 280 30720 5.97552 1.86493 5.47146 99.7772 113.277 113.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.000256 4096 190 440 73920 13.9878 100.639 418.362 533.031 533.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 3.2e-05 2048 90 2080 593920 83.9838 56.057 2565.87 1675.99 4382.04 4382.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 3.2e-05 4096 390 1760 399360 380.687 152.83 2949.36 4561.15 8044.34 8044.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 3.2e-05 1024 250 800 491520 63.4859 26.4896 358.914 824.314 1273.43 1273.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.001024 2048 470 1360 13920 1.35955 25.1051 90.3537 116.864 116.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1590 0.000512 2048 230 480 35280 3.46522 22.0385 104.299 129.843 129.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 390 3.2e-05 4096 50 1840 441600 337.925 144.596 2976.99 4326.62 7786.45 7786.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 0.001024 512 290 400 15840 0.370464 0.362496 2.40198 13.171 16.377 16.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 6.4e-05 2048 140 4720 282240 43.1279 28.3853 2324.83 834.87 3231.34 3231.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000256 512 150 280 30720 5.99133 1.86618 4.77846 99.8284 112.65 112.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.000256 4096 190 440 73920 13.9837 85.118 418.777 517.923 517.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 3.2e-05 2048 90 2080 593280 84.1377 56.0799 2155.35 1674.09 3969.8 3969.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 3.2e-05 4096 390 1760 395520 382.11 152.9 2461.89 4554.24 7551.46 7551.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 3.2e-05 1024 250 800 491520 63.4729 26.4522 344.487 824.414 1259.06 1259.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.001024 2048 470 1360 13760 1.35914 24.1035 89.1909 114.697 114.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1590 0.000512 2048 230 480 35200 3.45917 21.9627 104.303 129.769 129.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 390 3.2e-05 4096 50 1840 445440 337.725 144.801 2988.74 4314.85 7786.46 7786.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 0.001024 512 290 400 16000 0.37056 0.363552 2.44262 13.2255 16.4738 16.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 6.4e-05 2048 140 4720 279040 43.115 28.2334 2247.36 831.667 3150.52 3150.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000256 512 150 280 20480 6.1111 1.74938 3.54323 93.3136 104.902 105.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.000256 4096 190 440 73600 13.954 84.9203 417.423 516.342 516.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 3.2e-05 2048 90 2080 593920 84.0753 55.9739 2140.34 1676.07 3956.61 3956.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 3.2e-05 4096 390 1760 399360 381.7 153.066 3112.89 4562.07 8210.08 8210.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 3.2e-05 1024 250 800 509952 61.9935 26.7878 607.304 832.384 1528.7 1528.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.001024 2048 470 1360 14112 1.36397 41.1835 90.1245 132.715 132.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1590 0.000512 2048 230 480 35616 3.47798 36.5343 104.813 144.868 144.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 390 3.2e-05 4096 50 1840 443904 336.664 144.479 4999.32 4309.88 9790.68 9790.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 0.001024 512 290 400 16320 0.370272 0.364576 4.0615 13.2069 18.0746 18.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 6.4e-05 2048 140 4720 282624 43.1349 28.5839 3838.72 836.572 4747.15 4747.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000256 512 150 280 30720 5.96413 1.86179 7.3425 99.7375 115.093 115.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.000256 4096 190 440 74112 13.9796 140.511 419.097 573.632 573.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 3.2e-05 2048 90 2080 593664 84.036 56.096 3553.11 1674.74 5368.12 5368.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 3.2e-05 4096 390 1760 399360 379.515 152.511 4134.2 4548.85 9215.4 9215.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 3.2e-05 1024 250 800 503808 61.6461 26.4521 431.257 824.961 1344.54 1344.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.001024 2048 470 1360 14016 1.36422 29.4093 89.4808 120.298 120.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1590 0.000512 2048 230 480 35520 3.48115 26.2915 104.904 134.719 134.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 3.2e-05 4096 50 1840 442368 338.904 144.82 3523.88 4322.83 8330.76 8331.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 0.001024 512 290 400 16128 0.366592 0.362688 3.03904 13.1503 16.9893 17.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 6.4e-05 2048 140 4720 282624 43.1946 28.33 2733.03 837.52 3642.22 3642.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000256 512 150 280 24576 6.05792 1.79786 4.40122 95.6894 108.132 108.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.000256 4096 190 440 73920 13.9776 100.811 418.822 533.653 533.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 3.2e-05 2048 90 2080 592896 84.096 55.9743 2527.81 1678.09 4346.12 4346.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 3.2e-05 4096 390 1760 399360 380.025 152.579 2922.69 4553.56 8009.18 8009.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 3.2e-05 1024 250 800 497664 61.1859 26.2493 352.206 816.175 1256.05 1256.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.001024 2048 470 1360 13824 1.35782 24.0323 88.4824 113.918 113.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1590 0.000512 2048 230 480 35424 3.48026 21.6185 104.821 129.963 130.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 390 3.2e-05 4096 50 1840 442368 336.704 144.293 2898.7 4323.18 7703.21 7703.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 0.001024 512 290 400 15552 0.368864 0.360448 2.26189 13.0756 16.1388 16.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 6.4e-05 2048 140 4720 281088 43.1423 28.3034 2237.92 835.14 3144.64 3144.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000256 512 150 280 27648 5.8624 1.79731 4.38963 95.707 107.942 108.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.000256 4096 190 440 73728 13.9735 82.897 417.966 514.88 514.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 3.2e-05 2048 90 2080 592128 84.1826 55.9704 2080.45 1675.5 3896.25 3896.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 3.2e-05 4096 390 1760 396288 381.244 152.613 2387.53 4550.99 7472.71 7472.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 3.2e-05 1024 250 800 491520 63.4794 26.4582 327.646 824.543 1242.34 1242.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.001024 2048 470 1360 13824 1.36397 22.2454 89.5747 113.228 113.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1590 0.000512 2048 230 480 35328 3.48195 20.9856 104.825 129.335 129.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 390 3.2e-05 4096 50 1840 436224 341.341 145.004 2682.82 4321.43 7490.91 7491.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 0.001024 512 290 400 15360 0.362048 0.350976 2.19654 12.7529 15.7333 15.8085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 6.4e-05 2048 140 4720 279552 43.2462 28.3291 2085.06 833.227 2989.99 2990.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000256 512 150 280 24576 6.07517 1.79597 3.86547 95.7732 107.696 107.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.000256 4096 190 440 73728 13.9723 78.5057 418.489 511.011 511.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 3.2e-05 2048 90 2080 592896 84.1366 55.9756 1948.98 1676.76 3765.99 3766.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 3.2e-05 4096 390 1760 393216 382.436 152.638 2217.88 4558.39 7311.67 7311.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 3.2e-05 1024 250 800 505600 62.9247 26.8585 630.383 833.426 1553.82 1553.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.001024 2048 470 1360 14100 1.36192 42.7578 90.143 134.307 134.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1590 0.000512 2048 230 480 35600 3.48077 37.9204 104.874 146.317 146.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 3.2e-05 4096 50 1840 444800 337.737 144.864 5150.51 4332.09 9965.53 9965.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 0.001024 512 290 400 16400 0.372736 0.362752 4.2761 13.2265 18.3092 18.3824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 6.4e-05 2048 140 4720 283200 43.2997 28.4324 3991 837.812 4900.68 4900.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000256 512 150 280 28800 6.11069 1.86778 6.9817 99.7782 114.921 115.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.000256 4096 190 440 74100 13.9796 145.738 419.294 579.054 579.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 3.2e-05 2048 90 2080 593600 84.5008 56.1478 3683.54 1677.31 5501.63 5501.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 3.2e-05 4096 390 1760 400000 380.74 152.967 4249.5 4553.38 9336.91 9337.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 3.2e-05 1024 250 800 499200 62.5622 26.5155 425.311 824.977 1339.59 1339.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.001024 2048 470 1360 14000 1.3607 28.908 89.4572 119.77 119.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1590 0.000512 2048 230 480 35400 3.46726 26.3873 104.606 134.505 134.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 3.2e-05 4096 50 1840 444800 337.869 144.827 3504.33 4333.27 8320.62 8320.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 0.001024 512 290 400 16000 0.372736 0.363552 2.90563 13.1524 16.8641 16.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 6.4e-05 2048 140 4720 283200 43.2695 28.374 2712.82 838.073 3622.67 3622.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000256 512 150 280 25600 6.31984 1.86752 4.56298 99.8459 112.784 112.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.000256 4096 190 440 74000 13.9788 98.9015 419.304 532.226 532.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 3.2e-05 2048 90 2080 592000 84.4034 56.2086 2497.52 1675.45 4313.72 4313.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 3.2e-05 4096 390 1760 400000 380.627 152.902 2892.48 4554.41 7980.74 7980.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 3.2e-05 1024 250 800 499200 62.6054 26.5301 367.67 824.216 1281.26 1281.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.001024 2048 470 1360 13800 1.36058 25.2375 89.1312 115.772 115.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1590 0.000512 2048 230 480 35400 3.47955 22.3506 104.758 130.634 130.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 390 3.2e-05 4096 50 1840 441600 342.266 145.602 3100.63 4327.74 7916.58 7916.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 0.001024 512 290 400 16200 0.373216 0.364544 2.47562 13.2105 16.4939 16.5701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 6.4e-05 2048 140 4720 283200 43.3602 28.3667 2371.85 837.428 3281.15 3281.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000256 512 150 280 28800 6.13555 1.87133 4.83322 99.8626 112.888 113.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.000256 4096 190 440 73800 13.9748 87.0417 418.317 519.376 519.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 3.2e-05 2048 90 2080 592800 84.4427 56.1712 2182.84 1673.89 3997.49 3997.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 3.2e-05 4096 390 1760 398400 383.198 162.443 2587.33 4595.93 7729.23 7729.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 3.2e-05 1024 250 800 486400 64.3669 26.4867 330.848 825.142 1247.07 1247.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.001024 2048 470 1360 13600 1.35606 22.7706 88.9159 113.085 113.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1590 0.000512 2048 230 480 35200 3.46931 21.0268 104.599 129.138 129.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 390 3.2e-05 4096 50 1840 441600 336.478 144.269 2774.05 4317.73 7572.86 7573.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 0.001024 512 290 400 15200 0.362336 0.349984 2.3735 12.7523 15.9072 15.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 6.4e-05 2048 140 4720 281600 43.0923 28.2228 2154.3 834.21 3059.96 3060.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000256 512 150 280 25600 6.33286 1.87203 4.21178 99.9755 112.584 112.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.000256 4096 190 440 73600 13.9696 79.2986 418.183 511.495 511.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 3.2e-05 2048 90 2080 592000 84.2809 56.0178 1995.43 1675.75 3811.62 3811.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 3.2e-05 4096 390 1760 396800 379.033 152.293 2296.68 4538.78 7367.11 7367.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 3.2e-05 1024 250 768 512000 62.5837 26.8947 510.019 837.891 1437.62 1437.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.001024 2048 470 1344 14272 1.36541 35.0759 90.7153 127.2 127.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1590 0.000512 2048 230 480 35680 3.48118 31.5208 104.827 139.872 139.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 390 3.2e-05 4096 50 1824 444928 337.218 144.589 8068.99 4315.2 12866.3 12866.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 0.001024 512 290 384 16384 0.368992 0.363328 3.34618 13.2128 17.3622 17.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1150 6.4e-05 2048 140 4752 283392 43.1125 28.2911 3287.85 837.87 4197.27 4197.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 550 0.000256 512 150 288 32768 5.92346 1.88282 11.4293 101.778 121.202 121.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1900 0.000256 4096 190 432 74272 13.9802 241.797 432.886 688.711 688.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 3.2e-05 2048 90 2064 593664 84.1448 56.1009 3026.48 1676.18 4843.05 4843.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1020 3.2e-05 4096 390 1776 403968 376.185 152.054 7365.98 4539.09 12433.6 12433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 3.2e-05 1024 250 768 507904 62.9196 26.8376 329.008 835.688 1254.68 1254.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.001024 2048 470 1344 14208 1.36806 22.68 91.4493 115.542 115.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1590 0.000512 2048 230 480 35648 3.48051 53.2228 104.98 161.727 161.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 390 3.2e-05 4096 50 1824 444416 338.081 144.707 7820.03 4321.38 12624.6 12624.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 0.001024 512 290 384 16384 0.372032 0.365024 2.20752 13.2338 16.249 16.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1150 6.4e-05 2048 140 4752 283136 43.1737 28.2874 2115.24 838.48 3025.32 3025.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 550 0.000256 512 150 288 32768 5.9399 1.88416 11.1809 101.482 120.666 120.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1900 0.000256 4096 190 432 74240 13.9796 241.222 419.532 674.779 674.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 3.2e-05 2048 90 2064 593408 84.1725 55.9988 1941.99 1676.6 3758.91 3759.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1020 3.2e-05 4096 390 1776 403456 377.69 152.162 7349.3 4541.06 12420.6 12420.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 3.2e-05 1024 250 768 503808 62.9164 26.7469 270.221 832.379 1192.49 1192.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 0.001024 2048 470 1344 14208 1.36909 18.6784 90.2125 110.301 110.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1590 0.000512 2048 230 480 35616 3.48166 53.7788 104.825 162.131 162.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 390 3.2e-05 4096 50 1824 443904 337.111 144.454 8223.08 4314.11 13019.1 13019.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 0.001024 512 290 384 16320 0.370304 0.363968 1.84154 13.2022 15.8516 15.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1150 6.4e-05 2048 140 4752 282624 43.1349 28.3159 1746.44 836.586 2654.61 2654.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 550 0.000256 512 150 288 30720 5.96714 1.86573 10.5253 99.7337 118.276 118.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1900 0.000256 4096 190 432 74208 13.9913 242.567 419.136 675.738 675.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 3.2e-05 2048 90 2064 592896 84.1043 55.9915 1605.54 1675.39 3421.16 3421.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1020 3.2e-05 4096 390 1776 402432 376.602 151.99 7321.24 4532.3 12382.5 12382.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 3.2e-05 1024 250 768 512000 62.7912 26.9612 496.869 838.504 1425.35 1425.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.001024 2048 470 1344 14240 1.36806 33.5966 91.7273 126.733 126.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1590 0.000512 2048 230 480 35680 3.48781 30.1937 104.929 138.653 138.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 390 3.2e-05 4096 50 1824 444800 338.265 144.986 4101.78 4338.43 8923.79 8924.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 0.001024 512 290 384 16320 0.369504 0.36624 3.16643 13.2134 17.188 17.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 6.4e-05 2048 140 4752 283200 43.3716 28.3734 3195.06 838.504 4105.45 4105.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 550 0.000256 512 150 288 33280 5.94262 1.89085 6.53798 101.651 116.208 116.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.000256 4096 190 432 74240 13.9807 114.876 419.531 548.432 548.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 3.2e-05 2048 90 2064 593920 84.5041 56.1522 2938.58 1677.8 4757.17 4757.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 3.2e-05 4096 390 1776 403840 378.903 152.477 6363.01 4539.11 11433.8 11434.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 3.2e-05 1024 250 768 512000 62.6811 26.9353 326.723 837.962 1254.52 1254.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.001024 2048 470 1344 14160 1.36749 22.161 91.5603 115.13 115.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1590 0.000512 2048 230 480 35600 3.4793 20.0438 104.748 128.313 128.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 390 3.2e-05 4096 50 1824 444160 339.077 144.955 6841.11 4339.3 11664.8 11665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 0.001024 512 290 384 16160 0.37008 0.362496 2.12256 13.1711 16.0949 16.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 6.4e-05 2048 140 4752 282880 43.2264 28.4406 2085.64 838.017 2995.46 2995.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 550 0.000256 512 150 288 30720 5.97843 1.86573 4.38131 99.7264 112.14 112.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1900 0.000256 4096 190 432 74160 13.9694 205.73 418.844 638.585 638.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 3.2e-05 2048 90 2064 593280 84.21 56.1352 1915.85 1675.67 3732 3732.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1020 3.2e-05 4096 390 1776 403200 378.613 152.375 6296.31 4539.62 11367.3 11367.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 3.2e-05 1024 250 768 506880 63.0647 26.8814 265.975 834.472 1190.61 1190.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.001024 2048 470 1344 14160 1.36602 18.166 90.3045 109.879 109.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1590 0.000512 2048 230 480 35520 3.47136 16.3745 104.63 124.519 124.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 390 3.2e-05 4096 50 1824 443520 339.471 144.957 6822.65 4316.3 11623.7 11624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 0.001024 512 290 384 16080 0.367072 0.36048 1.75846 13.0887 15.6454 15.7225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1150 6.4e-05 2048 140 4752 282240 43.3799 28.3284 1706.44 837.143 2615.43 2615.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 550 0.000256 512 150 288 30720 5.99507 1.86778 3.86182 99.7507 111.659 111.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1900 0.000256 4096 190 432 74160 13.9763 205.659 418.995 638.672 638.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 3.2e-05 2048 90 2064 592320 84.376 56.0615 1568.01 1673.81 3382.4 3382.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1020 3.2e-05 4096 390 1776 403200 378.676 152.374 6377.09 4543.44 11451.9 11452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 3.2e-05 1024 250 768 509952 62.8251 26.9107 701.666 836.426 1628.05 1628.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.001024 2048 470 1344 14256 1.36602 47.362 90.5574 139.329 139.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1590 0.000512 2048 230 480 35664 3.47955 42.3369 104.819 150.678 150.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 3.2e-05 4096 50 1824 444672 337.122 144.701 5653.63 4315.96 10451.7 10452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 0.001024 512 290 384 16320 0.369152 0.362624 4.42067 13.1667 18.3904 18.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 6.4e-05 2048 140 4752 283008 43.1804 28.3952 4450.7 837.58 5359.99 5360.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000256 512 150 288 32256 5.8783 1.86368 8.94192 99.6971 116.564 116.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.000256 4096 190 432 74256 13.9869 158.78 419.127 591.936 591.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 3.2e-05 2048 90 2064 593664 84.1472 56.0968 4090.48 1675.81 5906.68 5906.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 3.2e-05 4096 390 1776 403200 376.505 152.245 5908.68 4540.18 10978 10978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 3.2e-05 1024 250 768 503808 62.9181 28.1272 432.787 833.057 1357.13 1357.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.001024 2048 470 1344 14208 1.36634 29.6668 90.2599 121.338 121.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1590 0.000512 2048 230 480 35616 3.48368 26.6787 104.901 135.107 135.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 3.2e-05 4096 50 1824 443904 336.406 144.441 3542.93 4313.34 8337.45 8337.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 0.001024 512 290 384 16320 0.369856 0.362976 2.86358 13.2152 16.8804 16.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 6.4e-05 2048 140 4752 282624 43.1255 28.3136 2787.25 837.272 3696.1 3696.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000256 512 150 288 30720 5.97027 1.86163 5.83728 99.7781 113.634 113.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.000256 4096 190 432 74208 13.9804 100.325 419.469 533.821 533.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 3.2e-05 2048 90 2064 592896 84.0868 56.0109 2563.42 1676.34 4380 4380.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 3.2e-05 4096 390 1776 402432 375.95 151.988 4541.81 4547.02 9617.1 9617.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 3.2e-05 1024 250 768 497664 63.2354 26.5991 346.613 828.928 1265.6 1265.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.001024 2048 470 1344 14112 1.3625 24.0796 89.7796 115.262 115.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1590 0.000512 2048 230 480 35568 3.47626 21.6622 104.892 130.073 130.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 390 3.2e-05 4096 50 1824 444672 337.289 144.787 2878.29 4317.78 7678.49 7678.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 0.001024 512 290 384 16128 0.368992 0.362656 2.42067 13.1808 16.4067 16.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 6.4e-05 2048 140 4752 282240 43.2921 28.3914 2261.33 838.326 3171.48 3171.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 550 0.000256 512 150 288 27648 5.85245 1.79219 4.88826 95.6537 108.374 108.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.000256 4096 190 432 74160 13.9846 81.7538 419.428 515.212 515.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 3.2e-05 2048 90 2064 593280 84.1522 56.0681 2082.73 1676.16 3899.26 3899.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 3.2e-05 4096 390 1776 403200 376.949 152.324 9184.14 4544.47 14258.2 14258.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 3.2e-05 1024 250 768 491520 63.4655 26.4564 289.726 824.976 1204.86 1205.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.001024 2048 470 1344 14016 1.36019 20.4774 89.3097 111.193 111.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1590 0.000512 2048 230 480 35520 3.47955 18.4703 104.913 126.906 126.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 390 3.2e-05 4096 50 1824 442368 338.859 144.832 9741.13 4342.08 14567.3 14567.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 0.001024 512 290 384 16128 0.369504 0.362688 2.08326 13.1513 16.0394 16.1157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1150 6.4e-05 2048 140 4752 282624 43.1957 28.3047 1913.7 837.591 2822.93 2823.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 550 0.000256 512 150 288 24576 6.06525 1.79971 3.97219 95.6897 107.711 107.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1900 0.000256 4096 190 432 74112 13.9854 295.829 419.482 729.341 729.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 3.2e-05 2048 90 2064 591360 84.203 56.0374 1754.44 1674.37 3569.19 3569.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1020 3.2e-05 4096 390 1776 402432 376.667 152.039 9328.19 4537.35 14394.6 14394.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 3.2e-05 1024 250 768 508928 63.1103 27.1025 648.739 837.147 1576.33 1576.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.001024 2048 470 1344 14224 1.36397 43.6948 90.5361 135.638 135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1590 0.000512 2048 230 480 35672 3.48982 39.1808 104.947 147.66 147.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 3.2e-05 4096 50 1824 444416 338.469 145.021 5244.41 4339.21 10067.4 10067.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 0.001024 512 290 384 16240 0.368672 0.363904 4.24842 13.1729 18.224 18.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 6.4e-05 2048 140 4752 283136 43.3621 28.3585 4113.12 838.364 5023.35 5023.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000256 512 150 288 32256 5.90595 1.86826 8.21293 99.924 116.098 116.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.000256 4096 190 432 74200 13.9787 147.1 419.341 580.461 580.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 3.2e-05 2048 90 2064 593152 84.4408 56.1148 3778.31 1676.39 5595.39 5595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 3.2e-05 4096 390 1776 403200 377.842 152.524 4454.28 4541.38 9526.35 9526.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 3.2e-05 1024 250 768 508928 63.0067 26.913 409.433 837.113 1336.69 1336.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.001024 2048 470 1344 14112 1.36118 27.3588 90.3847 119.15 119.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1590 0.000512 2048 230 480 35616 3.49395 24.9121 104.934 133.386 133.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 3.2e-05 4096 50 1824 442624 338.641 144.84 3336.19 4339.31 8159.32 8159.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 0.001024 512 290 384 16128 0.36864 0.361472 2.76154 13.1362 16.697 16.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 6.4e-05 2048 140 4752 282240 43.2348 28.3549 2596.84 837.219 3505.78 3505.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000256 512 150 288 28672 5.95373 1.8279 4.65152 97.7076 110.322 110.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.000256 4096 190 432 74144 13.9697 94.0175 419.171 527.203 527.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 3.2e-05 2048 90 2064 593152 84.1762 56.0517 2390.04 1676.36 4206.76 4206.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 3.2e-05 4096 390 1776 401408 377.915 152.357 4156.99 4541.35 9228.96 9229.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 3.2e-05 1024 250 768 505344 63.6347 26.9862 333.162 837.391 1261.41 1261.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.001024 2048 470 1344 14112 1.36608 22.6406 90.5428 114.593 114.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1590 0.000512 2048 230 480 35448 3.46816 20.8364 104.658 129.008 129.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 3.2e-05 4096 50 1824 443520 338.831 144.962 2746.48 4318.74 7549.36 7549.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 0.001024 512 290 384 15792 0.369696 0.362496 2.34426 13.1045 16.2496 16.3272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 6.4e-05 2048 140 4752 282240 43.3909 28.5939 2136.4 837.552 3046.09 3046.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000256 512 150 288 26880 6.0759 1.83203 4.48608 97.7521 110.329 110.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.000256 4096 190 432 74088 13.9735 77.7689 419.274 511.061 511.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 3.2e-05 2048 90 2064 591360 84.4191 56.0453 1961.62 1674.47 3776.69 3776.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 3.2e-05 4096 390 1776 400512 380.154 152.734 3772.16 4556.37 8861.78 8862.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 3.2e-05 1024 250 768 501760 62.4189 26.5283 299.38 827.075 1215.62 1215.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.001024 2048 470 1344 13888 1.36125 20.0521 90.2951 111.752 111.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1590 0.000512 2048 230 480 35392 3.47149 18.931 104.567 127.013 127.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 390 3.2e-05 4096 50 1824 440832 340.019 145.15 2470.17 4347.11 7302.78 7303.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 0.001024 512 290 384 16128 0.370688 0.364544 2.20717 13.2058 16.219 16.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 6.4e-05 2048 140 4752 281344 43.2903 28.3326 1918.34 836.91 2827.02 2827.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000256 512 150 288 21504 6.04432 1.74518 3.54707 93.2447 104.768 104.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.000256 4096 190 432 73920 13.9742 70.3058 418.277 502.602 502.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 3.2e-05 2048 90 2064 591360 84.1214 55.9149 1769.69 1673.06 3582.93 3583.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 3.2e-05 4096 390 1776 401408 377.637 152.228 8121.72 4539.29 13191.2 13191.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 3.2e-05 1024 250 768 507904 62.908 26.8376 623.058 835.788 1548.83 1548.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.001024 2048 470 1344 14208 1.36602 42.0193 90.397 133.825 133.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1590 0.000512 2048 230 480 35648 3.48314 37.8491 104.912 146.286 146.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 3.2e-05 4096 50 1824 444416 337.665 144.702 5095.59 4321.42 9899.74 9900.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 0.001024 512 290 384 16384 0.36944 0.365152 4.15894 13.234 18.1986 18.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 6.4e-05 2048 140 4752 283136 43.1926 28.3004 3907.13 838.569 4817.34 4817.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000256 512 150 288 32768 5.93827 1.88416 7.64637 101.489 117.143 117.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.000256 4096 190 432 74240 13.9724 143.352 419.537 576.906 576.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 3.2e-05 2048 90 2064 593408 84.1477 56.038 3665.85 1676.79 5482.97 5483.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 3.2e-05 4096 390 1776 403456 376.861 152.167 4323.28 4541.31 9393.96 9394.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 3.2e-05 1024 250 768 507904 62.9213 26.8452 403.84 835.074 1328.9 1329.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.001024 2048 470 1344 14080 1.36765 27.1835 90.187 118.781 118.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1590 0.000512 2048 230 480 35584 3.48269 24.7548 104.817 133.097 133.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 3.2e-05 4096 50 1824 444416 337.706 144.718 3320.13 4317.96 8120.84 8121.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 0.001024 512 290 384 16128 0.368512 0.36112 2.60963 13.0929 16.5036 16.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 6.4e-05 2048 140 4752 282624 43.231 28.2805 2493.95 837.941 3403.54 3403.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000256 512 150 288 32768 5.95075 1.88621 5.03584 101.486 114.54 114.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.000256 4096 190 432 74112 13.9796 93.1855 420.449 527.655 527.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 3.2e-05 2048 90 2064 592896 84.1374 55.9697 2368.89 1675.35 4184.48 4184.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 3.2e-05 4096 390 1776 403456 376.86 152.184 2811.55 4544.35 7885.27 7885.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 3.2e-05 1024 250 768 491520 63.4891 26.4561 326.161 824.245 1240.58 1240.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.001024 2048 470 1344 14016 1.35987 22.8291 89.263 113.496 113.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1590 0.000512 2048 230 480 35520 3.47546 21.2416 104.82 129.58 129.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 3.2e-05 4096 50 1824 442368 338.776 144.843 2777.5 4319.84 7581.31 7581.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 0.001024 512 290 384 16128 0.370528 0.364544 2.32051 13.1386 16.2671 16.3451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 6.4e-05 2048 140 4752 282624 43.1697 28.4558 2049.85 836.907 2958.53 2958.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000256 512 150 288 24576 6.06451 1.79606 3.51514 95.6485 107.208 107.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.000256 4096 190 432 74112 13.9919 79.5034 419.311 512.851 512.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 3.2e-05 2048 90 2064 591360 84.2136 55.9186 1975.68 1672.92 3788.88 3789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 3.2e-05 4096 390 1776 402432 376.585 152.047 3067.41 4533.24 8129.65 8129.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 3.2e-05 1024 250 768 507904 62.8645 26.8392 297.303 835.259 1222.49 1222.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.001024 2048 470 1344 13824 1.3537 19.9098 89.8446 111.151 111.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1590 0.000512 2048 230 480 35328 3.46733 18.6978 104.465 126.674 126.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 3.2e-05 4096 50 1824 442368 337.201 144.448 2445.4 4308.42 7235.8 7236.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 0.001024 512 290 384 15872 0.366528 0.3584 2.0359 13.0068 15.8392 15.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 6.4e-05 2048 140 4752 280576 43.2843 28.278 1788.91 839.746 2700.36 2700.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000256 512 150 288 24576 6.06541 1.79619 3.7895 95.6839 107.522 107.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.000256 4096 190 432 73984 13.9834 70.0969 418.73 502.854 502.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 3.2e-05 2048 90 2064 591872 84.3866 55.9862 1740.88 1676.92 3558.31 3558.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 3.2e-05 4096 390 1776 401408 376.402 151.982 3372.01 4537.41 8438.14 8438.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 3.2e-05 1024 250 768 506880 63.0513 27.0019 600.177 835.037 1525.49 1525.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.001024 2048 470 1344 14184 1.36262 41.4402 90.2795 133.126 133.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1590 0.000512 2048 230 480 35640 3.48083 37.0348 104.893 145.451 145.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 3.2e-05 4096 50 1824 444672 338.001 144.868 5027.41 4336.17 9846.79 9847.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 0.001024 512 290 384 16272 0.370688 0.36464 4.07725 13.2305 18.1128 18.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 6.4e-05 2048 140 4752 282816 43.3655 28.3537 3918.37 838.17 4828.41 4828.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000256 512 150 288 29952 5.95494 1.84534 7.20851 99.2465 114.442 114.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.000256 4096 190 432 74232 13.9774 141.254 419.606 574.884 574.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 3.2e-05 2048 90 2064 593280 84.4226 56.1219 3604.7 1675.96 5421.34 5421.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 3.2e-05 4096 390 1776 403200 377.393 152.433 4267.61 4539.53 9337.3 9337.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 3.2e-05 1024 250 768 497664 63.2322 26.5933 414.089 828.446 1332.59 1332.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.001024 2048 470 1344 14112 1.36397 28.9649 89.7461 120.118 120.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1590 0.000512 2048 230 480 35568 3.48282 26.1281 104.833 134.486 134.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 3.2e-05 4096 50 1824 444672 337.311 144.785 3469.6 4334.46 8286.49 8286.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 0.001024 512 290 384 16128 0.369632 0.362464 2.92154 13.1727 16.8992 16.9755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 6.4e-05 2048 140 4752 282240 43.2761 28.3262 2700.14 838.055 3609.93 3610.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000256 512 150 288 27648 5.8497 1.80118 4.59334 95.6205 108.053 108.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.000256 4096 190 432 74160 13.9948 97.4623 419.199 530.7 530.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 3.2e-05 2048 90 2064 593280 84.1465 56.0283 2486.33 1675.13 4301.77 4301.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 3.2e-05 4096 390 1776 403200 376.839 152.319 2935.47 4537.59 8002.55 8002.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 3.2e-05 1024 250 768 497664 64.5021 26.8799 350.088 834.608 1276.29 1276.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.001024 2048 470 1344 14040 1.36422 24.3152 90.3158 116.04 116.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1590 0.000512 2048 230 480 35424 3.46758 22.4075 104.626 130.544 130.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 3.2e-05 4096 50 1824 442368 338.035 144.617 2914.92 4310.7 7708.61 7708.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 0.001024 512 290 384 15552 0.365984 0.3584 2.47562 13.0236 16.2937 16.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 6.4e-05 2048 140 4752 281664 43.32 28.3516 2287.02 834.836 3193.67 3193.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000256 512 150 288 27648 6.1192 1.85325 4.09523 99.3023 111.554 111.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.000256 4096 190 432 74088 13.9877 83.0873 419.133 516.251 516.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 3.2e-05 2048 90 2064 592704 84.3604 56.0793 2112.81 1673.56 3926.95 3927.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 3.2e-05 4096 390 1776 400896 377.233 152.172 2482.7 4525.36 7537.77 7538.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 3.2e-05 1024 250 768 479232 63.9904 26.2472 337.1 816.847 1244.41 1244.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.001024 2048 470 1344 13824 1.36397 23.9736 88.3642 113.745 113.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1590 0.000512 2048 230 480 35424 3.47955 22.443 104.909 130.873 130.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 390 3.2e-05 4096 50 1824 442368 336.624 144.29 2928.62 4307.38 7717.25 7717.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 0.001024 512 290 384 15552 0.367584 0.359296 2.4377 13.0827 16.3201 16.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 6.4e-05 2048 140 4752 281088 43.1428 28.2584 2297.21 839.124 3207.87 3207.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000256 512 150 288 27648 5.86118 1.7953 4.36976 95.7545 107.967 108.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.000256 4096 190 432 74016 13.9898 84.304 419.475 517.813 517.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 3.2e-05 2048 90 2064 592128 84.1833 56.055 2119.21 1677.73 3937.32 3937.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 3.2e-05 4096 390 1776 400896 376.264 151.847 3101.7 4537.72 8167.88 8168.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 3.2e-05 1024 250 768 512000 62.6951 26.9373 598.835 838.544 1527.25 1527.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.001024 2048 470 1344 14160 1.36397 40.8658 90.5455 132.821 132.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1590 0.000512 2048 230 480 35600 3.4816 36.5322 104.821 144.876 144.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 3.2e-05 4096 50 1824 444160 338.166 144.968 4970.28 4322.98 9776.75 9777.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 0.001024 512 290 384 16160 0.36832 0.361504 3.9031 13.1812 17.8842 17.9644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 6.4e-05 2048 140 4752 282880 43.2239 28.3628 3851.21 838.593 4761.54 4761.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000256 512 150 288 30720 5.97782 1.86368 7.00448 99.7631 114.796 114.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.000256 4096 190 432 74160 13.9706 138.856 419.198 572.071 572.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 3.2e-05 2048 90 2064 593280 84.1952 56.0958 3538.21 1676.82 5355.48 5355.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 3.2e-05 4096 390 1776 403200 376.992 152.369 4215.19 4547.64 9292.54 9292.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 3.2e-05 1024 250 768 512000 62.6285 26.9021 432.323 838.656 1360.73 1360.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.001024 2048 470 1344 14080 1.36234 29.433 90.5522 121.39 121.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1590 0.000512 2048 230 480 35520 3.48579 26.4404 104.819 134.789 134.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 3.2e-05 4096 50 1824 442880 339.303 145.077 3507.9 4330.93 8323.53 8323.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 0.001024 512 290 384 16000 0.366624 0.361984 2.84275 13.1326 16.7784 16.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 6.4e-05 2048 140 4752 282880 43.1662 28.3224 2761.25 838.815 3671.69 3671.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000256 512 150 288 30720 5.97706 1.86634 5.10147 99.8286 112.956 113.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.000256 4096 190 432 74080 13.9817 99.4042 421.06 534.491 534.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 3.2e-05 2048 90 2064 592640 84.08 56.0702 2539.56 1677.13 4356.98 4357.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 3.2e-05 4096 390 1776 401920 377.821 152.405 2982.89 4557.28 8070.72 8070.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 3.2e-05 1024 250 768 491520 63.4994 26.4929 345.396 824.121 1259.74 1259.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.001024 2048 470 1344 13920 1.36131 23.894 89.121 114.42 114.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1590 0.000512 2048 230 480 35280 3.46422 21.8505 104.28 129.637 129.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 390 3.2e-05 4096 50 1824 441600 337.943 144.62 2888.9 4306.47 7678.25 7678.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 0.001024 512 290 384 15840 0.370112 0.362496 2.29606 13.1654 16.2643 16.3403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 6.4e-05 2048 140 4752 280320 43.3099 28.3197 2257.22 834.679 3163.67 3163.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000256 512 150 288 30720 5.99568 1.86778 4.50531 99.8264 112.388 112.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.000256 4096 190 432 73920 13.9752 81.5752 418.243 513.837 513.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 3.2e-05 2048 90 2064 591360 84.3399 56.1094 2092.6 1673.72 3906.92 3907.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 3.2e-05 4096 390 1776 399360 378.252 152.283 2451.25 4532.87 7515 7515.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 3.2e-05 1024 250 768 491520 63.4925 26.4603 322.771 825.136 1238.09 1238.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.001024 2048 470 1344 13760 1.3553 22.272 89.0967 112.77 112.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1590 0.000512 2048 230 480 35200 3.46112 20.9925 104.394 128.892 128.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 390 3.2e-05 4096 50 1824 440320 342.872 145.799 2690.35 4346.19 7525.56 7525.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 0.001024 512 290 384 16000 0.372864 0.363072 2.20406 13.236 16.248 16.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 6.4e-05 2048 140 4752 279040 43.1046 28.1212 2093.86 832.561 2997.8 2997.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000256 512 150 288 20480 6.11798 1.74694 3.24109 93.3531 104.644 104.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.000256 4096 190 432 73920 13.9798 76.5893 419.143 509.758 509.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 3.2e-05 2048 90 2064 591360 84.4764 56.1821 1946.76 1677.56 3765.13 3765.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 3.2e-05 4096 390 1776 399360 381.59 153.065 2285.92 4574.93 7395.84 7396.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1140 3.2e-05 1024 250 800 507904 63.3013 26.8902 536.219 837.773 1464.42 1464.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.001024 2048 470 1350 14240 1.36522 36.563 90.6668 128.637 128.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1590 0.000512 2048 230 450 35904 3.48979 31.1858 104.862 139.581 139.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 390 3.2e-05 4096 50 1850 445440 337.036 144.518 8119.05 4312.03 12913 12913.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 0.001024 512 290 400 16256 0.368928 0.362848 3.58826 13.2052 17.5957 17.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1150 6.4e-05 2048 140 4750 283136 43.1192 28.2862 3445.34 837.751 4354.65 4354.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 550 0.000256 512 150 250 31744 6.00605 1.88586 9.7081 101.424 119.209 119.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1900 0.000256 4096 190 450 74112 13.9899 238.517 419.179 671.73 671.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 3.2e-05 2048 90 2050 594688 83.9798 55.9861 3128.34 1675.96 4944.4 4944.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1020 3.2e-05 4096 390 1750 396800 383.566 153.234 7076.36 4573.33 12186.8 12187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1140 3.2e-05 1024 250 800 503808 63.475 26.8371 345.158 835.048 1270.75 1270.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.001024 2048 470 1350 14208 1.36483 23.5584 91.4638 116.431 116.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1590 0.000512 2048 230 450 35840 3.4775 52.8439 104.764 161.131 161.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 390 3.2e-05 4096 50 1850 445440 337.368 144.575 7918.86 4316.42 12717.6 12717.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 0.001024 512 290 400 16256 0.371264 0.364416 2.33254 13.2222 16.3627 16.4398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1150 6.4e-05 2048 140 4750 283136 43.1696 28.3604 2198.37 837.735 3107.77 3107.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 550 0.000256 512 150 250 30720 6.07469 1.88442 9.31686 101.45 118.915 119.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1900 0.000256 4096 190 450 74048 13.9817 238.33 418.888 671.244 671.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 3.2e-05 2048 90 2050 594432 84.0279 55.9578 1997.13 1681.64 3818.9 3819.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1020 3.2e-05 4096 390 1750 396288 384.242 153.436 7053.72 4575.43 12167.2 12167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1140 3.2e-05 1024 250 800 503808 62.9083 26.7334 283.699 832.37 1205.94 1206.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.001024 2048 470 1350 14112 1.35744 19.2737 90.0156 110.688 110.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1590 0.000512 2048 230 450 35808 3.47514 53.164 104.781 161.464 161.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 390 3.2e-05 4096 50 1850 443904 337.231 144.475 8263.2 4310.16 13055.4 13055.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 0.001024 512 290 400 16128 0.370464 0.364 1.99638 13.2074 16.0071 16.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1150 6.4e-05 2048 140 4750 282624 43.1213 28.281 1800.71 836.613 2708.87 2708.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 550 0.000256 512 150 250 30720 5.97062 1.86573 9.36576 99.73 117.12 117.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1900 0.000256 4096 190 450 74016 13.982 237.875 418.945 670.848 670.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 3.2e-05 2048 90 2050 593664 83.9963 55.9762 1637.49 1674.94 3452.54 3452.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1020 3.2e-05 4096 390 1750 394752 383.585 153.437 7021.39 4586.65 12145.4 12145.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 3.2e-05 1024 250 800 506880 63.5815 26.9597 505.844 837.793 1434.4 1434.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.001024 2048 470 1350 14240 1.36848 34.1532 92.0615 127.626 127.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1590 0.000512 2048 230 450 35880 3.47939 28.6497 104.813 136.986 137.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 390 3.2e-05 4096 50 1850 445440 338.079 144.875 4160.64 4329.8 8973.73 8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 0.001024 512 290 400 16240 0.370144 0.36272 3.31075 13.202 17.3147 17.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 6.4e-05 2048 140 4750 282880 43.4021 28.4367 3222.56 851.096 4145.65 4145.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 550 0.000256 512 150 250 32000 6.032 1.89213 5.7617 101.606 115.479 115.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.000256 4096 190 450 74080 13.9818 120.023 418.999 553.051 553.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 3.2e-05 2048 90 2050 594560 84.4195 61.6854 2932.5 1676.17 4754.92 4755.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 3.2e-05 4096 390 1750 396800 386.034 153.586 6110.4 4577.65 11228 11228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 3.2e-05 1024 250 800 506880 63.4561 26.9332 325.661 837.856 1254.14 1254.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.001024 2048 470 1350 14160 1.36486 22.1235 90.5628 114.096 114.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1590 0.000512 2048 230 450 35840 3.4857 18.7181 104.82 127.065 127.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 390 3.2e-05 4096 50 1850 445440 338.108 144.708 6831.96 4315.08 11630.2 11630.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 0.001024 512 290 400 16160 0.370688 0.362496 2.19184 13.1719 16.1671 16.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 6.4e-05 2048 140 4750 282880 43.2305 28.3197 2066.72 841.049 2979.46 2979.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 550 0.000256 512 150 250 30720 5.97798 1.86778 4.14694 99.7228 111.895 112.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1900 0.000256 4096 190 450 74000 13.992 214.084 418.787 646.908 646.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 3.2e-05 2048 90 2050 593920 84.1634 56.1091 1878.06 1677.79 3696.27 3696.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1020 3.2e-05 4096 390 1750 396800 385.021 153.508 6100.24 4573.61 11212.7 11213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 3.2e-05 1024 250 800 499200 64.3035 26.8827 268.954 835.259 1195.62 1195.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.001024 2048 470 1350 14160 1.36672 18.3439 90.4086 110.163 110.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1590 0.000512 2048 230 450 35760 3.47562 15.6396 104.816 123.973 124.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 390 3.2e-05 4096 50 1850 443520 339.569 144.962 6817.62 4339.18 11641.7 11642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 0.001024 512 290 400 15840 0.36864 0.360448 1.82736 13.1109 15.7398 15.8138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1150 6.4e-05 2048 140 4750 282240 43.3916 28.5184 1722.95 837.93 2632.94 2633.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 550 0.000256 512 150 250 30720 5.99562 1.86474 3.6207 99.7954 111.46 111.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1900 0.000256 4096 190 450 73920 13.9837 213.692 418.966 646.689 646.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 3.2e-05 2048 90 2050 593280 84.3136 56.0748 1566.83 1675.38 3382.74 3382.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1020 3.2e-05 4096 390 1750 395520 385.763 153.588 6108.33 4578.25 11226.3 11226.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1140 3.2e-05 1024 250 800 501760 64.1619 26.9083 232.18 838.667 1162.14 1162.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.001024 2048 470 1350 14080 1.36278 15.7359 90.6074 107.749 107.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1590 0.000512 2048 230 450 35680 3.47629 13.5101 104.7 121.73 121.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 390 3.2e-05 4096 50 1850 445440 337.244 144.559 6714.15 4336.22 11532.5 11532.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 0.001024 512 290 400 16000 0.36864 0.363776 1.65274 13.1261 15.5809 15.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1150 6.4e-05 2048 140 4750 282880 43.1521 28.3275 1486.26 838.814 2396.69 2396.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 550 0.000256 512 150 250 30720 5.98614 1.86378 8.41987 99.8166 116.266 116.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1900 0.000256 4096 190 450 73920 13.983 214.006 419.136 647.169 647.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 3.2e-05 2048 90 2050 593920 84.0765 56.0031 1349.86 1677.05 3167.13 3167.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1020 3.2e-05 4096 390 1750 396800 384.416 153.351 6086.44 4578.13 11202.7 11203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 3.2e-05 1024 250 800 506880 63.3293 26.921 699.313 836.254 1626.05 1626.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.001024 2048 470 1350 14208 1.36605 46.5393 90.4761 138.425 138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1590 0.000512 2048 230 450 35856 3.47341 39.0814 104.751 147.347 147.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 3.2e-05 4096 50 1850 445440 336.894 144.63 5640.32 4311.59 10433.8 10434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 0.001024 512 290 400 16128 0.370592 0.360704 4.47283 13.1684 18.4434 18.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 6.4e-05 2048 140 4750 283008 43.1716 28.3363 4397.73 837.279 5306.66 5306.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000256 512 150 250 30720 5.96928 1.86368 7.78416 99.689 115.494 115.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.000256 4096 190 450 74064 13.9829 162.372 430.448 606.85 606.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 3.2e-05 2048 90 2050 594432 84.0876 56.1293 3994.75 1675.27 5810.38 5810.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 3.2e-05 4096 390 1750 396288 383.283 153.437 5647.07 4576.15 10760.3 10760.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 3.2e-05 1024 250 800 503808 62.9415 26.7454 429.646 833.081 1352.64 1352.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.001024 2048 470 1350 14112 1.3615 29.1411 90.061 120.607 120.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1590 0.000512 2048 230 450 35808 3.47814 24.7173 104.863 133.101 133.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 3.2e-05 4096 50 1850 443904 336.433 144.484 3486.53 4329.96 8297.75 8298.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 0.001024 512 290 400 16128 0.368352 0.362048 2.89373 13.2137 16.909 16.9822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 6.4e-05 2048 140 4750 282624 43.1278 28.2693 2716.5 837.264 3625.3 3625.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000256 512 150 250 30720 5.9713 1.86442 5.28285 99.7753 113.084 113.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.000256 4096 190 450 74016 13.9824 101.695 419.303 535.029 535.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 3.2e-05 2048 90 2050 593664 84.0149 55.9391 2471.44 1676.28 4287.81 4287.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 3.2e-05 4096 390 1750 394752 382.656 153.404 4305.42 4577.45 9419.28 9419.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 3.2e-05 1024 250 800 497664 63.2254 26.6 346.219 828.119 1264.39 1264.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.001024 2048 470 1350 14112 1.36672 23.5714 89.8619 114.844 114.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1590 0.000512 2048 230 450 35712 3.46918 19.9199 104.618 128.051 128.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 390 3.2e-05 4096 50 1850 444672 337.239 144.774 2850.87 4313.52 7646.75 7647.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 0.001024 512 290 400 15840 0.370208 0.361536 2.32547 13.1683 16.2942 16.3699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 6.4e-05 2048 140 4750 282240 43.2923 28.3629 2214.4 840.965 3127.16 3127.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 550 0.000256 512 150 250 27648 5.85667 1.7961 4.59299 95.6081 108.037 108.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.000256 4096 190 450 73872 13.9899 82.0567 418.339 514.431 514.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 3.2e-05 2048 90 2050 593280 84.1645 56.0576 2018.8 1676.4 3835.56 3835.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 3.2e-05 4096 390 1750 396288 383.39 153.57 8669.9 4576.99 13784.2 13784.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 3.2e-05 1024 250 800 491520 63.4771 26.4563 291.926 824.235 1206.32 1206.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.001024 2048 470 1350 14016 1.35987 19.8824 89.3271 110.612 110.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1590 0.000512 2048 230 450 35712 3.48038 17.0488 104.788 125.359 125.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 390 3.2e-05 4096 50 1850 442368 338.953 144.819 9490.84 4319.91 14294.9 14295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 0.001024 512 290 400 15744 0.369376 0.36288 2.14256 13.1392 16.085 16.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1150 6.4e-05 2048 140 4750 282624 43.1981 28.2803 1900.02 836.796 2808.45 2808.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 550 0.000256 512 150 250 24576 6.06448 1.7961 3.66342 95.6452 107.356 107.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1900 0.000256 4096 190 450 73920 13.9818 306.874 418.933 739.835 739.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 3.2e-05 2048 90 2050 592896 84.0989 55.9273 1724.3 1672.9 3537.37 3537.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1020 3.2e-05 4096 390 1750 393216 384.197 153.646 8693.51 4586.8 13818.5 13818.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 3.2e-05 1024 250 800 505344 63.6223 26.9452 643.73 837.151 1571.67 1571.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.001024 2048 470 1350 14224 1.36579 42.465 90.5974 134.471 134.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1590 0.000512 2048 230 450 35840 3.47757 36.0038 104.845 144.369 144.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 3.2e-05 4096 50 1850 445312 338.022 144.88 5210.65 4334.4 10028.3 10028.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 0.001024 512 290 400 16128 0.369472 0.363264 4.20941 13.1732 18.1878 18.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 6.4e-05 2048 140 4750 282688 43.3788 28.389 4039.65 838.387 4949.95 4950.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000256 512 150 250 30464 6.03184 1.87392 6.61197 99.9267 114.63 114.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.000256 4096 190 450 74088 13.9919 150.056 433.333 597.424 597.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 3.2e-05 2048 90 2050 594048 84.3814 56.2491 3675.09 1676.43 5492.29 5492.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 3.2e-05 4096 390 1750 396928 384.114 153.526 4261.09 4590.07 9389.19 9389.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 3.2e-05 1024 250 800 501760 64.141 26.9112 403.269 837.218 1331.78 1331.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.001024 2048 470 1350 14112 1.36397 27.3877 90.4474 119.243 119.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1590 0.000512 2048 230 450 35728 3.4775 23.2351 104.689 131.447 131.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 3.2e-05 4096 50 1850 444416 337.164 144.646 3288.23 4330.09 8100.47 8100.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 0.001024 512 290 400 15904 0.366976 0.362208 2.80141 13.1384 16.742 16.8181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 6.4e-05 2048 140 4750 282240 43.2642 28.3085 2550.66 837.307 3459.68 3459.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000256 512 150 250 28672 5.95501 1.83091 4.16122 97.7118 109.85 109.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.000256 4096 190 450 74032 13.9957 95.6985 419.468 529.208 529.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 3.2e-05 2048 90 2050 594048 84.1047 56.1201 2324.36 1676.53 4141.27 4141.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 3.2e-05 4096 390 1750 396032 383.309 153.231 3953.78 4570.71 9061.39 9061.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 3.2e-05 1024 250 800 505344 63.6392 26.9319 331.578 837.301 1259.68 1259.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.001024 2048 470 1350 14112 1.37011 22.435 90.7079 114.557 114.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1590 0.000512 2048 230 450 35616 3.47222 19.3147 104.537 127.368 127.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 3.2e-05 4096 50 1850 443520 338.746 144.991 2712.54 4335.63 7532.25 7532.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 0.001024 512 290 400 15792 0.369856 0.361856 2.36867 13.0989 16.2711 16.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 6.4e-05 2048 140 4750 282240 43.3796 28.3354 2085.72 837.458 2995.04 2995.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000256 512 150 250 26880 6.08416 1.83632 4.02387 97.7465 109.873 110.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.000256 4096 190 450 73920 13.9919 78.8719 419.281 512.188 512.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 3.2e-05 2048 90 2050 592704 84.3382 56.0517 1901.69 1674.3 3716.52 3716.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 3.2e-05 4096 390 1750 395136 385.083 153.754 3582.42 4576.17 8697.78 8698.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 3.2e-05 1024 250 800 487424 64.5597 26.5332 288.572 827.173 1207.06 1207.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.001024 2048 470 1350 13888 1.35613 19.7745 89.3103 110.483 110.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1590 0.000512 2048 230 450 35616 3.48074 17.6499 104.623 125.797 125.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 390 3.2e-05 4096 50 1850 444416 336.54 144.481 2452.48 4309.97 7243.8 7244.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 0.001024 512 290 400 15680 0.370496 0.362688 2.23427 13.2057 16.2437 16.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 6.4e-05 2048 140 4750 281344 43.2936 28.4224 1885.64 837.022 2794.52 2794.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000256 512 150 250 21504 6.03642 1.74634 3.36368 93.2527 104.581 104.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.000256 4096 190 450 73920 13.9962 71.1959 419.193 504.428 504.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 3.2e-05 2048 90 2050 593152 83.9449 56.0415 1720.56 1673.3 3533.99 3534.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 3.2e-05 4096 390 1750 394240 385.394 153.493 3418.18 4611.26 8568.67 8568.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 3.2e-05 1024 250 800 503808 63.4478 26.8381 626.741 835.783 1553.05 1553.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.001024 2048 470 1350 14208 1.36352 42.488 90.4607 134.359 134.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1590 0.000512 2048 230 450 35840 3.48237 36.036 104.86 144.419 144.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 3.2e-05 4096 50 1850 445440 336.945 144.561 5149.03 4335.13 9966.02 9966.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 0.001024 512 290 400 16256 0.370688 0.365248 4.19219 13.236 18.2369 18.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 6.4e-05 2048 140 4750 283136 43.1755 28.2808 3923.24 838.573 4833.42 4833.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000256 512 150 250 30720 6.07405 1.88653 6.61123 101.492 116.249 116.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.000256 4096 190 450 74048 13.9833 149.203 419.366 582.6 582.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 3.2e-05 2048 90 2050 594432 84.0206 56.0632 3627.12 1676.79 5444.14 5444.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 3.2e-05 4096 390 1750 396288 383.251 153.424 4198.6 4579.76 9315.39 9315.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 3.2e-05 1024 250 800 499712 64.1746 26.8427 403.568 835.87 1330.68 1330.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.001024 2048 470 1350 14080 1.35987 27.2982 90.2985 118.999 119.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1590 0.000512 2048 230 450 35712 3.47766 23.2262 104.688 131.436 131.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 3.2e-05 4096 50 1850 444416 337.703 144.697 3340.76 4336.06 8159.55 8159.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 0.001024 512 290 400 15872 0.366592 0.360608 2.73546 13.1103 16.645 16.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 6.4e-05 2048 140 4750 282624 43.2299 28.2792 2533.25 838.784 3443.69 3443.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000256 512 150 250 28672 6.20784 1.8865 4.2633 101.533 114.077 114.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.000256 4096 190 450 73984 13.9847 96.7924 419.304 530.126 530.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 3.2e-05 2048 90 2050 593920 84.1068 56.0961 2346.69 1676.94 4163.97 4164.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 3.2e-05 4096 390 1750 395264 383.796 153.67 2718.72 4596.94 7853.45 7853.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 3.2e-05 1024 250 800 491520 63.46 26.454 336.797 824.97 1251.9 1252.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.001024 2048 470 1350 14016 1.35853 22.8719 89.3649 113.639 113.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1590 0.000512 2048 230 450 35712 3.47366 20.0376 104.868 128.423 128.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 3.2e-05 4096 50 1850 442368 338.755 144.825 2824.52 4342 7650.44 7650.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 0.001024 512 290 400 15744 0.368544 0.363136 2.42688 13.147 16.3785 16.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 6.4e-05 2048 140 4750 282624 43.1837 28.3688 2111.8 837.516 3021.01 3021.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000256 512 150 250 24576 6.06176 1.79958 3.30163 95.692 107.04 107.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.000256 4096 190 450 73920 13.9849 82.2292 419.303 515.558 515.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 3.2e-05 2048 90 2050 592896 84.0865 55.9739 1985.32 1674.36 3799.89 3800.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 3.2e-05 4096 390 1750 393216 384.17 153.679 2308.65 4586.48 7433.33 7433.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 3.2e-05 1024 250 800 491520 65.5684 26.8835 296.779 835.937 1225.4 1225.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.001024 2048 470 1350 13824 1.35427 20.0196 90.0628 111.482 111.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1590 0.000512 2048 230 450 35584 3.47341 17.9232 104.685 126.123 126.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 3.2e-05 4096 50 1850 442368 337.247 144.439 2522.97 4311.99 7316.98 7317.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 0.001024 512 290 400 15360 0.36864 0.358112 2.12211 13.0204 15.9398 16.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 6.4e-05 2048 140 4750 280576 43.2916 28.3808 1829.59 836.216 2737.63 2737.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000256 512 150 250 24576 6.0656 1.79789 3.72966 95.7258 107.505 107.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.000256 4096 190 450 73728 13.9757 73.9553 418.657 506.631 506.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 3.2e-05 2048 90 2050 593920 84.0804 56.0824 1762.07 1677.06 3579.43 3579.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 3.2e-05 4096 390 1750 393216 382.909 153.177 3264.7 4584.88 8386.01 8386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 3.2e-05 1024 250 800 502272 63.7727 26.8765 636.643 842.419 1569.94 1570.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.001024 2048 470 1350 14184 1.364 43.5759 90.7853 135.769 135.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1590 0.000512 2048 230 450 35856 3.48573 36.4941 105.843 145.866 145.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 3.2e-05 4096 50 1850 444672 338.04 144.899 5269.22 4373.42 10125.9 10126.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 0.001024 512 290 400 16128 0.372448 0.364384 4.36474 13.3472 18.5189 18.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 6.4e-05 2048 140 4750 282816 43.3614 28.3414 4076.22 845.59 4993.66 4993.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000256 512 150 250 29952 5.94397 1.84675 6.77843 99.6795 114.43 114.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.000256 4096 190 450 74016 13.975 152.404 422.938 589.36 589.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 3.2e-05 2048 90 2050 593856 84.3951 56.1201 3702.66 1690.97 5534.29 5534.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 3.2e-05 4096 390 1750 396288 384.135 153.638 4306.17 4617.21 9461.48 9461.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 3.2e-05 1024 250 800 497664 63.2507 26.5933 448.764 829.043 1367.88 1368.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.001024 2048 470 1350 14112 1.36486 30.9395 89.8458 122.193 122.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1590 0.000512 2048 230 450 35712 3.46403 25.9777 104.734 134.218 134.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 3.2e-05 4096 50 1850 444672 337.285 144.78 3747.71 4337.39 8567.49 8567.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 0.001024 512 290 400 15840 0.372736 0.361248 3.0071 13.1791 16.9946 17.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 6.4e-05 2048 140 4750 282240 43.2757 28.3423 2898.09 838.443 3808.29 3808.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000256 512 150 250 27648 5.85859 1.79405 4.58477 95.6526 108.079 108.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.000256 4096 190 450 73872 13.9789 108.625 418.796 541.445 541.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 3.2e-05 2048 90 2050 593280 84.111 56.0417 2635.28 1676.31 4451.88 4451.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 3.2e-05 4096 390 1750 396288 383.23 153.561 3064.51 4590.96 8192.59 8192.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 3.2e-05 1024 250 800 497664 64.4958 26.88 370.824 834.608 1297.04 1297.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.001024 2048 470 1350 14040 1.36643 25.2621 90.3007 116.972 117.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1590 0.000512 2048 230 450 35640 3.47773 21.3999 104.647 129.569 129.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 3.2e-05 4096 50 1850 442368 338.11 144.581 3072.41 4322.43 7877.86 7878.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 0.001024 512 290 400 15552 0.36848 0.358176 2.72726 13.0236 16.5462 16.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 6.4e-05 2048 140 4750 281664 43.2979 28.3117 2391.44 834.827 3298.02 3298.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000256 512 150 250 27648 6.12262 1.85744 3.92682 99.3015 111.397 111.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.000256 4096 190 450 73872 13.9887 89.8514 418.824 522.71 522.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 3.2e-05 2048 90 2050 592704 84.3961 56.0558 2177.43 1673.55 3991.57 3991.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 3.2e-05 4096 390 1750 393984 384.333 153.365 2517.19 4562.31 7617.52 7617.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 3.2e-05 1024 250 800 479232 64.003 26.2478 340.98 816.856 1248.32 1248.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.001024 2048 470 1350 13824 1.36086 24.4364 88.4245 114.264 114.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1590 0.000512 2048 230 450 35424 3.45498 20.9665 104.356 128.82 128.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 390 3.2e-05 4096 50 1850 442368 336.671 144.301 2904.68 4307.27 7693.25 7693.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 0.001024 512 290 400 15552 0.365184 0.361024 2.50429 13.0831 16.385 16.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 6.4e-05 2048 140 4750 281088 43.152 28.3086 2247.96 839.272 3158.83 3158.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000256 512 150 250 27648 5.85754 1.79405 4.14736 95.7587 107.745 107.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.000256 4096 190 450 73728 13.9756 83.9246 418.794 516.738 516.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 3.2e-05 2048 90 2050 592128 84.1565 56.0239 2050.08 1678.61 3869.01 3869.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 3.2e-05 4096 390 1750 391680 383.887 153.47 2357.59 4586.1 7481.36 7481.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 3.2e-05 1024 250 800 483840 66.6818 26.8951 314.329 834.818 1242.95 1243.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.001024 2048 470 1350 13680 1.35005 22.6404 90.8675 114.901 114.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1590 0.000512 2048 230 450 35280 3.45904 18.6421 104.075 126.22 126.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 3.2e-05 4096 50 1850 437760 342.934 145.636 2631.91 4348.78 7469.58 7469.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 0.001024 512 290 400 15120 0.366944 0.355296 2.18112 12.9274 15.9018 15.9779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 6.4e-05 2048 140 4750 279360 43.5655 28.3361 2050.92 835.215 2958.18 2958.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000256 512 150 250 23040 5.69914 1.69315 3.6329 90.5753 101.787 101.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.000256 4096 190 450 73440 13.9628 77.6745 417.296 508.976 509.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 3.2e-05 2048 90 2050 590400 84.379 55.99 1877.31 1669.43 3687.25 3687.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 3.2e-05 4096 390 1750 391680 386.345 153.967 3260.55 4576.46 8377.68 8377.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 3.2e-05 1024 250 800 506880 63.4525 26.9348 625.284 837.845 1553.74 1553.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.001024 2048 470 1350 14160 1.36608 42.025 90.5598 133.994 134.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1590 0.000512 2048 230 450 35840 3.47798 35.4959 104.816 143.833 143.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 3.2e-05 4096 50 1850 445440 336.963 144.71 5104.48 4312.42 9898.91 9899.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 0.001024 512 290 400 16160 0.367904 0.361024 4.12048 13.1703 18.0901 18.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 6.4e-05 2048 140 4750 282880 43.226 28.3076 3955.18 837.963 4864.82 4864.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000256 512 150 250 30720 5.9713 1.86573 6.49088 99.7208 114.24 114.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.000256 4096 190 450 74000 13.9925 147.423 428.444 589.904 589.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 3.2e-05 2048 90 2050 593920 84.1776 56.0843 3602.9 1675.4 5418.7 5418.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 3.2e-05 4096 390 1750 396800 383.543 153.539 4165.57 4573.59 9276.57 9276.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 3.2e-05 1024 250 800 501760 64.1626 26.9066 426.767 838.091 1356.15 1356.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.001024 2048 470 1350 14080 1.36406 28.842 91.6292 121.877 121.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1590 0.000512 2048 230 450 35680 3.47955 24.705 104.62 132.846 132.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 3.2e-05 4096 50 1850 445440 336.286 144.528 3503.23 4314.09 8298.48 8298.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 0.001024 512 290 400 16000 0.366592 0.360288 2.87923 13.1186 16.7965 16.8729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 6.4e-05 2048 140 4750 282880 43.1452 28.3656 2714.18 838.253 3624.08 3624.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000256 512 150 250 30720 5.9848 1.86768 4.71232 99.7792 112.53 112.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.000256 4096 190 450 73920 13.9857 101.697 418.855 534.583 534.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 3.2e-05 2048 90 2050 593920 83.9993 55.9923 2467.05 1675.99 4283.17 4283.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 3.2e-05 4096 390 1750 396800 382.825 153.371 2861.63 4574.95 7973.1 7973.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 3.2e-05 1024 250 800 491520 63.4779 26.4847 354.773 824.322 1269.27 1269.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.001024 2048 470 1350 13920 1.35782 24.7686 89.1946 115.363 115.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1590 0.000512 2048 230 450 35520 3.46358 20.8934 104.393 128.793 128.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 3.2e-05 4096 50 1850 441600 338.017 144.617 2960.4 4326.74 7770.1 7770.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 0.001024 512 290 400 15840 0.370688 0.362496 2.40614 13.1691 16.3774 16.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 6.4e-05 2048 140 4750 280320 43.3331 28.2974 2292.03 834.864 3198.67 3198.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000256 512 150 250 30720 5.9921 1.86982 4.19779 99.8268 112.068 112.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.000256 4096 190 450 73680 13.984 85.6719 417.919 517.619 517.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 3.2e-05 2048 90 2050 593280 84.1639 56.0174 2104.39 1674.09 3918.8 3918.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 3.2e-05 4096 390 1750 391680 384.378 153.723 2422.95 4574.94 7536.31 7536.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 3.2e-05 1024 250 800 491520 63.4833 26.4544 327.884 824.231 1242.28 1242.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.001024 2048 470 1350 13760 1.35578 23.037 90.0266 114.46 114.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1590 0.000512 2048 230 450 35520 3.48195 19.327 104.583 127.438 127.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 390 3.2e-05 4096 50 1850 445440 337.909 144.827 2743.72 4314.01 7540.81 7541.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 0.001024 512 290 400 16000 0.374624 0.364512 2.31158 13.2232 16.3426 16.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 6.4e-05 2048 140 4750 279040 43.0975 28.1108 2108.13 831.529 3011.01 3011.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000256 512 150 250 20480 6.10915 1.74858 3.06883 93.3038 104.42 104.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.000256 4096 190 450 73600 13.9756 79.6774 417.821 511.519 511.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 3.2e-05 2048 90 2050 593920 84.0666 56.1454 1944.39 1675.65 3760.39 3760.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 3.2e-05 4096 390 1750 394240 385.318 154.066 2240.59 4588.42 7368.71 7368.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 3.2e-05 1024 250 800 486400 64.3334 26.4892 309.259 825.285 1225.6 1225.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.001024 2048 470 1350 13600 1.35168 21.6749 88.9058 111.975 112.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1590 0.000512 2048 230 450 35200 3.4345 18.5348 104.051 126.062 126.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 390 3.2e-05 4096 50 1850 441600 336.381 144.227 2603.86 4299.21 7384.01 7384.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 0.001024 512 290 400 15200 0.36208 0.34864 2.34547 12.7531 15.8788 15.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 6.4e-05 2048 140 4750 278400 43.4087 28.2471 2011.22 834.308 2917.32 2917.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000256 512 150 250 25600 6.33629 1.86608 3.61555 99.9839 111.982 112.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.000256 4096 190 450 73600 13.9713 77.2054 418.713 509.934 509.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 3.2e-05 2048 90 2050 592000 84.2491 56.2995 1860.48 1676.02 3677.19 3677.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 3.2e-05 4096 390 1750 390400 384.856 153.574 2696.94 4573.7 7809.42 7809.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1140 3.2e-05 1024 250 780 505856 63.5244 26.8958 490.002 838.381 1419.03 1419.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.001024 2048 470 1380 14112 1.36637 34.1832 90.7848 126.378 126.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1590 0.000512 2048 230 480 35680 3.47962 30.4363 104.89 138.849 138.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 390 3.2e-05 4096 50 1860 444416 338.124 144.703 7280.46 4320.49 12084.1 12084.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 0.001024 512 290 420 16640 0.369216 0.362496 3.34934 13.2129 17.3664 17.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 6.4e-05 2048 140 4740 282880 43.1561 28.4045 3187.19 838.422 4097.31 4097.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 550 0.000256 512 150 300 22528 6.58221 1.88106 4.91421 101.465 115.027 115.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1900 0.000256 4096 190 420 74368 13.9935 199.05 419.371 632.462 632.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 3.2e-05 2048 90 2100 593920 84.1141 56.0764 2978.3 1677.15 4795.79 4795.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1020 3.2e-05 4096 390 1740 400896 380.602 152.586 6192.69 4554.03 11280.3 11280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1140 3.2e-05 1024 250 780 503808 63.4704 26.9824 321.342 835.211 1247.23 1247.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.001024 2048 470 1380 14080 1.36794 22.6386 90.3936 114.443 114.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1590 0.000512 2048 230 480 35648 3.48237 20.1912 104.839 128.555 128.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 390 3.2e-05 4096 50 1860 444416 338.536 144.707 7055.75 4318.41 11857.8 11858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 0.001024 512 290 420 16640 0.372736 0.363296 2.24093 13.2277 16.2762 16.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1150 6.4e-05 2048 140 4740 282624 43.2432 28.2813 2079.13 837.981 2988.77 2988.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 550 0.000256 512 150 300 22528 6.59994 1.88557 7.39283 101.452 117.519 117.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1900 0.000256 4096 190 420 74304 13.9831 197.642 419.027 630.694 630.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 3.2e-05 2048 90 2100 593408 84.1582 56.1094 1939.93 1675.62 3755.96 3756.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1020 3.2e-05 4096 390 1740 400384 382.006 152.684 6178.18 4554.65 11267.8 11268.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1140 3.2e-05 1024 250 780 497664 63.8244 26.7404 259.281 832.499 1182.57 1182.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.001024 2048 470 1380 14016 1.36198 18.3074 90.0833 109.797 109.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1590 0.000512 2048 230 480 35616 3.47546 47.8106 104.839 156.169 156.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 390 3.2e-05 4096 50 1860 442368 339.273 144.803 7355.6 4338.08 12178.1 12178.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 0.001024 512 290 420 16512 0.371936 0.364 1.92742 13.2073 15.9382 16.0165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1150 6.4e-05 2048 140 4740 281856 43.2212 28.3587 1686.45 836.7 2594.86 2594.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 550 0.000256 512 150 300 21504 6.55859 1.86573 7.04461 99.7408 115.399 115.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1900 0.000256 4096 190 420 74304 13.9889 197.874 419.144 631.051 631.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 3.2e-05 2048 90 2100 592896 84.0552 55.9432 1576.72 1675 3391.85 3391.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1020 3.2e-05 4096 390 1740 399360 380.983 152.522 6154.5 4549.4 11237.7 11238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1140 3.2e-05 1024 250 780 499712 64.2092 26.8377 225.327 835.853 1152.45 1152.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 0.001024 2048 470 1380 13952 1.36291 15.7291 90.2598 107.394 107.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1590 0.000512 2048 230 480 35584 3.48163 48.5445 104.903 156.974 157.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 390 3.2e-05 4096 50 1860 444416 338.828 144.713 7324.46 4341.3 12149.7 12149.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1410 0.001024 512 290 420 16384 0.368832 0.362464 1.93456 13.107 15.8414 15.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1150 6.4e-05 2048 140 4740 282624 43.2573 28.3732 1463.35 838.72 2373.84 2373.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 550 0.000256 512 150 300 20480 6.74173 1.88826 6.72467 101.532 117.072 117.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1900 0.000256 4096 190 420 74240 13.9876 196.828 419.342 630.202 630.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 3.2e-05 2048 90 2100 592896 84.1745 56.0449 1364.18 1676.93 3181.47 3181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1020 3.2e-05 4096 390 1740 399360 382.951 152.806 6152.67 4564.02 11252.8 11253.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 3.2e-05 1024 250 780 506880 63.5374 26.9599 688.609 838.561 1617.89 1618.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.001024 2048 470 1380 14120 1.37011 47.3895 90.7033 139.51 139.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1590 0.000512 2048 230 480 35680 3.48979 41.5039 104.933 149.97 150.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 390 3.2e-05 4096 50 1860 444160 338.799 145.06 5657.28 4342.14 10483.6 10483.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 0.001024 512 290 420 16640 0.370688 0.36048 4.66154 13.2113 18.6759 18.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 6.4e-05 2048 140 4740 282880 43.3621 28.3976 4392.69 838.637 5303.22 5303.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000256 512 150 300 23040 6.59731 1.88966 7.03907 101.65 117.358 117.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.000256 4096 190 420 74360 13.983 152.902 419.453 586.382 586.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 3.2e-05 2048 90 2100 593920 84.3431 56.1231 4100.51 1677.76 5918.88 5919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 3.2e-05 4096 390 1740 401280 380.268 152.859 8767.08 4553.12 13853.7 13853.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 3.2e-05 1024 250 780 506880 63.4568 26.9373 426.109 838.649 1355.38 1355.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.001024 2048 470 1380 14080 1.36982 29.6536 90.71 121.778 121.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1590 0.000512 2048 230 480 35600 3.47971 26.1596 104.83 134.515 134.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 390 3.2e-05 4096 50 1860 444160 338.355 144.943 9734.55 4342.99 14561.2 14561.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 0.001024 512 290 420 16480 0.368768 0.359904 3.03997 13.1815 17.0202 17.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 6.4e-05 2048 140 4740 282880 43.2316 28.3377 2723.7 838.803 3634.22 3634.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 550 0.000256 512 150 300 20480 6.63021 1.86368 4.47843 99.7699 112.928 113.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1900 0.000256 4096 190 420 74320 13.985 287.595 419.469 721.094 721.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 3.2e-05 2048 90 2100 593280 84.2007 56.0859 2539.34 1676.98 4356.75 4356.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1020 3.2e-05 4096 390 1740 400640 380.133 152.806 8801.45 4557.44 13892.2 13892.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 3.2e-05 1024 250 780 499200 64.2933 26.8946 343.33 835.174 1269.91 1270.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.001024 2048 470 1380 14040 1.36938 24.118 90.3956 115.927 115.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1590 0.000512 2048 230 480 35520 3.47811 21.1872 104.714 129.423 129.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 390 3.2e-05 4096 50 1860 443520 338.785 144.99 9668.03 4335.27 14487.4 14487.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 0.001024 512 290 420 16320 0.369344 0.362784 2.34826 13.1013 16.2541 16.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1150 6.4e-05 2048 140 4740 282240 43.381 28.3288 2228.8 837.859 3138.51 3138.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 550 0.000256 512 150 300 19200 6.73197 1.86678 3.70355 99.7909 112.272 112.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1900 0.000256 4096 190 420 74280 13.9899 286.868 419.424 720.327 720.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 3.2e-05 2048 90 2100 592320 84.4302 56.0677 2077.57 1675.24 3893.45 3893.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1020 3.2e-05 4096 390 1740 399360 381.666 152.998 8772.9 4585.19 13893.1 13893.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1140 3.2e-05 1024 250 780 501760 64.1841 26.9065 292.281 837.782 1221.38 1221.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.001024 2048 470 1380 13920 1.36176 20.4083 90.611 112.425 112.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1590 0.000512 2048 230 480 35520 3.4775 18.3501 104.716 126.586 126.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 390 3.2e-05 4096 50 1860 442880 339.519 145.106 9604.44 4364.27 14453.7 14454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 0.001024 512 290 420 16320 0.366912 0.361024 2.12614 13.1148 16.0399 16.1179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1150 6.4e-05 2048 140 4740 282880 43.1571 28.3096 1889.08 850.501 2811.2 2811.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 550 0.000256 512 150 300 20480 6.63715 1.86326 9.42394 99.7686 117.877 118.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1900 0.000256 4096 190 420 74240 13.9919 286.735 418.995 719.768 719.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 3.2e-05 2048 90 2100 592640 84.0845 56.1847 1755.14 1675.26 3570.81 3570.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1020 3.2e-05 4096 390 1740 399360 380.882 152.855 8776.88 4593.59 13904.6 13904.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 3.2e-05 1024 250 780 503808 63.7113 26.9123 630.544 836.545 1557.94 1558.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.001024 2048 470 1380 14112 1.36691 43.3106 90.5527 135.273 135.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1590 0.000512 2048 230 480 35664 3.4769 38.2187 104.839 146.577 146.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 3.2e-05 4096 50 1860 443904 337.826 144.876 5196.84 4320.83 10000.7 10001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 0.001024 512 290 420 16512 0.36864 0.360704 4.2793 13.1721 18.2532 18.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 6.4e-05 2048 140 4740 282624 43.2239 28.3095 4041.71 837.577 4950.97 4951.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000256 512 150 300 21504 6.56746 1.86368 5.75312 99.7057 114.078 114.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.000256 4096 190 420 74352 13.9817 139.829 419.228 573.082 573.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 3.2e-05 2048 90 2100 593664 84.1723 56.0476 3767.63 1675.86 5583.86 5583.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 3.2e-05 4096 390 1740 400896 379.575 152.664 5083.66 4553.8 10170 10170.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 3.2e-05 1024 250 780 497664 63.8085 26.7458 391.121 832.505 1314.41 1314.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.001024 2048 470 1380 14016 1.3712 27.3802 90.0812 118.874 118.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1590 0.000512 2048 230 480 35616 3.4777 24.105 104.831 132.459 132.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 390 3.2e-05 4096 50 1860 442368 338.264 144.865 3262.75 4319.66 8065.89 8066.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 0.001024 512 290 420 16512 0.370176 0.363968 2.8697 13.2075 16.8824 16.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 6.4e-05 2048 140 4740 281856 43.1949 28.3563 2524.75 836.677 3433.12 3433.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000256 512 150 300 21504 6.5671 1.86477 4.30605 99.7408 112.671 112.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.000256 4096 190 420 74304 13.9889 87.782 419.131 520.946 521.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 3.2e-05 2048 90 2100 592896 84.0748 56.0676 2359.6 1678.04 4177.92 4178.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 3.2e-05 4096 390 1740 399360 379.692 152.546 3876.28 4549.49 8958.37 8958.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 3.2e-05 1024 250 780 497664 63.2728 26.5995 320.213 829.177 1239.49 1239.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.001024 2048 470 1380 13968 1.36397 22.2146 89.7722 113.394 113.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1590 0.000512 2048 230 480 35568 3.4825 20.2124 104.922 128.662 128.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 390 3.2e-05 4096 50 1860 442368 340.14 145.297 2676.2 4331.84 7493.81 7494.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 0.001024 512 290 420 16416 0.372352 0.362208 2.27939 13.181 16.2633 16.3357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 6.4e-05 2048 140 4740 282240 43.2809 28.3177 2078.08 838.517 2988.35 2988.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000256 512 150 300 18432 6.45306 1.79798 3.35949 95.6627 107.457 107.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.000256 4096 190 420 74160 13.9756 73.1505 418.964 506.137 506.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 3.2e-05 2048 90 2100 593280 84.144 56.1007 1942.18 1676.48 3759.05 3759.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 3.2e-05 4096 390 1740 400896 379.971 152.709 3532.57 4553.65 8619.25 8619.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 3.2e-05 1024 250 780 491520 63.4778 26.454 284.751 825.057 1199.96 1200.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.001024 2048 470 1380 13824 1.35619 20.3058 89.1713 110.878 110.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1590 0.000512 2048 230 480 35520 3.48128 17.8868 105.002 126.413 126.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 390 3.2e-05 4096 50 1860 442368 339.114 144.82 8339.37 4326.83 13150.5 13150.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 0.001024 512 290 420 16128 0.369984 0.360448 2.08387 13.1533 16.0351 16.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 6.4e-05 2048 140 4740 281088 43.3757 28.3115 1865.08 837.628 2774.53 2774.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 550 0.000256 512 150 300 18432 6.45267 1.79654 3.27654 95.6949 107.406 107.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.000256 4096 190 420 74112 13.9776 65.323 418.967 498.311 498.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 3.2e-05 2048 90 2100 591360 84.1774 55.9218 1744.48 1676.91 3561.63 3561.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1020 3.2e-05 4096 390 1740 399360 380.379 152.586 7566.92 4554.18 12654.4 12654.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 3.2e-05 1024 250 780 491520 63.514 26.4861 247.31 824.332 1161.87 1162.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.001024 2048 470 1380 13920 1.3697 17.2216 89.5102 108.146 108.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1590 0.000512 2048 230 480 35280 3.45971 15.6774 104.308 123.486 123.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 390 3.2e-05 4096 50 1860 441600 338.23 144.62 8271.27 4326.59 13081 13081.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 0.001024 512 290 420 16320 0.370432 0.363008 1.8072 13.1688 15.7817 15.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1150 6.4e-05 2048 140 4740 280320 43.3389 28.2972 1617.44 834.891 2524.1 2524.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 550 0.000256 512 150 300 15360 6.96394 1.86774 2.38822 99.8297 111.236 111.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1900 0.000256 4096 190 420 74160 13.9876 247.554 419.068 680.655 680.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 3.2e-05 2048 90 2100 591360 84.3555 56.1171 1516.39 1674.09 3331.09 3331.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1020 3.2e-05 4096 390 1740 395520 382.61 152.908 7491.75 4554.39 12582 12582.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 3.2e-05 1024 250 780 505344 63.6286 26.9395 600.928 836.579 1528.31 1528.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.001024 2048 470 1380 14056 1.36806 41.2044 91.4765 134.093 134.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1590 0.000512 2048 230 480 35672 3.48758 36.5499 104.879 144.958 145.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 3.2e-05 4096 50 1860 444416 338.412 144.985 4989.99 4317.03 9790.75 9791.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 0.001024 512 290 420 16576 0.369728 0.362304 4.22314 13.1742 18.2001 18.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 6.4e-05 2048 140 4740 282688 43.3807 28.3464 3851.08 837.779 4760.74 4760.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000256 512 150 300 21504 6.59667 1.86982 5.46813 99.8865 114.01 114.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.000256 4096 190 420 74312 13.9837 134.369 419.129 567.526 567.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 3.2e-05 2048 90 2100 593152 84.4454 56.0923 3590.43 1675.27 5406.38 5406.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 3.2e-05 4096 390 1740 400512 381.091 152.984 4059.66 4555.48 9149.54 9149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 3.2e-05 1024 250 780 501760 64.0979 27.89 378.663 836.41 1307.29 1307.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.001024 2048 470 1380 14000 1.36467 26.6547 90.4149 118.479 118.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1590 0.000512 2048 230 480 35616 3.48576 23.6322 104.848 132.012 132.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 3.2e-05 4096 50 1860 442624 338.461 144.865 3164.75 4316.37 7964.79 7965.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 0.001024 512 290 420 16352 0.370304 0.3624 2.84915 13.1256 16.7804 16.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 6.4e-05 2048 140 4740 282240 43.2464 28.3075 2429.96 836.492 3338.15 3338.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000256 512 150 300 17920 6.63824 1.8305 3.31763 97.6644 109.639 109.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.000256 4096 190 420 74256 13.9837 86.1222 418.86 519.01 519.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 3.2e-05 2048 90 2100 593152 84.1609 56.052 2269.82 1678.02 4088.19 4088.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 3.2e-05 4096 390 1740 399616 380.122 152.647 2582.07 4548.61 7663.79 7664.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 3.2e-05 1024 250 780 505344 63.6034 26.9394 320.203 837.113 1248.08 1248.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.001024 2048 470 1380 13944 1.36541 22.5053 90.5688 114.482 114.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1590 0.000512 2048 230 480 35448 3.46867 19.6515 104.632 127.795 127.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 3.2e-05 4096 50 1860 443520 338.756 144.964 2677.95 4334.71 7496.7 7496.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 0.001024 512 290 420 16128 0.368736 0.358432 2.1999 13.0972 16.098 16.1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 6.4e-05 2048 140 4740 282240 43.3852 28.3897 2045.77 837.483 2955.16 2955.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000256 512 150 300 16128 6.7776 1.83296 2.90192 97.7345 109.433 109.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.000256 4096 190 420 74088 13.9757 73.0801 418.572 505.675 505.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 3.2e-05 2048 90 2100 591360 84.418 56.0477 1907 1674.05 3721.64 3721.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 3.2e-05 4096 390 1740 397824 382.93 153.141 3338.69 4560.7 8435.78 8436.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 3.2e-05 1024 250 780 487424 64.5852 26.5298 270.928 826.908 1189.18 1189.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.001024 2048 470 1380 13888 1.36336 18.6587 89.6031 109.667 109.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1590 0.000512 2048 230 480 35392 3.47085 17.3729 104.548 125.433 125.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 3.2e-05 4096 50 1860 440832 340.095 145.144 2349.83 4327.12 7162.54 7162.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 0.001024 512 290 420 16128 0.370688 0.36864 2.11014 13.2003 16.1196 16.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 6.4e-05 2048 140 4740 281344 43.309 28.6292 1798.2 836.74 2707.03 2707.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000256 512 150 300 14336 6.50848 1.74669 2.61811 93.2448 104.302 104.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.000256 4096 190 420 74144 13.9844 65.0547 418.83 497.913 497.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 3.2e-05 2048 90 2100 591360 84.1261 55.9269 1679.31 1672.75 3492.26 3492.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 3.2e-05 4096 390 1740 397824 381.507 152.755 3130.17 4567.41 8232.18 8232.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 3.2e-05 1024 250 780 483840 63.7194 26.3271 239.462 818.131 1147.86 1148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.001024 2048 470 1380 13720 1.35805 16.8913 88.5494 106.841 106.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1590 0.000512 2048 230 480 35280 3.46502 15.36 104.484 123.351 123.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 390 3.2e-05 4096 50 1860 439040 342.148 145.488 2091.12 4350.78 6929.85 6930.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 0.001024 512 290 420 16240 0.370976 0.359232 1.79811 13.0969 15.6959 15.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 6.4e-05 2048 140 4740 280000 43.5268 28.5489 1579.27 836.633 2488.12 2488.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000256 512 150 300 8960 6.85936 1.7449 2.15734 93.3255 104.27 104.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.000256 4096 190 420 73920 13.9715 58.2945 418.32 490.629 490.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 3.2e-05 2048 90 2100 591360 84.354 56.0538 1485.65 1672.28 3298.48 3298.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 3.2e-05 4096 390 1740 398720 381.737 152.725 6818.44 4574.82 11928.1 11928.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 3.2e-05 1024 250 780 503808 63.4523 27.6378 569.442 835.202 1495.96 1496.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.001024 2048 470 1380 14080 1.36608 39.0689 90.3961 130.872 130.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1590 0.000512 2048 230 480 35648 3.47546 35.0065 104.839 143.364 143.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 3.2e-05 4096 50 1860 444416 337.743 144.685 4759.68 4320.97 9563.41 9563.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 0.001024 512 290 420 16640 0.370432 0.362496 3.97312 13.234 18.012 18.0818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 6.4e-05 2048 140 4740 282624 43.2413 28.2831 3566.4 837.983 4476.04 4476.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000256 512 150 300 22528 6.59936 1.88416 5.5433 101.448 115.658 115.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.000256 4096 190 420 74304 13.9796 128.211 423.371 565.607 565.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 3.2e-05 2048 90 2100 593408 84.1712 56.165 3408.28 1677.98 5226.73 5226.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 3.2e-05 4096 390 1740 400384 380.226 152.69 3858.77 4568.55 8960.57 8960.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 3.2e-05 1024 250 780 499712 64.1705 26.8381 382.418 835.879 1309.53 1309.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.001024 2048 470 1380 13952 1.36627 26.2816 90.2601 117.953 118.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1590 0.000512 2048 230 480 35584 3.47968 23.9424 104.905 132.373 132.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 3.2e-05 4096 50 1860 444416 337.753 144.697 3270.2 4322.89 8075.88 8076.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 0.001024 512 290 420 16384 0.368544 0.362176 2.78381 13.1076 16.6918 16.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 6.4e-05 2048 140 4740 282624 43.2594 28.2911 2378.64 838.729 3289.06 3289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000256 512 150 300 20480 6.73562 1.88621 3.78982 101.537 114.134 114.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.000256 4096 190 420 74240 13.9848 87.9654 419.26 521.252 521.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 3.2e-05 2048 90 2100 592896 84.1406 56.0278 2316.14 1676.96 4133.41 4133.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 3.2e-05 4096 390 1740 399360 381.324 152.805 2650.1 4564 7748.56 7748.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 3.2e-05 1024 250 780 491520 63.4745 26.4528 313.207 824.274 1227.63 1227.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.001024 2048 470 1380 13824 1.35558 22.0245 90.1816 113.606 113.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1590 0.000512 2048 230 480 35520 3.47776 19.9099 104.823 128.255 128.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 3.2e-05 4096 50 1860 442368 338.812 144.831 2694.75 4319.28 7498.02 7498.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 0.001024 512 290 420 16128 0.368928 0.362336 2.31043 13.1382 16.2523 16.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 6.4e-05 2048 140 4740 281088 43.3663 28.3267 1960.9 840.489 2873.22 2873.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000256 512 150 300 18432 6.44579 1.79334 3.2087 95.647 107.276 107.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.000256 4096 190 420 74112 13.9715 73.1388 418.551 505.705 505.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 3.2e-05 2048 90 2100 591360 84.1936 56.0906 1920.37 1674.87 3735.67 3735.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 3.2e-05 4096 390 1740 399360 379.97 152.599 2197.83 4556.52 7287.25 7287.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 3.2e-05 1024 250 780 491520 65.5811 26.8427 289.441 835.948 1218.04 1218.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.001024 2048 470 1380 13824 1.36192 20.3716 90.4166 112.194 112.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1590 0.000512 2048 230 480 35328 3.46125 19.0186 104.555 127.079 127.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 3.2e-05 4096 50 1860 442368 337.2 144.441 2509.02 4331.27 7322.27 7322.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 0.001024 512 290 420 15872 0.367584 0.358528 2.2216 13.0276 16.0488 16.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 6.4e-05 2048 140 4740 280576 43.2894 28.2754 1761.26 836.229 2669.19 2669.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000256 512 150 300 16384 6.58736 1.79498 2.76714 95.7205 107.053 107.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.000256 4096 190 420 73984 13.9756 67.6901 418.619 500.329 500.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 3.2e-05 2048 90 2100 591872 84.3589 56.021 1769.15 1677.1 3586.77 3586.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 3.2e-05 4096 390 1740 397312 381.43 152.53 3058.18 4553.93 8146.42 8146.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 3.2e-05 1024 250 780 491520 63.5057 26.459 264.221 825.045 1179.46 1179.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.001024 2048 470 1380 13760 1.36096 18.3419 89.3337 109.08 109.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1590 0.000512 2048 230 480 35200 3.46067 16.6394 104.386 124.528 124.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 390 3.2e-05 4096 50 1860 440320 342.89 145.831 2277.89 4346.94 7113.89 7114.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 0.001024 512 290 420 16000 0.372768 0.362528 2.18301 13.2414 16.2305 16.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 6.4e-05 2048 140 4740 279040 43.1173 28.1252 1613.3 832.292 2516.98 2517.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000256 512 150 300 10240 6.77984 1.74746 2.44826 93.3485 104.512 104.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.000256 4096 190 420 73920 13.9748 62.1009 418.527 494.645 494.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 3.2e-05 2048 90 2100 591360 84.5013 56.04 1617.2 1677.29 3435.17 3435.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 3.2e-05 4096 390 1740 399360 382.248 153.072 2954.26 4572.26 8062.18 8062.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1140 3.2e-05 1024 250 768 505856 63.4641 26.8969 476.251 837.589 1404.43 1404.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.001024 2048 470 1344 14272 1.36851 33.11 90.6752 125.196 125.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1590 0.000512 2048 230 448 35904 3.48733 28.1102 104.796 136.436 136.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 390 3.2e-05 4096 50 1856 445440 337.376 144.543 6998.82 4313.59 11794.7 11795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 0.001024 512 290 384 16768 0.370688 0.366176 3.10861 13.1982 17.1146 17.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1150 6.4e-05 2048 140 4736 283136 43.1459 28.3277 3137.46 840.304 4049.39 4049.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 550 0.000256 512 150 256 19456 6.78192 1.88528 3.8887 101.421 114.16 114.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1900 0.000256 4096 190 448 74112 13.9905 211.001 419.181 644.218 644.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 3.2e-05 2048 90 2048 593664 84.1366 55.9985 2877.14 1675.52 4692.93 4693.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1020 3.2e-05 4096 390 1792 397312 383.966 153.185 6133.78 4568.89 11240.2 11240.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1140 3.2e-05 1024 250 768 503808 63.4977 26.9327 305.721 834.935 1231.32 1231.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.001024 2048 470 1344 14208 1.36726 21.4603 90.3499 113.22 113.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1590 0.000512 2048 230 448 35840 3.48138 18.3951 104.724 126.643 126.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 390 3.2e-05 4096 50 1856 445440 337.747 144.546 6806.2 4311.52 11600.4 11600.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 0.001024 512 290 384 16768 0.370688 0.364096 2.07645 13.224 16.106 16.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1150 6.4e-05 2048 140 4736 283136 43.1538 28.2852 2010.18 837.712 2919.46 2919.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 550 0.000256 512 150 256 18432 6.86598 1.8863 5.41949 101.442 115.797 115.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1900 0.000256 4096 190 448 74048 13.9778 210.303 418.793 643.12 643.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 3.2e-05 2048 90 2048 593408 84.162 55.9697 1842.19 1675.08 3657.54 3657.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1020 3.2e-05 4096 390 1792 397312 384.681 153.15 6123.38 4569.63 11231.2 11231.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1140 3.2e-05 1024 250 768 497664 63.8046 26.7817 251.05 833.079 1174.95 1175.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.001024 2048 470 1344 14208 1.36909 17.6925 91.313 110.419 110.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1590 0.000512 2048 230 448 35808 3.48099 43.8558 104.829 152.209 152.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 390 3.2e-05 4096 50 1856 443904 337.787 144.493 7085.58 4332.65 11900.9 11901.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 0.001024 512 290 384 16704 0.371104 0.363968 1.81245 13.2173 15.838 15.9136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1150 6.4e-05 2048 140 4736 282624 43.1307 28.2658 1661.87 837.253 2570.66 2570.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 550 0.000256 512 150 256 18432 6.75194 1.86384 5.43126 99.7804 114.009 114.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1900 0.000256 4096 190 448 74016 13.9895 210.311 419.264 643.609 643.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 3.2e-05 2048 90 2048 592896 84.1102 55.9939 1524.56 1676.15 3340.96 3341.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1020 3.2e-05 4096 390 1792 396288 383.762 153.008 6110.31 4569.1 11216.5 11216.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1140 3.2e-05 1024 250 768 499712 64.2039 26.8378 216.909 835.962 1144.13 1144.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 0.001024 2048 470 1344 14080 1.36125 15.1633 90.2328 106.798 106.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1590 0.000512 2048 230 448 35712 3.47344 44.3022 104.663 152.48 152.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 390 3.2e-05 4096 50 1856 444416 339.099 144.705 7067.31 4324.88 11876.3 11876.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 0.001024 512 290 384 16384 0.370336 0.362272 1.55443 13.1069 15.4658 15.5388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1150 6.4e-05 2048 140 4736 282624 43.2328 28.2964 1431.74 841.861 2345.28 2345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 550 0.000256 512 150 256 16384 6.98099 1.88675 4.82147 101.539 115.417 115.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1900 0.000256 4096 190 448 73984 13.9849 210.121 419.255 643.404 643.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 3.2e-05 2048 90 2048 592896 84.2353 55.9663 1314.63 1679.48 3134.45 3134.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1020 3.2e-05 4096 390 1792 397312 384.6 153.151 6123.96 4582.37 11244.4 11244.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 3.2e-05 1024 250 768 506880 63.5431 26.9599 648.909 838.483 1578.13 1578.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.001024 2048 470 1344 14240 1.36602 44.7468 90.6523 136.809 136.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1590 0.000512 2048 230 448 35880 3.47478 37.8591 104.866 146.244 146.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 390 3.2e-05 4096 50 1856 445440 337.907 144.883 5442.7 4319.12 10245 10245.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 0.001024 512 290 384 16720 0.370304 0.363424 4.16797 13.2105 18.184 18.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 6.4e-05 2048 140 4736 283200 43.3433 28.4692 4216.26 838.593 5126.82 5126.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000256 512 150 256 19200 6.85491 1.89443 5.26845 101.645 115.849 115.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.000256 4096 190 448 74120 13.9973 155.981 419.462 589.488 589.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 3.2e-05 2048 90 2048 593600 84.4034 56.1474 3866.21 1679.98 5686.9 5687.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 3.2e-05 4096 390 1792 397440 384.031 153.469 8167.78 4577.34 13283 13283.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 3.2e-05 1024 250 768 506880 63.4812 26.9446 398.187 837.745 1326.59 1326.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.001024 2048 470 1344 14160 1.36275 27.4268 90.4994 119.331 119.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1590 0.000512 2048 230 448 35840 3.47968 23.3838 104.766 131.673 131.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 390 3.2e-05 4096 50 1856 445440 337.298 144.741 9146.66 4331.34 13960.4 13960.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 0.001024 512 290 384 16640 0.369632 0.363264 2.70822 13.1702 16.6841 16.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 6.4e-05 2048 140 4736 282880 43.2188 28.3444 2564.52 837.899 3474.13 3474.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 550 0.000256 512 150 256 17920 6.7921 1.86755 3.75626 99.7193 112.32 112.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.000256 4096 190 448 74080 13.9936 95.195 419.258 528.492 528.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 3.2e-05 2048 90 2048 593280 84.2232 56.2135 2351.76 1675.18 4167.52 4167.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1020 3.2e-05 4096 390 1792 396800 383.739 153.493 8377.86 4572.84 13488.3 13488.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 3.2e-05 1024 250 768 499200 64.29 26.8839 322.768 835.268 1249.44 1249.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.001024 2048 470 1344 14160 1.36618 22.8495 90.3491 114.61 114.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1590 0.000512 2048 230 448 35760 3.47763 19.1201 104.778 127.42 127.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 390 3.2e-05 4096 50 1856 443520 338.852 144.977 9058.96 4351.15 13894.3 13894.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 0.001024 512 290 384 16320 0.36864 0.362496 2.06765 13.1002 15.9707 16.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1150 6.4e-05 2048 140 4736 282240 43.3641 28.3484 2116.74 837.932 3026.52 3026.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 550 0.000256 512 150 256 15360 6.96896 1.86755 2.71635 99.794 111.535 111.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1900 0.000256 4096 190 448 74040 13.9929 278.661 419.503 712.205 712.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 3.2e-05 2048 90 2048 592320 84.4101 56.0435 1943.38 1675.4 3759.37 3759.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1020 3.2e-05 4096 390 1792 395520 384.209 153.576 8372.61 4578.38 13489.1 13489.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1140 3.2e-05 1024 250 768 501760 64.1639 26.8945 278.517 837.976 1207.78 1207.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.001024 2048 470 1344 14080 1.3673 19.734 90.6408 111.784 111.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1590 0.000512 2048 230 448 35680 3.47334 16.3144 104.577 124.408 124.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 390 3.2e-05 4096 50 1856 445440 336.659 144.554 9090.08 4313.51 13885.1 13885.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 0.001024 512 290 384 16320 0.370336 0.362048 1.85821 13.1145 15.775 15.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1150 6.4e-05 2048 140 4736 282880 43.1495 28.3062 1823.62 838.221 2733.43 2733.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 550 0.000256 512 150 256 15360 6.94634 1.86573 2.68304 99.7756 111.457 111.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1900 0.000256 4096 190 448 73920 13.986 284.102 418.742 716.877 716.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 3.2e-05 2048 90 2048 592640 84.1015 55.967 1667.63 1675.7 3483.54 3483.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1020 3.2e-05 4096 390 1792 396800 383.046 153.345 8428.38 4574.29 13539.4 13539.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1140 3.2e-05 1024 250 768 486400 64.4252 26.5093 247.303 824.862 1163.32 1163.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.001024 2048 470 1344 14000 1.37011 17.7196 90.3328 109.466 109.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1590 0.000512 2048 230 448 35600 3.46835 15.2645 104.54 123.316 123.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 390 3.2e-05 4096 50 1856 444800 338.044 144.784 8828.24 4320.54 13631.9 13632.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 0.001024 512 290 384 16400 0.369408 0.362144 1.85354 13.1538 15.8099 15.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1150 6.4e-05 2048 140 4736 281600 43.4805 28.3579 1663.94 837.953 2573.87 2573.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 550 0.000256 512 150 256 12800 7.13853 1.86739 5.67344 99.8384 114.701 114.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1900 0.000256 4096 190 448 73800 13.9748 278.076 418.547 710.644 710.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 3.2e-05 2048 90 2048 592000 84.4165 56.0744 1528.98 1675.19 3344.79 3344.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1020 3.2e-05 4096 390 1792 396800 384.179 153.435 8189.97 4578.35 13306.3 13306.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 3.2e-05 1024 250 768 503808 63.7488 26.921 598.731 837.225 1526.86 1527.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.001024 2048 470 1344 14256 1.37248 41.2022 90.6056 133.224 133.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1590 0.000512 2048 230 448 35904 3.48774 34.5311 104.964 143.029 143.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 3.2e-05 4096 50 1856 444672 337.179 144.708 4989.75 4317.51 9789.5 9789.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 0.001024 512 290 384 16704 0.36864 0.362464 3.87072 13.1814 17.8543 17.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 6.4e-05 2048 140 4736 283008 43.1762 28.3209 3894.58 838.351 4804.58 4804.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000256 512 150 256 18432 6.75958 1.86163 4.41437 99.7448 112.969 113.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.000256 4096 190 448 74112 13.9869 143.417 419.573 577.021 577.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 3.2e-05 2048 90 2048 593280 84.1696 56.2908 3567.42 1677.37 5385.41 5385.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 3.2e-05 4096 390 1792 397056 383.201 153.233 4936.72 4573.31 10046.8 10047.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 3.2e-05 1024 250 768 497664 63.8115 26.8004 370.954 832.387 1294.18 1294.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.001024 2048 470 1344 14208 1.36602 25.8356 90.2157 117.459 117.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1590 0.000512 2048 230 448 35808 3.47501 21.8802 104.734 130.131 130.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 3.2e-05 4096 50 1856 443904 336.597 144.465 3137.45 4309.99 7928.85 7929.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 0.001024 512 290 384 16704 0.370816 0.363904 2.64384 13.2027 16.6528 16.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 6.4e-05 2048 140 4736 282624 43.1263 28.2724 2437.64 836.559 3345.73 3345.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000256 512 150 256 18432 6.75808 1.86336 3.38934 99.7333 111.931 112.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.000256 4096 190 448 74016 13.9832 90.2308 418.855 523.112 523.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 3.2e-05 2048 90 2048 592896 84.1039 55.9408 2235.67 1676.94 4052.8 4052.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 3.2e-05 4096 390 1792 396288 382.515 152.988 3743.31 4576.92 8856.07 8856.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 3.2e-05 1024 250 768 497664 63.2564 26.6009 302.888 828.929 1221.9 1222.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.001024 2048 470 1344 14112 1.36397 21.4544 90.8339 113.695 113.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1590 0.000512 2048 230 448 35712 3.47498 17.9916 104.694 126.204 126.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 390 3.2e-05 4096 50 1856 444672 337.376 144.771 2580.16 4317.88 7380.51 7380.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 0.001024 512 290 384 16416 0.36992 0.364064 2.14739 13.1797 16.1297 16.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 6.4e-05 2048 140 4736 282240 43.2813 28.3689 1999.29 841.568 2912.65 2912.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000256 512 150 256 13824 6.75078 1.79338 2.54643 95.6489 106.921 107.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.000256 4096 190 448 74016 13.9901 73.8767 419.437 507.346 507.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 3.2e-05 2048 90 2048 592128 84.2416 56.0775 1834.32 1678.29 3653.07 3653.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 3.2e-05 4096 390 1792 396288 383.684 153.547 3418.75 4584.31 8540.63 8540.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 3.2e-05 1024 250 768 491520 63.4773 26.4556 265.985 824.399 1180.55 1180.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.001024 2048 470 1344 14016 1.36336 18.9726 89.2705 109.652 109.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1590 0.000512 2048 230 448 35712 3.48141 16.4917 104.763 124.778 124.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 390 3.2e-05 4096 50 1856 442368 338.757 144.856 2283.57 4320.98 7088.51 7088.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 0.001024 512 290 384 16512 0.368704 0.36432 1.89805 13.1422 15.8442 15.9191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 6.4e-05 2048 140 4736 282624 43.1831 28.4189 1766.63 836.924 2675.3 2675.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 550 0.000256 512 150 256 12288 6.85274 1.79901 1.9144 95.6528 106.408 106.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.000256 4096 190 448 73920 13.9833 65.9338 418.918 498.88 498.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 3.2e-05 2048 90 2048 591360 84.2124 55.9278 1616.02 1673.22 3429.52 3429.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 3.2e-05 4096 390 1792 396288 383.497 153.034 7240.01 4575.67 12352.6 12352.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 3.2e-05 1024 250 768 491520 63.498 26.4906 234.072 824.276 1148.56 1148.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.001024 2048 470 1344 13920 1.36112 15.9406 90.1897 107.534 107.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1590 0.000512 2048 230 448 35520 3.47037 14.3179 104.34 122.171 122.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 390 3.2e-05 4096 50 1856 441600 338.201 144.616 7823.88 4317.78 12624.8 12625.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 0.001024 512 290 384 16320 0.371904 0.362496 1.6271 13.1712 15.5991 15.6754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1150 6.4e-05 2048 140 4736 280320 43.3061 28.287 1552.92 837.003 2461.65 2461.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 550 0.000256 512 150 256 15360 6.96602 1.86982 2.20518 99.8254 111.05 111.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1900 0.000256 4096 190 448 73920 13.9879 250.094 419.081 683.207 683.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 3.2e-05 2048 90 2048 591360 84.3414 56.0825 1432.75 1676.38 3249.68 3249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1020 3.2e-05 4096 390 1792 391680 385.01 153.734 7190.96 4581.82 12311.9 12312.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 3.2e-05 1024 250 768 505344 63.607 26.9354 560.848 837.157 1488.77 1488.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.001024 2048 470 1344 14224 1.36602 39.0691 90.5347 131.013 131.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1590 0.000512 2048 230 448 35896 3.49651 32.6656 104.949 141.155 141.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 3.2e-05 4096 50 1856 445312 338.067 144.868 4711.76 4334.32 9529.36 9529.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 0.001024 512 290 384 16688 0.369888 0.363872 3.77818 13.176 17.7579 17.8347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 6.4e-05 2048 140 4736 283136 43.3384 28.3987 3647.03 838.373 4557.28 4557.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000256 512 150 256 17920 6.82064 1.87498 4.13686 99.9205 112.938 113.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.000256 4096 190 448 74088 13.9899 135.456 419.508 569 569.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 3.2e-05 2048 90 2048 593152 84.4377 56.231 3342.82 1676.49 5160.12 5160.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 3.2e-05 4096 390 1792 396928 384.08 153.531 3899.03 4574.9 9011.88 9012.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 3.2e-05 1024 250 768 501760 64.151 26.9147 353.477 837.223 1282 1282.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.001024 2048 470 1344 14112 1.36 24.4736 90.3848 116.262 116.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1590 0.000512 2048 230 448 35840 3.48774 20.8635 104.95 129.346 129.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 3.2e-05 4096 50 1856 444416 337.313 144.658 3032.1 4311.04 7825.46 7825.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 0.001024 512 290 384 16576 0.370272 0.362432 2.59277 13.1398 16.5363 16.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 6.4e-05 2048 140 4736 282240 43.2429 28.3225 2312.64 837.318 3221.67 3221.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000256 512 150 256 14336 6.86486 1.82682 2.38659 97.7078 108.969 109.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.000256 4096 190 448 74032 13.996 87.6974 419.435 521.175 521.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 3.2e-05 2048 90 2048 593152 84.2281 56.0417 2125.84 1676.58 3942.84 3942.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 3.2e-05 4096 390 1792 396032 383.099 153.231 2512.02 4570.56 7619.27 7619.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 3.2e-05 1024 250 768 505344 63.6643 26.9414 302.487 837.186 1230.5 1230.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.001024 2048 470 1344 14112 1.36278 20.6736 90.5277 112.606 112.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1590 0.000512 2048 230 448 35784 3.48774 17.627 104.945 126.101 126.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 3.2e-05 4096 50 1856 443520 338.888 144.97 2552.61 4316.79 7353.58 7353.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 0.001024 512 290 384 16464 0.36944 0.360864 2.05072 13.099 15.9515 16.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 6.4e-05 2048 140 4736 282240 43.3885 28.3898 1965.65 837.329 2874.9 2875.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000256 512 150 256 16128 6.78022 1.83174 2.53277 97.7423 109.065 109.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.000256 4096 190 448 73920 13.9846 74.3843 419.017 507.429 507.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 3.2e-05 2048 90 2048 591360 84.4108 56.2001 1800.84 1674.12 3615.71 3615.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 3.2e-05 4096 390 1792 395136 385.446 153.77 3235.24 4583.52 8358.31 8358.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 3.2e-05 1024 250 768 487424 64.5831 26.5252 255.446 827.048 1173.83 1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.001024 2048 470 1344 13888 1.36128 18.2517 89.2387 108.895 108.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1590 0.000512 2048 230 448 35616 3.46611 15.9255 104.57 124.006 124.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 390 3.2e-05 4096 50 1856 444416 336.509 144.456 2256.69 4311.17 7049.16 7049.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 0.001024 512 290 384 16576 0.371936 0.364288 1.9127 13.2034 15.9232 15.9969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 6.4e-05 2048 140 4736 281344 43.2955 28.3007 1713.47 837.051 2622.25 2622.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000256 512 150 256 7168 6.94598 1.74899 1.70771 93.2525 103.841 103.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.000256 4096 190 448 73920 13.985 64.7107 422.656 501.395 501.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 3.2e-05 2048 90 2048 591360 84.1113 55.9123 1576.74 1673.05 3389.96 3390.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 3.2e-05 4096 390 1792 394240 384.46 153.493 3014.86 4582.27 8135.44 8135.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 3.2e-05 1024 250 768 483840 63.7565 26.3272 225.473 818.203 1133.99 1134.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.001024 2048 470 1344 14000 1.36371 16.1069 88.9283 106.444 106.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1590 0.000512 2048 230 448 35560 3.47638 14.6542 104.653 122.829 122.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 390 3.2e-05 4096 50 1856 443520 337.642 144.643 2031.78 4307.88 6822.26 6822.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 0.001024 512 290 384 16240 0.370688 0.362496 1.8249 13.1005 15.73 15.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 6.4e-05 2048 140 4736 282240 43.3073 28.457 1528.59 839.931 2440.42 2440.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000256 512 150 256 8960 6.86083 1.74899 1.92157 93.3307 104.05 104.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.000256 4096 190 448 73640 13.9678 60.1228 418.173 492.307 492.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 3.2e-05 2048 90 2048 591360 84.3521 56.0108 1402.85 1672.2 3215.55 3215.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 3.2e-05 4096 390 1792 394240 384.743 153.573 2880.86 4581.91 8001.44 8001.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 3.2e-05 1024 250 768 503808 63.4539 26.8435 555.498 834.869 1480.89 1481.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.001024 2048 470 1344 14208 1.3696 38.1157 90.3419 129.872 129.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1590 0.000512 2048 230 448 35840 3.48006 32.426 104.712 140.661 140.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 3.2e-05 4096 50 1856 445440 336.878 144.558 4700.49 4311.1 9493.36 9493.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 0.001024 512 290 384 16768 0.3704 0.363872 3.74643 13.2221 17.7727 17.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 6.4e-05 2048 140 4736 283136 43.1795 28.4099 3525.81 837.655 4435.2 4435.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000256 512 150 256 18432 6.84829 1.8817 4.34582 101.439 114.702 114.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.000256 4096 190 448 74048 13.9767 135.18 421.237 570.441 570.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 3.2e-05 2048 90 2048 593408 86.97 55.9858 3318.7 1674.95 5136.75 5136.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 3.2e-05 4096 390 1792 397312 383.1 153.143 3898.45 4574.25 9020.39 9020.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 3.2e-05 1024 250 768 499712 64.1837 26.837 369.008 835.164 1295.41 1295.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.001024 2048 470 1344 14080 1.35987 25.2068 90.1835 116.794 116.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1590 0.000512 2048 230 448 35712 3.47094 21.9977 104.564 130.076 130.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 3.2e-05 4096 50 1856 444416 337.691 144.691 3174.34 4318.55 7975.62 7975.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 0.001024 512 290 384 16384 0.370016 0.361984 2.49446 13.0945 16.3905 16.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 6.4e-05 2048 140 4736 282624 43.2385 28.3013 2312.11 838.012 3221.8 3221.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000256 512 150 256 16384 6.98768 1.88211 2.74198 101.487 113.283 113.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.000256 4096 190 448 73984 13.9858 91.7016 418.857 524.591 524.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 3.2e-05 2048 90 2048 592896 84.1499 56.0026 2222.57 1675.53 4038.38 4038.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 3.2e-05 4096 390 1792 397312 383.004 153.149 2636.34 4571.27 7744.1 7744.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 3.2e-05 1024 250 768 491520 63.4859 26.4561 300.987 824.059 1215.22 1215.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.001024 2048 470 1344 14016 1.3601 21.0832 90.3083 112.794 112.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1590 0.000512 2048 230 448 35712 3.4857 18.7217 104.727 126.976 127.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 390 3.2e-05 4096 50 1856 442368 338.933 144.833 2621.37 4318.12 7423.59 7423.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 0.001024 512 290 384 16512 0.370688 0.362496 2.16742 13.1358 16.1088 16.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 6.4e-05 2048 140 4736 282624 43.1898 28.4488 1908.36 836.753 2816.89 2817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000256 512 150 256 12288 6.85277 1.79539 2.13088 95.6382 106.601 106.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.000256 4096 190 448 73920 13.9863 76.1938 418.744 508.969 509.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 3.2e-05 2048 90 2048 591360 84.2025 55.9821 1838.89 1674.47 3653.69 3653.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 3.2e-05 4096 390 1792 396288 382.694 153.045 2181.43 4572.01 7289.5 7289.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 3.2e-05 1024 250 768 491520 65.5396 26.8453 275.712 836.04 1204.36 1204.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.001024 2048 470 1344 13824 1.35203 18.8553 90.0501 110.3 110.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1590 0.000512 2048 230 448 35584 3.46611 17.3833 104.658 125.553 125.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 390 3.2e-05 4096 50 1856 442368 337.14 144.436 2424.31 4331.83 7238.04 7238.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 0.001024 512 290 384 15872 0.368672 0.357632 2.00726 13.0181 15.8229 15.8966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 6.4e-05 2048 140 4736 280576 43.2962 28.3244 1710.55 836.385 2618.68 2618.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000256 512 150 256 8192 7.1113 1.79392 1.92016 95.7302 106.737 106.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.000256 4096 190 448 73728 13.9745 70.2345 418.615 502.868 502.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 3.2e-05 2048 90 2048 591872 84.3502 56.0252 1688.89 1677.29 3506.69 3506.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 3.2e-05 4096 390 1792 393216 382.742 153.184 2541.22 4576.6 7654.06 7654.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 3.2e-05 1024 250 768 491520 63.5024 26.4622 255.08 824.566 1169.83 1169.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.001024 2048 470 1344 13760 1.35146 17.9139 88.9329 108.24 108.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1590 0.000512 2048 230 448 35520 3.47478 16.0343 104.588 124.139 124.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 390 3.2e-05 4096 50 1856 445440 337.764 144.814 2249.07 4315.63 7047.6 7047.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 0.001024 512 290 384 16000 0.371008 0.364544 1.99258 13.2269 16.0277 16.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 6.4e-05 2048 140 4736 279040 43.1182 28.1293 1560.26 831.983 2463.62 2463.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000256 512 150 256 10240 6.77722 1.7744 2.21741 93.3223 104.276 104.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.000256 4096 190 448 73600 13.9693 65.1183 417.889 497.019 497.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 3.2e-05 2048 90 2048 591360 84.494 56.0354 1557.73 1676.32 3374.72 3374.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 3.2e-05 4096 390 1792 394240 386.287 154.088 2884.33 4590.78 8015.81 8016.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 3.2e-05 1024 250 768 491520 63.5074 26.4566 241.413 824.427 1156.03 1156.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.001024 2048 470 1344 13824 1.36762 17.1903 80.8848 99.4864 99.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1590 0.000512 2048 230 448 35328 3.46634 15.2599 104.216 122.985 123.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 390 3.2e-05 4096 50 1856 436224 341.37 144.988 2098.19 4320.62 6905.5 6905.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 0.001024 512 290 384 15360 0.362368 0.352096 1.86499 12.7504 15.3979 15.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 6.4e-05 2048 140 4736 279552 43.2415 28.2317 1449.92 835.515 2357.04 2357.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000256 512 150 256 12288 6.86518 1.79882 2.49798 95.7669 107.119 107.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.000256 4096 190 448 73728 13.9836 61.5642 418.902 494.494 494.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 3.2e-05 2048 90 2048 589824 84.5597 56.0112 1464.77 1676.33 3281.8 3281.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 3.2e-05 4096 390 1792 393216 383.288 152.717 2796.74 4560.43 7893.53 7893.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1140 3.2e-05 1024 250 768 474112 68.7996 26.924 811.173 837.683 1744.8 1744.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 0.001024 2048 470 1408 14032 1.37187 34.1893 91.293 126.898 126.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1590 0.000512 2048 230 512 35488 3.48896 51.5651 104.839 159.935 159.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 390 3.2e-05 4096 50 1920 439296 344.987 145.896 8312.86 4366.43 13170.5 13170.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1410 0.001024 512 290 384 16032 0.370688 0.363776 4.99776 13.2126 19.0128 19.0894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1150 6.4e-05 2048 140 4736 282368 43.3192 28.3003 3134.89 837.983 4044.64 4044.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 3.2e-05 1024 250 768 473088 68.3104 26.9025 531.39 838.47 1465.29 1465.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.001024 2048 470 1408 14016 1.36627 38.2711 90.6936 130.377 130.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1590 0.000512 2048 230 512 35456 3.47798 35.8613 104.894 144.278 144.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 390 3.2e-05 4096 50 1920 438784 344.379 145.787 7676.69 4351.96 12519.1 12519.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 0.001024 512 290 384 16000 0.372736 0.363904 3.62128 13.2137 17.6427 17.7172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1150 6.4e-05 2048 140 4736 282112 43.2466 28.332 3519.23 838.533 4429.48 4429.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1140 3.2e-05 1024 250 768 471040 68.2906 26.8414 342.504 835.661 1273.52 1273.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.001024 2048 470 1408 13952 1.36563 25.1372 90.3759 116.921 116.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1590 0.000512 2048 230 512 35392 3.47837 23.1711 104.796 131.488 131.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 390 3.2e-05 4096 50 1920 438272 345.297 145.879 7425.39 4353.83 12270.7 12271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 0.001024 512 290 384 16000 0.372352 0.366144 2.52886 13.2344 16.5729 16.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1150 6.4e-05 2048 140 4736 282112 43.2973 28.3705 2279.11 838.459 3189.37 3189.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1140 3.2e-05 1024 250 768 466944 68.426 26.7706 275.575 832.352 1203.35 1203.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.001024 2048 470 1408 13920 1.36806 20.4729 90.1116 111.995 112.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1590 0.000512 2048 230 512 35328 3.47958 19.0587 104.644 127.226 127.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 390 3.2e-05 4096 50 1920 437760 344.027 145.654 7357.53 4362.09 12209.6 12209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 0.001024 512 290 384 15936 0.370304 0.36352 2.18989 13.2013 16.1957 16.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1150 6.4e-05 2048 140 4736 281088 43.3237 28.2657 1850.89 836.547 2759.16 2759.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1140 3.2e-05 1024 250 768 466944 68.9138 27.4705 247.148 835.966 1179.72 1179.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.001024 2048 470 1408 13824 1.36006 18.2206 90.2155 109.84 109.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1590 0.000512 2048 230 512 35328 3.4833 17.6189 104.83 125.975 126.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 390 3.2e-05 4096 50 1920 438272 345.488 145.887 7311.92 4374.86 12178.5 12178.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 0.001024 512 290 384 15616 0.36864 0.360128 1.83482 13.1044 15.7387 15.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1150 6.4e-05 2048 140 4736 281600 43.3716 28.2979 1659.44 838.826 2570.08 2570.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1140 3.2e-05 1024 250 768 471040 68.7524 26.9058 229.037 838.662 1163.58 1163.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.001024 2048 470 1408 13760 1.35834 16.2591 90.3514 108.012 108.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1590 0.000512 2048 230 512 35200 3.46077 53.9311 104.563 161.999 162.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 390 3.2e-05 4096 50 1920 437760 345.498 146.092 7308.62 4377.45 12178 12178.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 0.001024 512 290 384 15680 0.368864 0.360992 1.8096 13.1277 15.7388 15.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1150 6.4e-05 2048 140 4736 281600 43.3055 28.2923 1519.79 838.814 2430.34 2430.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1140 3.2e-05 1024 250 768 454656 69.1022 26.7513 204.91 825.057 1126.04 1126.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.001024 2048 470 1408 13824 1.36557 15.378 89.466 106.251 106.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1590 0.000512 2048 230 512 35136 3.46013 54.0752 104.479 162.059 162.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 390 3.2e-05 4096 50 1920 436224 348.416 146.053 7654.61 4374.89 12524.3 12524.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 0.001024 512 290 384 15744 0.36864 0.360576 1.66141 13.1508 15.6157 15.6914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1150 6.4e-05 2048 140 4736 281088 43.3801 28.3031 1403.35 837.607 2312.77 2312.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1140 3.2e-05 1024 250 768 458752 68.7837 26.5298 194.161 827.857 1117.56 1117.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.001024 2048 470 1408 13664 1.35936 14.0497 89.3557 104.805 104.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1590 0.000512 2048 230 512 35168 3.46726 54.7701 104.651 162.931 162.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 390 3.2e-05 4096 50 1920 437248 344.906 145.773 7677.84 4370.36 12539.2 12539.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 0.001024 512 290 384 15680 0.369568 0.362496 1.81782 13.214 15.8355 15.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1150 6.4e-05 2048 140 4736 281344 43.312 28.2707 1317.57 837.71 2227 2227.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1140 3.2e-05 1024 250 768 458752 70.2986 26.8366 184.13 836.133 1117.62 1117.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 0.001024 2048 470 1408 13568 1.3551 13.6256 89.8744 104.896 104.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1590 0.000512 2048 230 512 35072 3.46698 54.27 104.481 162.261 162.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 390 3.2e-05 4096 50 1920 434176 346.651 145.893 7586.42 4376.17 12455.5 12455.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 0.001024 512 290 384 15360 0.368448 0.358848 1.58333 13.0196 15.4038 15.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1150 6.4e-05 2048 140 4736 280576 43.2775 28.2685 1246.7 836.419 2154.8 2154.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1140 3.2e-05 1024 250 780 487424 64.9789 26.531 758.891 826.862 1677.49 1677.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 0.001024 2048 470 1380 13888 1.36771 13.0785 89.9109 104.4 104.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1590 0.000512 2048 230 480 35392 3.47069 47.6617 104.536 155.711 155.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 390 3.2e-05 4096 50 1860 440832 341.42 145.116 7640.6 4346.13 12473.6 12473.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1410 0.001024 512 290 420 16128 0.368896 0.363232 5.17926 13.2022 19.1852 19.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1150 6.4e-05 2048 140 4740 281344 43.3029 28.3509 1209.97 836.73 2118.49 2118.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 550 0.000256 512 150 300 14336 6.50605 1.74653 4.80816 93.2423 106.487 106.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1900 0.000256 4096 190 420 74144 13.9837 196.85 418.805 629.683 629.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 3.2e-05 2048 90 2100 591360 84.1138 55.9435 1130.31 1672.67 2943.18 2943.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1020 3.2e-05 4096 390 1740 397824 382.639 152.734 6137.8 4557.28 11230.8 11231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1140 3.2e-05 1024 250 768 487424 65.0344 26.5298 729.909 827.175 1648.87 1649.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 0.001024 2048 470 1344 13888 1.35456 12.9679 89.6635 104.029 104.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1590 0.000512 2048 230 448 35616 3.46957 44.0486 104.584 152.146 152.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 390 3.2e-05 4096 50 1856 444416 337.936 144.448 7415.2 4309.06 12207 12207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1410 0.001024 512 290 384 16576 0.370688 0.363936 4.7969 13.2044 18.8052 18.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1150 6.4e-05 2048 140 4736 281344 43.3001 28.2726 1182.44 837.075 2091.22 2091.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 550 0.000256 512 150 256 7168 6.94851 1.7472 2.26986 93.2537 104.405 104.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1900 0.000256 4096 190 448 73920 13.9859 209.625 419.085 642.739 642.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 3.2e-05 2048 90 2048 591360 84.1106 56.0381 1088.03 1673.29 2901.6 2901.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1020 3.2e-05 4096 390 1792 394240 384.258 153.496 6086.23 4580.28 11204.6 11204.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1140 3.2e-05 1024 250 800 483840 64.1162 26.3305 786.566 817.349 1694.6 1694.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 0.001024 2048 470 1350 14000 1.37363 13.0357 89.309 103.761 103.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1590 0.000512 2048 230 450 35560 3.47766 46.4813 104.577 154.579 154.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 390 3.2e-05 4096 50 1850 443520 339.061 144.64 7548.02 4322.73 12354.8 12355.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1410 0.001024 512 290 400 15680 0.366592 0.36096 5.26605 13.0865 19.1524 19.2292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1150 6.4e-05 2048 140 4750 280000 43.5169 28.3245 1212.31 835.671 2119.97 2120.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 550 0.000256 512 150 250 17920 6.29181 1.74899 5.20442 93.2811 106.71 106.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1900 0.000256 4096 190 450 73640 13.9691 213.172 417.822 645.011 645.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 3.2e-05 2048 90 2050 591360 84.3604 56.0371 1108.79 1670.41 2919.74 2919.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1020 3.2e-05 4096 390 1750 394240 385.92 153.596 6104.41 4567.48 11211.8 11212.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1140 3.2e-05 1024 250 768 483840 64.1449 26.4172 776.201 818.3 1685.29 1685.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 0.001024 2048 470 1344 14000 1.36602 13.0867 89.3956 103.89 103.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1590 0.000512 2048 230 480 35280 3.46803 51.3334 104.507 159.352 159.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 390 3.2e-05 4096 50 1824 439040 343.551 145.506 7468.64 4349.47 12307.5 12307.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1410 0.001024 512 290 384 15680 0.366592 0.360448 5.0705 13.1043 18.9727 19.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1150 6.4e-05 2048 140 4752 282240 43.2887 28.3319 1211.97 836.659 2120.38 2120.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 550 0.000256 512 150 288 26880 5.70406 1.75123 8.45267 93.3379 109.434 109.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1900 0.000256 4096 190 432 73920 13.9797 203.926 418.965 636.912 636.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 3.2e-05 2048 90 2064 591360 84.3546 56.0135 1113.45 1672.37 2926.32 2926.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 3.2e-05 4096 390 1776 398720 382.501 152.801 6300.7 4548.99 11385.3 11385.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1140 3.2e-05 1024 250 768 507904 63.3796 26.8444 803.173 835.187 1728.82 1729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 0.001024 2048 470 1344 14080 1.36374 14.7442 91.0546 107.208 107.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1590 0.000512 2048 230 448 35712 3.47181 45.1503 104.569 153.236 153.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 390 3.2e-05 4096 50 1824 444416 339.291 144.675 7216.79 4323.79 12024.9 12025.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1410 0.001024 512 290 384 16384 0.366496 0.362336 4.88243 13.0955 18.7775 18.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1150 6.4e-05 2048 140 4736 282624 43.2703 28.3006 1395.25 838.049 2305.02 2305.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 0.000256 512 150 256 36864 5.68675 1.88611 10.2632 101.498 119.519 119.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1900 0.000256 4096 190 448 73984 13.9796 208.611 418.863 641.504 641.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 3.2e-05 2048 90 2048 593920 84.1984 56.0027 1272.66 1675.56 3088.57 3088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 3.2e-05 4096 390 1760 401408 380.913 152.527 6052.07 4559.68 11145.5 11145.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1140 3.2e-05 1024 250 768 491520 63.5127 26.4663 1026.92 825.352 1942.48 1942.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 0.001024 2048 470 1344 13440 1.34848 22.0995 88.5448 112.041 112.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1590 0.000512 2048 230 448 35040 3.43507 68.2098 103.795 175.482 175.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 390 3.2e-05 4096 50 1824 437760 341.769 145.417 9917.31 4353.4 14758.2 14758.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1410 0.001024 512 290 384 15360 0.360192 0.350208 2.45478 12.6998 15.9337 16.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1150 6.4e-05 2048 140 4736 280320 43.2529 28.3054 2085.34 836.243 2993.28 2993.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 550 0.000256 512 150 256 30720 6.0017 1.87194 12.1441 100.034 120.24 120.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1900 0.000256 4096 190 448 73440 13.9685 290.808 418.179 722.999 723.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 3.2e-05 2048 90 2048 591360 83.9667 55.8475 1910.5 1671.03 3721.47 3721.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1020 3.2e-05 4096 390 1760 399360 377.269 152.157 8424.32 4540.51 13494.6 13494.8
