// Seed: 2544521759
module module_0;
  wire id_2;
  reg id_3, id_4, id_5;
  always @(posedge id_1) begin
    id_4 <= id_3;
  end
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output tri id_8,
    input tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    output tri0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply1 id_16,
    output tri0 id_17
);
  assign id_1 = 1 ^ 1;
  module_0();
endmodule
