+incdir+../examples
+incdir+../../spi_flash/model/NU_M25P16_75MHz_3V_16Mbit_65nm_VG10
../system_tb.v
../examples/dut_dummy.v
./demo_top.sv
../../spi_flash/model/NU_M25P16_75MHz_3V_16Mbit_65nm_VG10/code/M25P16_75MHz.v

../../blvds_axi_link/rtl/blvds_cdr.v
../../blvds_axi_link/rtl/blvds_phy.v
../../blvds_axi_link/rtl/blvds_rx_phy.v
../../blvds_axi_link/rtl/blvds_tx_phy.v
../../blvds_axi_link/rtl/pcard_link_blvds_axi_lite_master.v
../../blvds_axi_link/rtl/pcard_link_blvds_tx_axi_lite_slave.v
../../blvds_axi_link/rtl/pcard_link_blvds_tx.v

/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sys_int_ctrl_v1_00_a/hdl/verilog/sys_int_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sys_int_ctrl_v1_00_a/hdl/verilog/pcie_int_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sys_int_ctrl_v1_00_a/hdl/verilog/mb_int_ctrl.v
../behavioral/elaborate/bram_block_0_elaborate_v1_00_a/hdl/verilog/bram_block_0_elaborate.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/axi_pcie_v1_09_a/hdl/verilog/axi_pcie.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/spi_protocol.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/spi_protocol_interface.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/spi_slave.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/spi2bus.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/bus2spi.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/spi_master.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/spi_protocol_v1_00_a/hdl/verilog/spi_status.v
../behavioral/elaborate/key_bram_block_elaborate_v1_00_a/hdl/verilog/key_bram_block_elaborate.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/custom_sgdma_v1_00_a/hdl/verilog/desc_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/custom_sgdma_v1_00_a/hdl/verilog/custom_sgdma.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/custom_sgdma_v1_00_a/hdl/verilog/sgdma_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/custom_sgdma_v1_00_a/hdl/verilog/sgdma_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/ddr3_ctrl_v1_00_a/hdl/verilog/ddr3_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/storage_arb.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/rdata_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/wdata_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/raddr_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/waddr_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/storage_arb_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_arb_v1_00_a/hdl/verilog/storage_arb_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_manager_v1_00_a/hdl/verilog/storage_ctrl_if.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_manager_v1_00_a/hdl/verilog/storage_manager_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/storage_manager_v1_00_a/hdl/verilog/storage_manager.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/wave_extract_v1_00_a/hdl/verilog/wave_extract.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/wave_extract_v1_00_a/hdl/verilog/wave_extract_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/wave_extract_v1_00_a/hdl/verilog/wave_extract_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/mem_manage_v1_00_a/hdl/verilog/mem_manage.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/mem_manage_v1_00_a/hdl/verilog/pcie_interface.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/mem_manage_v1_00_a/hdl/verilog/mb_interface.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/aurora_mult_chn_v1_00_a/hdl/verilog/aurora_mult_chn.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/aurora_mult_chn_v1_00_a/hdl/verilog/aurora.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/aurora_mult_chn_v1_00_a/hdl/verilog/aurora_status.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/aurora_mult_chn_v1_00_a/hdl/verilog/aurora_reset_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/aurora_mult_chn_v1_00_a/hdl/verilog/data_sync.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/aurora_mult_chn_v1_00_a/hdl/verilog/data_sync_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_extract_v1_00_a/hdl/verilog/data_extract.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_extract_v1_00_a/hdl/verilog/data_extract_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_extract_v1_00_a/hdl/verilog/data_extract_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_extract_v1_00_a/hdl/verilog/header_fifo.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/dc_calc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/float_acc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_add.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_div.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_dtos.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_itos.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_mult.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_sgl_add.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_sqrt.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/fpu_stod.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/mn_rmn_calc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/nomal_calc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/nomal_calc_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/power_calc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/nomal_calc_v1_00_a/hdl/verilog/rms_calc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/srio_bridge_v1_00_a/hdl/verilog/srio_bridge.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/peak_detc_v1_00_a/hdl/verilog/peak_detc.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/peak_detc_v1_00_a/hdl/verilog/peak_detc_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/peak_detc_v1_00_a/hdl/verilog/peak_detc_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sync_pll_mgr_v1_00_a/hdl/verilog/pll_src_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sync_pll_mgr_v1_00_a/hdl/verilog/sync_pll_cfg.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sync_pll_mgr_v1_00_a/hdl/verilog/sync_pll_mgr.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/sync_pll_mgr_v1_00_a/hdl/verilog/sync_src_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/auto_range_v1_00_a/hdl/verilog/auto_range.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/auto_range_v1_00_a/hdl/verilog/auto_range_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/auto_range_v1_00_a/hdl/verilog/auto_range_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/float_scale_v1_00_a/hdl/verilog/float_scale.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/float_scale_v1_00_a/hdl/verilog/float_scale_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/float_scale_v1_00_a/hdl/verilog/float_scale_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/float_scale_v1_00_a/hdl/verilog/fpu_mult.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_check_v1_00_a/hdl/verilog/data_check_ctrl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_check_v1_00_a/hdl/verilog/data_check.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/data_check_v1_00_a/hdl/verilog/data_check_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/bitstreamUpdate.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/bitupdate.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/bitupdate_interface.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/bitupdate_logic.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/configs.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/fifo_1kbyte.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/fifo2st.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/flashOperate.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/spiFlashInf.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/bitupdate_v1_00_a/hdl/verilog/updateControl.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/serdes_s4_clkgen_k7_v1_00_a/hdl/verilog/blvds_phy_txonly.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/serdes_s4_clkgen_k7_v1_00_a/hdl/verilog/serdes_s4_clkgen_k7.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/blvds_decoder.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/blvds_phy.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/blvds_phy_txonly.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/blvds_saxi.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/crossclock.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/iocalibmachine.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/serdes_s4_diff_master_k7.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/blvds_master_top_v1_00_a/hdl/verilog/blvds_master_top.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/channel_distribute.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/st_queue.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/delta_interface.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/delta_unit.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/float_addsub.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/float_div.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/float_mul.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/output_routing.v
/prj/mainboard_k7/fpga/k7_325t.pa5000_mainboard/edk_sim/pcores/delta_channels_v1_00_a/hdl/verilog/delta_channels.v
../behavioral/pa5000_sys_int_ctrl_0_wrapper.v
../behavioral/pa5000_bram_block_0_wrapper.v
../behavioral/pa5000_axi_pcie_0_wrapper.v
../behavioral/pa5000_axi_interconnect_pcie_wrapper.v
../behavioral/pa5000_axi4lite_0_wrapper.v
../behavioral/pa5000_spi_protocol_0_wrapper.v
../behavioral/pa5000_axi_interconnect_key_wrapper.v
../behavioral/pa5000_key_bram_block_wrapper.v
../behavioral/pa5000_custom_sgdma_0_wrapper.v
../behavioral/pa5000_axi_interconnect_sgdma_wrapper.v
../behavioral/pa5000_ddr3_ctrl_0_wrapper.v
../behavioral/pa5000_storage_arb_0_wrapper.v
../behavioral/pa5000_storage_manager_0_wrapper.v
../behavioral/pa5000_wave_extract_0_wrapper.v
../behavioral/pa5000_mem_manage_0_wrapper.v
../behavioral/pa5000_aurora_mult_chn_0_wrapper.v
../behavioral/pa5000_data_extract_0_wrapper.v
../behavioral/pa5000_nomal_calc_0_wrapper.v
../behavioral/pa5000_srio_bridge_0_wrapper.v
../behavioral/pa5000_peak_detc_0_wrapper.v
../behavioral/pa5000_sync_pll_mgr_0_wrapper.v
../behavioral/pa5000_axi2axi_connector_0_wrapper.v
../behavioral/pa5000_axi_interconnect_front_wrapper.v
../behavioral/pa5000_auto_range_0_wrapper.v
../behavioral/pa5000_float_scale_0_wrapper.v
../behavioral/pa5000_data_check_0_wrapper.v
../behavioral/pa5000_bitupdate_0_wrapper.v
../behavioral/pa5000_serdes_s4_clkgen_k7_0_wrapper.v
../behavioral/pa5000_blvds_master_top_0_wrapper.v
../behavioral/pa5000_blvds_master_top_1_wrapper.v
../behavioral/pa5000_blvds_master_top_2_wrapper.v
../behavioral/pa5000_blvds_master_top_3_wrapper.v
../behavioral/pa5000_blvds_master_top_4_wrapper.v
../behavioral/pa5000_blvds_master_top_5_wrapper.v
../behavioral/pa5000_blvds_master_top_6_wrapper.v
../behavioral/pa5000_delta_channels_0_wrapper.v
../behavioral/pa5000_axi_ext_master_conn_0_wrapper.v
../behavioral/pa5000.v
../system_top.v
