// Seed: 4221171161
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wire id_5,
    output tri id_6,
    output wand id_7
    , id_13,
    input tri id_8,
    input supply1 id_9,
    output wor id_10,
    output wire id_11
);
  assign id_3 = -1;
  always_comb begin : LABEL_0
    id_13 <= 1;
  end
  assign id_6 = id_9;
  logic id_14;
  generate
    logic id_15;
    ;
  endgenerate
  assign id_15 = 1'b0;
  integer id_16 = -1, id_17;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    output tri0 id_10,
    output tri id_11
    , id_23,
    input tri1 id_12,
    input tri1 id_13,
    inout tri1 id_14,
    input wire id_15,
    input uwire id_16,
    output wor id_17
    , id_24,
    input supply1 id_18,
    output wire id_19,
    output wand id_20,
    input tri id_21
);
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_2,
      id_19,
      id_8,
      id_14,
      id_20,
      id_1,
      id_9,
      id_2,
      id_17
  );
  assign modCall_1.id_4 = 0;
endmodule
