Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/user/HSCD/Uebung/Aufgabe3/xwork/A3/insertcore_tb_isim_beh.exe -prj C:/Users/user/HSCD/Uebung/Aufgabe3/xwork/A3/insertcore_tb_beh.prj work.insertcore_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/user/HSCD/Uebung/Aufgabe3/xwork/A3/../../insertcore.vhd" into library work
Parsing VHDL file "C:/Users/user/HSCD/Uebung/Aufgabe3/xwork/A3/../../testbench/insertcore_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture verhalten of entity insertcore [\insertcore('1')\]
Compiling architecture verhalten of entity insertcore_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/user/HSCD/Uebung/Aufgabe3/xwork/A3/insertcore_tb_isim_beh.exe
Fuse Memory Usage: 33652 KB
Fuse CPU Usage: 468 ms
