Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: craps.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "craps.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "craps"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : craps
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "slow_clock_divider.v" in library work
Compiling verilog file "fast_clock_divider.v" in library work
Module <sclock_divider> compiled
Compiling verilog file "dice.v" in library work
Module <fclock_divider> compiled
Compiling verilog file "clock_divider.v" in library work
Module <dice> compiled
Compiling verilog file "craps.v" in library work
Module <clock_divider> compiled
Module <craps> compiled
No errors in compilation
Analysis of file <"craps.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <craps> in library <work> with parameters.
	S0 = "000"
	SHOLD = "100"
	SLOSE = "010"
	SROLL1 = "001"
	SROLL2 = "101"
	SRST = "110"
	SWIN = "011"

Analyzing hierarchy for module <clock_divider> in library <work> with parameters.
	timeconst = "00000000000000000000000000001010"

Analyzing hierarchy for module <fclock_divider> in library <work> with parameters.
	timeconst = "00000000000000000000000000111100"

Analyzing hierarchy for module <sclock_divider> in library <work> with parameters.
	timeconst = "00000000000000000000000001000110"

Analyzing hierarchy for module <dice> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <craps>.
	S0 = 3'b000
	SHOLD = 3'b100
	SLOSE = 3'b010
	SROLL1 = 3'b001
	SROLL2 = 3'b101
	SRST = 3'b110
	SWIN = 3'b011
WARNING:Xst:905 - "craps.v" line 126: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <d>, <A>, <L>, <W>, <reset>, <dice1>, <dice2>
Module <craps> is correct for synthesis.
 
Analyzing module <clock_divider> in library <work>.
	timeconst = 32'sb00000000000000000000000000001010
Module <clock_divider> is correct for synthesis.
 
Analyzing module <fclock_divider> in library <work>.
	timeconst = 32'sb00000000000000000000000000111100
Module <fclock_divider> is correct for synthesis.
 
Analyzing module <sclock_divider> in library <work>.
	timeconst = 32'sb00000000000000000000000001000110
Module <sclock_divider> is correct for synthesis.
 
Analyzing module <dice> in library <work>.
Module <dice> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "clock_divider.v".
    Found 1-bit register for signal <cout>.
    Found 32-bit up counter for signal <count0>.
    Found 32-bit up counter for signal <count1>.
    Found 32-bit register for signal <count2>.
    Found 32-bit adder for signal <count2$addsub0000> created at line 35.
    Found 32-bit register for signal <count3>.
    Found 32-bit adder for signal <count3$addsub0000> created at line 41.
    Found 1-bit register for signal <d>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <fclock_divider>.
    Related source file is "fast_clock_divider.v".
    Found 1-bit register for signal <cout>.
    Found 32-bit up counter for signal <count0>.
    Found 32-bit up counter for signal <count1>.
    Found 32-bit register for signal <count2>.
    Found 32-bit adder for signal <count2$addsub0000> created at line 35.
    Found 32-bit register for signal <count3>.
    Found 32-bit adder for signal <count3$addsub0000> created at line 41.
    Found 1-bit register for signal <d>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <fclock_divider> synthesized.


Synthesizing Unit <sclock_divider>.
    Related source file is "slow_clock_divider.v".
    Found 1-bit register for signal <cout>.
    Found 32-bit up counter for signal <count0>.
    Found 32-bit up counter for signal <count1>.
    Found 32-bit register for signal <count2>.
    Found 32-bit adder for signal <count2$addsub0000> created at line 35.
    Found 32-bit register for signal <count3>.
    Found 32-bit adder for signal <count3$addsub0000> created at line 41.
    Found 1-bit register for signal <d>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <sclock_divider> synthesized.


Synthesizing Unit <dice>.
    Related source file is "dice.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit up counter for signal <value>.
    Summary:
	inferred   1 Counter(s).
Unit <dice> synthesized.


Synthesizing Unit <craps>.
    Related source file is "craps.v".
WARNING:Xst:646 - Signal <sum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <point>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 49 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 1-bit latch for signal <roll>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <W>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <L>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 7-bit latch for signal <s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <d>.
    Found 4-bit comparator equal for signal <next_state$cmp_eq0005> created at line 100.
    Found 3-bit adder carry out for signal <old_point_1$addsub0000>.
    Found 7-bit register for signal <state>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <craps> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 6
# Counters                                             : 8
 3-bit up counter                                      : 2
 32-bit up counter                                     : 6
# Registers                                            : 14
 1-bit register                                        : 6
 32-bit register                                       : 6
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 6
 1-bit latch                                           : 4
 4-bit latch                                           : 1
 7-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <d_3> (without init value) has a constant value of 1 in block <craps>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder carry out                                 : 1
 32-bit adder                                          : 6
# Counters                                             : 8
 3-bit up counter                                      : 2
 32-bit up counter                                     : 6
# Registers                                            : 209
 Flip-Flops                                            : 209
# Latches                                              : 6
 1-bit latch                                           : 4
 4-bit latch                                           : 1
 7-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <d_3> (without init value) has a constant value of 1 in block <craps>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <craps> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block craps, actual ratio is 42.
Latch roll has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 406
 Flip-Flops                                            : 406

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : craps.ngr
Top Level Output File Name         : craps
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 1619
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 372
#      LUT2                        : 202
#      LUT3                        : 24
#      LUT4                        : 139
#      LUT4_L                      : 1
#      MUXCY                       : 462
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 384
# FlipFlops/Latches                : 422
#      FD                          : 5
#      FDE                         : 195
#      FDR                         : 98
#      FDRE                        : 101
#      FDRS                        : 2
#      FDRSE                       : 1
#      FDSE                        : 4
#      LD                          : 12
#      LDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      396  out of    960    41%  
 Number of Slice Flip Flops:            414  out of   1920    21%  
 Number of 4 input LUTs:                760  out of   1920    39%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
main_clock/cout                    | NONE(d_0)              | 10    |
W_or0000(W_or0000:O)               | NONE(*)(A)             | 3     |
roll_or0000(roll_or00001:O)        | NONE(*)(roll)          | 2     |
s_not0001(s_not000174:O)           | NONE(*)(s_0)           | 7     |
state_1                            | NONE(point_0)          | 4     |
clk                                | BUFGP                  | 390   |
slow_clock/cout                    | NONE(dice_2/value_0)   | 3     |
fast_clock/cout                    | NONE(dice_1/value_0)   | 3     |
-----------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.561ns (Maximum Frequency: 116.812MHz)
   Minimum input arrival time before clock: 3.884ns
   Maximum output required time after clock: 4.880ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'main_clock/cout'
  Clock period: 4.684ns (frequency: 213.493MHz)
  Total number of paths / destination ports: 27 / 16
-------------------------------------------------------------------------
Delay:               4.684ns (Levels of Logic = 4)
  Source:            state_5 (FF)
  Destination:       state_2 (FF)
  Source Clock:      main_clock/cout rising
  Destination Clock: main_clock/cout rising

  Data Path: state_5 to state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.824  state_5 (state_5)
     LUT4_L:I3->LO         1   0.704   0.104  next_state<2>126 (next_state<2>126)
     LUT4:I3->O            1   0.704   0.424  next_state<2>152_SW0 (N13)
     LUT4:I3->O            1   0.704   0.000  next_state<2>1100111 (next_state<2>110011)
     MUXF5:I0->O           1   0.321   0.000  next_state<2>110011_f5 (next_state<2>11001)
     FDRS:D                    0.308          state_2
    ----------------------------------------
    Total                      4.684ns (3.332ns logic, 1.352ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.561ns (frequency: 116.812MHz)
  Total number of paths / destination ports: 46662 / 873
-------------------------------------------------------------------------
Delay:               8.561ns (Levels of Logic = 9)
  Source:            main_clock/count0_8 (FF)
  Destination:       main_clock/count1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: main_clock/count0_8 to main_clock/count1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  main_clock/count0_8 (main_clock/count0_8)
     LUT4:I0->O            1   0.704   0.000  main_clock/count0_cmp_eq0000_wg_lut<0> (main_clock/count0_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  main_clock/count0_cmp_eq0000_wg_cy<0> (main_clock/count0_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  main_clock/count0_cmp_eq0000_wg_cy<1> (main_clock/count0_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  main_clock/count0_cmp_eq0000_wg_cy<2> (main_clock/count0_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  main_clock/count0_cmp_eq0000_wg_cy<3> (main_clock/count0_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  main_clock/count0_cmp_eq0000_wg_cy<4> (main_clock/count0_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.459   0.455  main_clock/count0_cmp_eq0000_wg_cy<5> (main_clock/count0_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           68   0.704   1.449  main_clock/count0_cmp_eq0000_wg_cy<7>1 (main_clock/count0_cmp_eq0000)
     LUT2:I0->O           32   0.704   1.262  main_clock/count1_and00001 (main_clock/count1_and0000)
     FDRE:R                    0.911          main_clock/count1_0
    ----------------------------------------
    Total                      8.561ns (4.773ns logic, 3.788ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clock/cout'
  Clock period: 3.963ns (frequency: 252.334MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.963ns (Levels of Logic = 1)
  Source:            dice_2/value_0 (FF)
  Destination:       dice_2/value_0 (FF)
  Source Clock:      slow_clock/cout rising
  Destination Clock: slow_clock/cout rising

  Data Path: dice_2/value_0 to dice_2/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            17   0.591   1.226  dice_2/value_0 (dice_2/value_0)
     LUT4:I0->O            3   0.704   0.531  dice_2/value_and00001 (dice_2/value_and0000)
     FDSE:S                    0.911          dice_2/value_0
    ----------------------------------------
    Total                      3.963ns (2.206ns logic, 1.757ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fast_clock/cout'
  Clock period: 3.963ns (frequency: 252.334MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.963ns (Levels of Logic = 1)
  Source:            dice_1/value_0 (FF)
  Destination:       dice_1/value_0 (FF)
  Source Clock:      fast_clock/cout rising
  Destination Clock: fast_clock/cout rising

  Data Path: dice_1/value_0 to dice_1/value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            17   0.591   1.226  dice_1/value_0 (dice_1/value_0)
     LUT4:I0->O            3   0.704   0.531  dice_1/value_and00001 (dice_1/value_and0000)
     FDSE:S                    0.911          dice_1/value_0
    ----------------------------------------
    Total                      3.963ns (2.206ns logic, 1.757ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'main_clock/cout'
  Total number of paths / destination ports: 14 / 12
-------------------------------------------------------------------------
Offset:              3.546ns (Levels of Logic = 3)
  Source:            rb (PAD)
  Destination:       state_3 (FF)
  Destination Clock: main_clock/cout rising

  Data Path: rb to state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  rb_IBUF (rb_IBUF)
     LUT2:I0->O            1   0.704   0.000  next_state<3>199112 (next_state<3>199111)
     MUXF5:I0->O           1   0.321   0.000  next_state<3>19911_f5 (next_state<3>1991)
     FDRS:D                    0.308          state_3
    ----------------------------------------
    Total                      3.546ns (2.551ns logic, 0.995ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'W_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.709ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       A (LATCH)
  Destination Clock: W_or0000 falling

  Data Path: reset to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  reset_IBUF (next_state<6>1)
     LUT4:I0->O            1   0.704   0.000  A_mux00001 (A_mux00001)
     MUXF5:I1->O           1   0.321   0.000  A_mux0000_f5 (A_mux0000)
     LD:D                      0.308          A
    ----------------------------------------
    Total                      3.709ns (2.551ns logic, 1.158ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'roll_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.225ns (Levels of Logic = 2)
  Source:            rb (PAD)
  Destination:       roll (LATCH)
  Destination Clock: roll_or0000 falling

  Data Path: rb to roll
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  rb_IBUF (rb_IBUF)
     LUT3:I0->O            2   0.704   0.000  roll_mux00011 (roll_mux0001)
     LD:D                      0.308          roll
    ----------------------------------------
    Total                      3.225ns (2.230ns logic, 0.995ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_not0001'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.709ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       s_3 (LATCH)
  Destination Clock: s_not0001 falling

  Data Path: reset to s_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  reset_IBUF (next_state<6>1)
     LUT4:I0->O            1   0.704   0.000  s_mux0000<5>266_F (N31)
     MUXF5:I0->O           1   0.321   0.000  s_mux0000<5>266 (s_mux0000<5>)
     LD:D                      0.308          s_5
    ----------------------------------------
    Total                      3.709ns (2.551ns logic, 1.158ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.884ns (Levels of Logic = 2)
  Source:            rb (PAD)
  Destination:       point_0 (LATCH)
  Destination Clock: state_1 falling

  Data Path: rb to point_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.820  rb_IBUF (rb_IBUF)
     INV:I->O              4   0.704   0.587  point_0_0_not00001_INV_0 (next_state<2>165)
     LDE:GE                    0.555          point_0
    ----------------------------------------
    Total                      3.884ns (2.477ns logic, 1.407ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'roll_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            roll_1 (LATCH)
  Destination:       test (PAD)
  Source Clock:      roll_or0000 falling

  Data Path: roll_1 to test
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  roll_1 (roll_1)
     OBUF:I->O                 3.272          test_OBUF (test)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'main_clock/cout'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.880ns (Levels of Logic = 1)
  Source:            d_1 (FF)
  Destination:       d<1> (PAD)
  Source Clock:      main_clock/cout rising

  Data Path: d_1 to d<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            15   0.591   1.017  d_1 (d_1)
     OBUF:I->O                 3.272          d_1_OBUF (d<1>)
    ----------------------------------------
    Total                      4.880ns (3.863ns logic, 1.017ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_not0001'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            s_6 (LATCH)
  Destination:       s<6> (PAD)
  Source Clock:      s_not0001 falling

  Data Path: s_6 to s<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  s_6 (s_6)
     OBUF:I->O                 3.272          s_6_OBUF (s<6>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.87 secs
 
--> 

Total memory usage is 252344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    7 (   0 filtered)

