static T_1 *\r\nF_1 ( T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 ;\r\nV_2 = V_1 -> V_2 ;\r\nif ( V_2 == NULL ) {\r\nreturn NULL ;\r\n}\r\nV_3 = V_2 -> V_2 ;\r\nif ( V_3 == NULL ) {\r\nreturn NULL ;\r\n}\r\nif ( V_2 == V_3 -> V_4 ) {\r\nreturn V_3 -> V_5 ;\r\n}\r\nelse {\r\nreturn V_3 -> V_4 ;\r\n}\r\n}\r\nstatic void\r\nF_2 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 ) {\r\nif ( V_1 -> V_2 -> V_4 == V_1 ) {\r\nV_1 -> V_2 -> V_4 = V_1 -> V_5 ;\r\n}\r\nelse {\r\nV_1 -> V_2 -> V_5 = V_1 -> V_5 ;\r\n}\r\n}\r\nelse {\r\nV_6 -> V_7 = V_1 -> V_5 ;\r\n}\r\nV_1 -> V_5 -> V_2 = V_1 -> V_2 ;\r\nV_1 -> V_2 = V_1 -> V_5 ;\r\nV_1 -> V_5 = V_1 -> V_5 -> V_4 ;\r\nif ( V_1 -> V_5 ) {\r\nV_1 -> V_5 -> V_2 = V_1 ;\r\n}\r\nV_1 -> V_2 -> V_4 = V_1 ;\r\nif ( V_6 -> V_8 ) {\r\nV_6 -> V_8 ( V_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_3 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 ) {\r\nif ( V_1 -> V_2 -> V_4 == V_1 ) {\r\nV_1 -> V_2 -> V_4 = V_1 -> V_4 ;\r\n}\r\nelse {\r\nV_1 -> V_2 -> V_5 = V_1 -> V_4 ;\r\n}\r\n}\r\nelse {\r\nV_6 -> V_7 = V_1 -> V_4 ;\r\n}\r\nV_1 -> V_4 -> V_2 = V_1 -> V_2 ;\r\nV_1 -> V_2 = V_1 -> V_4 ;\r\nV_1 -> V_4 = V_1 -> V_4 -> V_5 ;\r\nif ( V_1 -> V_4 ) {\r\nV_1 -> V_4 -> V_2 = V_1 ;\r\n}\r\nV_1 -> V_2 -> V_5 = V_1 ;\r\nif ( V_6 -> V_8 ) {\r\nV_6 -> V_8 ( V_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_4 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 ;\r\nV_2 = V_1 -> V_2 ;\r\nV_3 = V_2 -> V_2 ;\r\nV_2 -> V_9 = V_10 ;\r\nV_3 -> V_9 = V_11 ;\r\nif ( V_1 == V_2 -> V_4 && V_2 == V_3 -> V_4 ) {\r\nF_3 ( V_6 , V_3 ) ;\r\n}\r\nelse {\r\nF_2 ( V_6 , V_3 ) ;\r\n}\r\n}\r\nstatic void\r\nF_5 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 ;\r\nV_2 = V_1 -> V_2 ;\r\nV_3 = V_2 -> V_2 ;\r\nif ( ! V_3 ) {\r\nreturn;\r\n}\r\nif ( V_1 == V_2 -> V_5 && V_2 == V_3 -> V_4 ) {\r\nF_2 ( V_6 , V_2 ) ;\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_1 == V_2 -> V_4 && V_2 == V_3 -> V_5 ) {\r\nF_3 ( V_6 , V_2 ) ;\r\nV_1 = V_1 -> V_5 ;\r\n}\r\nF_4 ( V_6 , V_1 ) ;\r\n}\r\nstatic void\r\nF_6 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 , * V_3 , * V_12 ;\r\nV_12 = F_1 ( V_1 ) ;\r\nif ( V_12 && V_12 -> V_9 == V_11 ) {\r\nV_2 = V_1 -> V_2 ;\r\nV_3 = V_2 -> V_2 ;\r\nV_2 -> V_9 = V_10 ;\r\nV_12 -> V_9 = V_10 ;\r\nV_3 -> V_9 = V_11 ;\r\nF_7 ( V_6 , V_3 ) ;\r\n}\r\nelse {\r\nF_5 ( V_6 , V_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_8 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 -> V_9 == V_11 ) {\r\nF_6 ( V_6 , V_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_7 ( T_2 * V_6 , T_1 * V_1 )\r\n{\r\nT_1 * V_2 = V_1 -> V_2 ;\r\nif ( V_2 == NULL ) {\r\nV_1 -> V_9 = V_10 ;\r\n}\r\nelse {\r\nF_8 ( V_6 , V_1 ) ;\r\n}\r\n}\r\nT_2 *\r\nF_9 ( T_3 * V_13 )\r\n{\r\nT_2 * V_6 ;\r\nV_6 = F_10 ( V_13 , T_2 ) ;\r\nV_6 -> V_14 = V_13 ;\r\nV_6 -> V_13 = V_13 ;\r\nV_6 -> V_7 = NULL ;\r\nV_6 -> V_8 = NULL ;\r\nreturn V_6 ;\r\n}\r\nstatic T_4\r\nF_11 ( T_3 * V_13 V_15 , T_5 V_16 ,\r\nvoid * V_17 )\r\n{\r\nT_2 * V_6 = ( T_2 * ) V_17 ;\r\nV_6 -> V_7 = NULL ;\r\nif ( V_16 == V_18 ) {\r\nF_12 ( V_6 -> V_14 , V_6 -> V_19 ) ;\r\nF_13 ( V_6 -> V_14 , V_6 ) ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_4\r\nF_14 ( T_3 * V_13 V_15 , T_5 V_16 V_15 ,\r\nvoid * V_17 )\r\n{\r\nT_2 * V_6 = ( T_2 * ) V_17 ;\r\nF_12 ( V_6 -> V_13 , V_6 -> V_20 ) ;\r\nreturn FALSE ;\r\n}\r\nT_2 *\r\nF_15 ( T_3 * V_14 , T_3 * V_21 )\r\n{\r\nT_2 * V_6 ;\r\nV_6 = F_10 ( V_14 , T_2 ) ;\r\nV_6 -> V_14 = V_14 ;\r\nV_6 -> V_13 = V_21 ;\r\nV_6 -> V_7 = NULL ;\r\nV_6 -> V_8 = NULL ;\r\nV_6 -> V_19 = F_16 ( V_14 , F_14 ,\r\nV_6 ) ;\r\nV_6 -> V_20 = F_16 ( V_21 , F_11 ,\r\nV_6 ) ;\r\nreturn V_6 ;\r\n}\r\nT_4\r\nF_17 ( T_2 * V_6 )\r\n{\r\nreturn V_6 -> V_7 == NULL ;\r\n}\r\nstatic T_1 *\r\nF_18 ( T_3 * V_13 , T_1 * V_2 , const void * V_22 ,\r\nvoid * V_23 , T_6 V_9 , T_4 V_24 )\r\n{\r\nT_1 * V_1 ;\r\nV_1 = F_10 ( V_13 , T_1 ) ;\r\nV_1 -> V_4 = NULL ;\r\nV_1 -> V_5 = NULL ;\r\nV_1 -> V_2 = V_2 ;\r\nV_1 -> V_22 = V_22 ;\r\nV_1 -> V_23 = V_23 ;\r\nV_1 -> V_9 = V_9 ;\r\nV_1 -> V_24 = V_24 ;\r\nV_1 -> V_25 = FALSE ;\r\nreturn V_1 ;\r\n}\r\nstatic T_1 *\r\nF_19 ( T_2 * V_6 , T_7 V_22 ,\r\nvoid * (* F_20)( void * ) , void * V_23 , T_4 V_24 , T_4 V_26 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nT_1 * V_27 = NULL ;\r\nif ( ! V_1 ) {\r\nV_27 = F_18 ( V_6 -> V_13 , NULL , F_21 ( V_22 ) ,\r\nF_22 ( F_20 , V_23 ) , V_10 , V_24 ) ;\r\nV_6 -> V_7 = V_27 ;\r\nreturn V_27 ;\r\n}\r\nwhile ( ! V_27 ) {\r\nif ( V_22 == F_23 ( V_1 -> V_22 ) ) {\r\nif ( V_26 ) {\r\nV_1 -> V_23 = F_22 ( F_20 , V_23 ) ;\r\n}\r\nreturn V_1 ;\r\n}\r\nelse if ( V_22 < F_23 ( V_1 -> V_22 ) ) {\r\nif ( V_1 -> V_4 ) {\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse {\r\nV_27 = F_18 ( V_6 -> V_13 , V_1 , F_21 ( V_22 ) ,\r\nF_22 ( F_20 , V_23 ) , V_11 ,\r\nV_24 ) ;\r\nV_1 -> V_4 = V_27 ;\r\n}\r\n}\r\nelse if ( V_22 > F_23 ( V_1 -> V_22 ) ) {\r\nif ( V_1 -> V_5 ) {\r\nV_1 = V_1 -> V_5 ;\r\n}\r\nelse {\r\nV_27 = F_18 ( V_6 -> V_13 , V_1 , F_21 ( V_22 ) ,\r\nF_22 ( F_20 , V_23 ) , V_11 ,\r\nV_24 ) ;\r\nV_1 -> V_5 = V_27 ;\r\n}\r\n}\r\n}\r\nF_7 ( V_6 , V_27 ) ;\r\nreturn V_27 ;\r\n}\r\nstatic void *\r\nF_24 ( T_2 * V_6 , T_7 V_22 ,\r\nvoid * (* F_20)( void * ) , void * V_23 , T_4 V_24 , T_4 V_26 )\r\n{\r\nT_1 * V_1 = F_19 ( V_6 , V_22 , F_20 , V_23 , V_24 , V_26 ) ;\r\nreturn V_1 -> V_23 ;\r\n}\r\nstatic void *\r\nF_25 ( T_2 * V_6 , const void * V_22 , T_8 V_28 )\r\n{\r\nT_1 * V_1 ;\r\nif ( V_6 == NULL || V_22 == NULL ) {\r\nreturn NULL ;\r\n}\r\nV_1 = V_6 -> V_7 ;\r\nwhile ( V_1 ) {\r\nint V_29 = V_28 ( V_22 , V_1 -> V_22 ) ;\r\nif ( V_29 == 0 ) {\r\nreturn V_1 -> V_23 ;\r\n}\r\nelse if ( V_29 < 0 ) {\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_29 > 0 ) {\r\nV_1 = V_1 -> V_5 ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nT_1 *\r\nF_26 ( T_2 * V_6 , const void * V_22 , void * V_23 , T_8 V_28 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nT_1 * V_27 = NULL ;\r\nif ( ! V_1 ) {\r\nV_6 -> V_7 = F_18 ( V_6 -> V_13 , V_1 , V_22 ,\r\nV_23 , V_10 , FALSE ) ;\r\nreturn V_6 -> V_7 ;\r\n}\r\nwhile ( ! V_27 ) {\r\nint V_29 = V_28 ( V_22 , V_1 -> V_22 ) ;\r\nif ( V_29 == 0 ) {\r\nV_1 -> V_23 = V_23 ;\r\nV_1 -> V_25 = V_23 ? FALSE : TRUE ;\r\nreturn V_1 ;\r\n}\r\nelse if ( V_29 < 0 ) {\r\nif ( V_1 -> V_4 ) {\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse {\r\nV_27 = F_18 ( V_6 -> V_13 , V_1 , V_22 ,\r\nV_23 , V_11 , FALSE ) ;\r\nV_1 -> V_4 = V_27 ;\r\n}\r\n}\r\nelse if ( V_29 > 0 ) {\r\nif ( V_1 -> V_5 ) {\r\nV_1 = V_1 -> V_5 ;\r\n}\r\nelse {\r\nV_27 = F_18 ( V_6 -> V_13 , V_1 , V_22 ,\r\nV_23 , V_11 , FALSE ) ;\r\nV_1 -> V_5 = V_27 ;\r\n}\r\n}\r\n}\r\nF_7 ( V_6 , V_27 ) ;\r\nreturn V_27 ;\r\n}\r\nvoid\r\nF_27 ( T_2 * V_6 , T_7 V_22 , void * V_23 )\r\n{\r\nF_24 ( V_6 , V_22 , NULL , V_23 , FALSE , TRUE ) ;\r\n}\r\nvoid *\r\nF_28 ( T_2 * V_6 , T_7 V_22 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nwhile ( V_1 ) {\r\nif ( V_22 == F_23 ( V_1 -> V_22 ) ) {\r\nreturn V_1 -> V_23 ;\r\n}\r\nelse if ( V_22 < F_23 ( V_1 -> V_22 ) ) {\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_22 > F_23 ( V_1 -> V_22 ) ) {\r\nV_1 = V_1 -> V_5 ;\r\n}\r\n}\r\nreturn NULL ;\r\n}\r\nvoid *\r\nF_29 ( T_2 * V_6 , T_7 V_22 )\r\n{\r\nT_1 * V_1 = V_6 -> V_7 ;\r\nwhile ( V_1 ) {\r\nif ( V_22 == F_23 ( V_1 -> V_22 ) ) {\r\nreturn V_1 -> V_23 ;\r\n}\r\nelse if ( V_22 < F_23 ( V_1 -> V_22 ) ) {\r\nif ( V_1 -> V_4 == NULL ) {\r\nbreak;\r\n}\r\nV_1 = V_1 -> V_4 ;\r\n}\r\nelse if ( V_22 > F_23 ( V_1 -> V_22 ) ) {\r\nif ( V_1 -> V_5 == NULL ) {\r\nbreak;\r\n}\r\nV_1 = V_1 -> V_5 ;\r\n}\r\n}\r\nif ( ! V_1 ) {\r\nreturn NULL ;\r\n}\r\nif ( V_1 -> V_2 == NULL ) {\r\nif ( V_22 > F_23 ( V_1 -> V_22 ) ) {\r\nreturn V_1 -> V_23 ;\r\n} else {\r\nreturn NULL ;\r\n}\r\n}\r\nif ( F_23 ( V_1 -> V_22 ) <= V_22 ) {\r\nreturn V_1 -> V_23 ;\r\n}\r\nelse if ( V_1 == V_1 -> V_2 -> V_4 ) {\r\nwhile ( V_1 ) {\r\nif ( V_22 > F_23 ( V_1 -> V_22 ) ) {\r\nreturn V_1 -> V_23 ;\r\n}\r\nV_1 = V_1 -> V_2 ;\r\n}\r\nreturn NULL ;\r\n}\r\nelse {\r\nreturn V_1 -> V_2 -> V_23 ;\r\n}\r\n}\r\nvoid\r\nF_30 ( T_2 * V_6 , const T_9 * V_30 , void * V_31 , T_7 V_32 )\r\n{\r\nchar * V_22 ;\r\nT_8 V_28 ;\r\nV_22 = F_31 ( V_6 -> V_13 , V_30 ) ;\r\nif ( V_32 & V_33 ) {\r\nV_28 = ( T_8 ) V_34 ;\r\n} else {\r\nV_28 = ( T_8 ) strcmp ;\r\n}\r\nF_26 ( V_6 , V_22 , V_31 , V_28 ) ;\r\n}\r\nvoid *\r\nF_32 ( T_2 * V_6 , const T_9 * V_30 , T_7 V_32 )\r\n{\r\nT_8 V_28 ;\r\nif ( V_32 & V_33 ) {\r\nV_28 = ( T_8 ) V_34 ;\r\n} else {\r\nV_28 = ( T_8 ) strcmp ;\r\n}\r\nreturn F_25 ( V_6 , V_30 , V_28 ) ;\r\n}\r\nvoid *\r\nF_33 ( T_2 * V_6 , const T_9 * V_30 , T_7 V_32 )\r\n{\r\nvoid * V_35 = F_32 ( V_6 , V_30 , V_32 ) ;\r\nif ( V_35 ) {\r\nF_30 ( V_6 , V_30 , NULL , V_32 ) ;\r\n}\r\nreturn V_35 ;\r\n}\r\nstatic void *\r\nF_34 ( void * V_36 )\r\n{\r\nreturn F_9 ( ( ( T_2 * ) V_36 ) -> V_13 ) ;\r\n}\r\nvoid\r\nF_35 ( T_2 * V_6 , T_10 * V_22 , void * V_23 )\r\n{\r\nT_2 * V_37 = NULL ;\r\nT_10 * V_38 ;\r\nT_7 V_39 , V_40 = 0 ;\r\nfor ( V_38 = V_22 ; V_38 -> V_41 > 0 ; V_38 ++ ) {\r\nfor ( V_39 = 0 ; V_39 < V_38 -> V_41 ; V_39 ++ ) {\r\nif ( ! V_37 ) {\r\nV_37 = V_6 ;\r\n} else {\r\nV_37 = ( T_2 * ) F_24 ( V_37 ,\r\nV_40 , F_34 , V_6 , TRUE , FALSE ) ;\r\n}\r\nV_40 = V_38 -> V_22 [ V_39 ] ;\r\n}\r\n}\r\nF_36 ( V_37 ) ;\r\nF_27 ( V_37 , V_40 , V_23 ) ;\r\n}\r\nstatic void *\r\nF_37 ( T_2 * V_6 , T_10 * V_22 ,\r\nvoid * (* F_38)( T_2 * , T_7 ) )\r\n{\r\nT_2 * V_42 = NULL ;\r\nT_10 * V_38 ;\r\nT_7 V_39 , V_43 = 0 ;\r\nif ( ! V_6 || ! V_22 ) {\r\nreturn NULL ;\r\n}\r\nfor ( V_38 = V_22 ; V_38 -> V_41 > 0 ; V_38 ++ ) {\r\nfor ( V_39 = 0 ; V_39 < V_38 -> V_41 ; V_39 ++ ) {\r\nif ( ! V_42 ) {\r\nV_42 = V_6 ;\r\n}\r\nelse {\r\nV_42 =\r\n( T_2 * ) (* F_38)( V_42 , V_43 ) ;\r\nif ( ! V_42 ) {\r\nreturn NULL ;\r\n}\r\n}\r\nV_43 = V_38 -> V_22 [ V_39 ] ;\r\n}\r\n}\r\nF_36 ( V_42 ) ;\r\nreturn (* F_38)( V_42 , V_43 ) ;\r\n}\r\nvoid *\r\nF_39 ( T_2 * V_6 , T_10 * V_22 )\r\n{\r\nreturn F_37 ( V_6 , V_22 , F_28 ) ;\r\n}\r\nvoid *\r\nF_40 ( T_2 * V_6 , T_10 * V_22 )\r\n{\r\nreturn F_37 ( V_6 , V_22 , F_29 ) ;\r\n}\r\nstatic T_4\r\nF_41 ( T_1 * V_1 , T_11 V_44 ,\r\nvoid * V_17 )\r\n{\r\nT_4 V_45 = FALSE ;\r\nif ( ! V_1 ) {\r\nreturn FALSE ;\r\n}\r\nif ( V_1 -> V_4 ) {\r\nif ( F_41 ( V_1 -> V_4 , V_44 , V_17 ) ) {\r\nreturn TRUE ;\r\n}\r\n}\r\nif ( V_1 -> V_24 ) {\r\nV_45 = F_42 ( ( T_2 * ) V_1 -> V_23 ,\r\nV_44 , V_17 ) ;\r\n} else if ( ! V_1 -> V_25 ) {\r\nV_45 = V_44 ( V_1 -> V_22 , V_1 -> V_23 , V_17 ) ;\r\n}\r\nif ( V_45 ) {\r\nreturn TRUE ;\r\n}\r\nif( V_1 -> V_5 ) {\r\nif ( F_41 ( V_1 -> V_5 , V_44 , V_17 ) ) {\r\nreturn TRUE ;\r\n}\r\n}\r\nreturn FALSE ;\r\n}\r\nT_4\r\nF_42 ( T_2 * V_6 , T_11 V_44 ,\r\nvoid * V_17 )\r\n{\r\nif( ! V_6 -> V_7 )\r\nreturn FALSE ;\r\nreturn F_41 ( V_6 -> V_7 , V_44 , V_17 ) ;\r\n}\r\nstatic void\r\nF_43 ( T_7 V_46 ) {\r\nT_7 V_39 ;\r\nfor ( V_39 = 0 ; V_39 < V_46 ; V_39 ++ ) {\r\nprintf ( L_1 ) ;\r\n}\r\n}\r\nstatic void\r\nF_44 ( const char * V_47 , T_1 * V_1 , T_7 V_46 ,\r\nT_12 V_48 , T_12 V_49 )\r\n{\r\nif ( ! V_1 )\r\nreturn;\r\nF_43 ( V_46 ) ;\r\nprintf ( L_2 ,\r\nV_47 ,\r\n( void * ) V_1 , ( void * ) V_1 -> V_2 ,\r\n( void * ) V_1 -> V_4 , ( void * ) V_1 -> V_5 ,\r\nV_1 -> V_9 ? L_3 : L_4 , V_1 -> V_22 ,\r\nV_1 -> V_24 ? L_5 : L_6 , V_1 -> V_23 ) ;\r\nif( V_48 ) {\r\nF_43 ( V_46 ) ;\r\nV_48 ( V_1 -> V_22 ) ;\r\nprintf ( L_7 ) ;\r\n}\r\nif( V_49 ) {\r\nF_43 ( V_46 ) ;\r\nV_49 ( V_1 -> V_23 ) ;\r\nprintf ( L_7 ) ;\r\n}\r\nif ( V_1 -> V_4 )\r\nF_44 ( L_8 , V_1 -> V_4 , V_46 + 1 , V_48 , V_49 ) ;\r\nif ( V_1 -> V_5 )\r\nF_44 ( L_9 , V_1 -> V_5 , V_46 + 1 , V_48 , V_49 ) ;\r\nif ( V_1 -> V_24 )\r\nF_45 ( ( T_2 * ) V_1 -> V_23 , V_46 + 1 , V_48 , V_49 ) ;\r\n}\r\nstatic void\r\nF_45 ( T_2 * V_6 , T_7 V_46 , T_12 V_48 , T_12 V_49 )\r\n{\r\nif ( ! V_6 )\r\nreturn;\r\nF_43 ( V_46 ) ;\r\nprintf ( L_10 , ( void * ) V_6 , ( void * ) V_6 -> V_7 ) ;\r\nif ( V_6 -> V_7 ) {\r\nF_44 ( L_11 , V_6 -> V_7 , V_46 , V_48 , V_49 ) ;\r\n}\r\n}\r\nvoid\r\nF_46 ( T_2 * V_6 , T_12 V_48 , T_12 V_49 )\r\n{\r\nF_45 ( V_6 , 0 , V_48 , V_49 ) ;\r\n}
