// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/22/2023 13:17:49"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 100 ns/ 1 ps

module VGA_Interface (
	R_in,
	G_in,
	B_in,
	clk,
	rst,
	R,
	G,
	B,
	HS,
	VS,
	BLANK,
	VGA_SYNC,
	VGA_CLK,
	h_pos,
	v_pos,
	oAddress);
input 	[7:0] R_in;
input 	[7:0] G_in;
input 	[7:0] B_in;
input 	clk;
input 	rst;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	HS;
output 	VS;
output 	BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;
output 	[9:0] h_pos;
output 	[9:0] v_pos;
output 	[19:0] oAddress;

// Design Ports Information
// R[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HS	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VS	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BLANK	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[1]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[4]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[5]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[6]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_pos[9]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[0]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[3]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[4]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[6]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[8]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_pos[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[1]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[2]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[3]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[4]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[5]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[7]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[8]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[9]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[10]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[12]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[13]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[14]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[15]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[16]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[17]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[18]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAddress[19]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[1]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[3]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[4]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[6]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R_in[7]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[0]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[3]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[4]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[5]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G_in[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[4]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B_in[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_v.sdo");
// synopsys translate_on

wire \R[0]~output_o ;
wire \R[1]~output_o ;
wire \R[2]~output_o ;
wire \R[3]~output_o ;
wire \R[4]~output_o ;
wire \R[5]~output_o ;
wire \R[6]~output_o ;
wire \R[7]~output_o ;
wire \G[0]~output_o ;
wire \G[1]~output_o ;
wire \G[2]~output_o ;
wire \G[3]~output_o ;
wire \G[4]~output_o ;
wire \G[5]~output_o ;
wire \G[6]~output_o ;
wire \G[7]~output_o ;
wire \B[0]~output_o ;
wire \B[1]~output_o ;
wire \B[2]~output_o ;
wire \B[3]~output_o ;
wire \B[4]~output_o ;
wire \B[5]~output_o ;
wire \B[6]~output_o ;
wire \B[7]~output_o ;
wire \HS~output_o ;
wire \VS~output_o ;
wire \BLANK~output_o ;
wire \VGA_SYNC~output_o ;
wire \VGA_CLK~output_o ;
wire \h_pos[0]~output_o ;
wire \h_pos[1]~output_o ;
wire \h_pos[2]~output_o ;
wire \h_pos[3]~output_o ;
wire \h_pos[4]~output_o ;
wire \h_pos[5]~output_o ;
wire \h_pos[6]~output_o ;
wire \h_pos[7]~output_o ;
wire \h_pos[8]~output_o ;
wire \h_pos[9]~output_o ;
wire \v_pos[0]~output_o ;
wire \v_pos[1]~output_o ;
wire \v_pos[2]~output_o ;
wire \v_pos[3]~output_o ;
wire \v_pos[4]~output_o ;
wire \v_pos[5]~output_o ;
wire \v_pos[6]~output_o ;
wire \v_pos[7]~output_o ;
wire \v_pos[8]~output_o ;
wire \v_pos[9]~output_o ;
wire \oAddress[0]~output_o ;
wire \oAddress[1]~output_o ;
wire \oAddress[2]~output_o ;
wire \oAddress[3]~output_o ;
wire \oAddress[4]~output_o ;
wire \oAddress[5]~output_o ;
wire \oAddress[6]~output_o ;
wire \oAddress[7]~output_o ;
wire \oAddress[8]~output_o ;
wire \oAddress[9]~output_o ;
wire \oAddress[10]~output_o ;
wire \oAddress[11]~output_o ;
wire \oAddress[12]~output_o ;
wire \oAddress[13]~output_o ;
wire \oAddress[14]~output_o ;
wire \oAddress[15]~output_o ;
wire \oAddress[16]~output_o ;
wire \oAddress[17]~output_o ;
wire \oAddress[18]~output_o ;
wire \oAddress[19]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \R_in[0]~input_o ;
wire \R[0]~reg0feeder_combout ;
wire \R[0]~reg0_q ;
wire \R_in[1]~input_o ;
wire \R[1]~reg0feeder_combout ;
wire \R[1]~reg0_q ;
wire \R_in[2]~input_o ;
wire \R[2]~reg0feeder_combout ;
wire \R[2]~reg0_q ;
wire \R_in[3]~input_o ;
wire \R[3]~reg0feeder_combout ;
wire \R[3]~reg0_q ;
wire \R_in[4]~input_o ;
wire \R[4]~reg0feeder_combout ;
wire \R[4]~reg0_q ;
wire \R_in[5]~input_o ;
wire \R[5]~reg0feeder_combout ;
wire \R[5]~reg0_q ;
wire \R_in[6]~input_o ;
wire \R[6]~reg0feeder_combout ;
wire \R[6]~reg0_q ;
wire \R_in[7]~input_o ;
wire \R[7]~reg0feeder_combout ;
wire \R[7]~reg0_q ;
wire \G_in[0]~input_o ;
wire \G[0]~reg0feeder_combout ;
wire \G[0]~reg0_q ;
wire \G_in[1]~input_o ;
wire \G[1]~reg0feeder_combout ;
wire \G[1]~reg0_q ;
wire \G_in[2]~input_o ;
wire \G[2]~reg0feeder_combout ;
wire \G[2]~reg0_q ;
wire \G_in[3]~input_o ;
wire \G[3]~reg0feeder_combout ;
wire \G[3]~reg0_q ;
wire \G_in[4]~input_o ;
wire \G[4]~reg0feeder_combout ;
wire \G[4]~reg0_q ;
wire \G_in[5]~input_o ;
wire \G[5]~reg0feeder_combout ;
wire \G[5]~reg0_q ;
wire \G_in[6]~input_o ;
wire \G[6]~reg0feeder_combout ;
wire \G[6]~reg0_q ;
wire \G_in[7]~input_o ;
wire \G[7]~reg0feeder_combout ;
wire \G[7]~reg0_q ;
wire \B_in[0]~input_o ;
wire \B[0]~reg0feeder_combout ;
wire \B[0]~reg0_q ;
wire \B_in[1]~input_o ;
wire \B[1]~reg0feeder_combout ;
wire \B[1]~reg0_q ;
wire \B_in[2]~input_o ;
wire \B[2]~reg0feeder_combout ;
wire \B[2]~reg0_q ;
wire \B_in[3]~input_o ;
wire \B[3]~reg0feeder_combout ;
wire \B[3]~reg0_q ;
wire \B_in[4]~input_o ;
wire \B[4]~reg0feeder_combout ;
wire \B[4]~reg0_q ;
wire \B_in[5]~input_o ;
wire \B[5]~reg0feeder_combout ;
wire \B[5]~reg0_q ;
wire \B_in[6]~input_o ;
wire \B[6]~reg0feeder_combout ;
wire \B[6]~reg0_q ;
wire \B_in[7]~input_o ;
wire \B[7]~reg0feeder_combout ;
wire \B[7]~reg0_q ;
wire \rst~input_o ;
wire \h_pos[0]~10_combout ;
wire \h_pos[0]~12_combout ;
wire \h_pos[0]~13_combout ;
wire \LessThan0~0_combout ;
wire \h_pos[0]~14_combout ;
wire \h_pos[0]~reg0_q ;
wire \h_pos[0]~11 ;
wire \h_pos[1]~15_combout ;
wire \h_pos[1]~reg0_q ;
wire \h_pos[1]~16 ;
wire \h_pos[2]~17_combout ;
wire \h_pos[2]~reg0_q ;
wire \h_pos[2]~18 ;
wire \h_pos[3]~19_combout ;
wire \h_pos[3]~reg0_q ;
wire \h_pos[3]~20 ;
wire \h_pos[4]~21_combout ;
wire \h_pos[4]~reg0_q ;
wire \h_pos[4]~22 ;
wire \h_pos[5]~23_combout ;
wire \h_pos[5]~reg0_q ;
wire \h_pos[5]~24 ;
wire \h_pos[6]~25_combout ;
wire \h_pos[6]~reg0_q ;
wire \h_pos[6]~26 ;
wire \h_pos[7]~27_combout ;
wire \h_pos[7]~reg0_q ;
wire \h_pos[7]~28 ;
wire \h_pos[8]~29_combout ;
wire \h_pos[8]~reg0_q ;
wire \h_pos[8]~30 ;
wire \h_pos[9]~31_combout ;
wire \h_pos[9]~reg0_q ;
wire \HS~0_combout ;
wire \HS~1_combout ;
wire \HS~reg0_q ;
wire \v_pos[0]~11_combout ;
wire \v_pos[6]~26 ;
wire \v_pos[7]~27_combout ;
wire \v_pos[7]~reg0_q ;
wire \v_pos[7]~28 ;
wire \v_pos[8]~29_combout ;
wire \v_pos[8]~reg0_q ;
wire \v_pos[8]~30 ;
wire \v_pos[9]~31_combout ;
wire \v_pos[9]~reg0_q ;
wire \v_pos[0]~13_combout ;
wire \v_pos[0]~14_combout ;
wire \v_pos[0]~reg0_q ;
wire \v_pos[0]~12 ;
wire \v_pos[1]~15_combout ;
wire \v_pos[1]~reg0_q ;
wire \v_pos[1]~16 ;
wire \v_pos[2]~17_combout ;
wire \v_pos[2]~reg0_q ;
wire \v_pos[2]~18 ;
wire \v_pos[3]~19_combout ;
wire \v_pos[3]~reg0_q ;
wire \v_pos[3]~20 ;
wire \v_pos[4]~21_combout ;
wire \v_pos[4]~reg0_q ;
wire \v_pos[4]~22 ;
wire \v_pos[5]~23_combout ;
wire \v_pos[5]~reg0_q ;
wire \v_pos[5]~24 ;
wire \v_pos[6]~25_combout ;
wire \v_pos[6]~reg0_q ;
wire \LessThan8~0_combout ;
wire \v_pos[0]~10_combout ;
wire \VS~0_combout ;
wire \VS~1_combout ;
wire \VS~reg0_q ;
wire \BLANK~0_combout ;
wire \BLANK~1_combout ;
wire \BLANK~2_combout ;
wire \LessThan6~0_combout ;
wire \BLANK~3_combout ;
wire \BLANK~4_combout ;
wire \BLANK~reg0_q ;
wire \oAddress[0]~20_combout ;
wire \oAddress[0]~21 ;
wire \oAddress[1]~26_combout ;
wire \oAddress[1]~reg0_q ;
wire \oAddress[1]~27 ;
wire \oAddress[2]~28_combout ;
wire \oAddress[2]~reg0_q ;
wire \oAddress[2]~29 ;
wire \oAddress[3]~30_combout ;
wire \oAddress[3]~reg0_q ;
wire \oAddress[3]~31 ;
wire \oAddress[4]~32_combout ;
wire \oAddress[4]~reg0_q ;
wire \oAddress[4]~33 ;
wire \oAddress[5]~34_combout ;
wire \oAddress[5]~reg0_q ;
wire \oAddress[5]~35 ;
wire \oAddress[6]~36_combout ;
wire \oAddress[6]~reg0_q ;
wire \oAddress[6]~37 ;
wire \oAddress[7]~38_combout ;
wire \oAddress[7]~reg0_q ;
wire \oAddress[7]~39 ;
wire \oAddress[8]~40_combout ;
wire \oAddress[8]~reg0_q ;
wire \oAddress[8]~41 ;
wire \oAddress[9]~42_combout ;
wire \oAddress[9]~reg0_q ;
wire \oAddress[9]~43 ;
wire \oAddress[10]~44_combout ;
wire \oAddress[10]~reg0_q ;
wire \oAddress[10]~45 ;
wire \oAddress[11]~46_combout ;
wire \oAddress[11]~reg0_q ;
wire \oAddress[11]~47 ;
wire \oAddress[12]~48_combout ;
wire \oAddress[12]~reg0_q ;
wire \oAddress[12]~49 ;
wire \oAddress[13]~50_combout ;
wire \oAddress[13]~reg0_q ;
wire \oAddress[13]~51 ;
wire \oAddress[14]~52_combout ;
wire \oAddress[14]~reg0_q ;
wire \oAddress[14]~53 ;
wire \oAddress[15]~54_combout ;
wire \oAddress[15]~reg0_q ;
wire \oAddress[15]~55 ;
wire \oAddress[16]~56_combout ;
wire \oAddress[16]~reg0_q ;
wire \oAddress[16]~57 ;
wire \oAddress[17]~58_combout ;
wire \oAddress[17]~reg0_q ;
wire \oAddress[17]~59 ;
wire \oAddress[18]~60_combout ;
wire \oAddress[18]~reg0_q ;
wire \oAddress[18]~61 ;
wire \oAddress[19]~62_combout ;
wire \oAddress[19]~reg0_q ;
wire \LessThan14~1_combout ;
wire \LessThan14~0_combout ;
wire \LessThan14~2_combout ;
wire \oAddress[0]~22_combout ;
wire \oAddress[0]~23_combout ;
wire \oAddress[0]~24_combout ;
wire \oAddress[0]~25_combout ;
wire \oAddress[0]~reg0_q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \R[0]~output (
	.i(\R[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \R[1]~output (
	.i(\R[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \R[2]~output (
	.i(\R[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \R[3]~output (
	.i(\R[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \R[4]~output (
	.i(\R[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \R[5]~output (
	.i(\R[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \R[6]~output (
	.i(\R[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \R[7]~output (
	.i(\R[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \G[0]~output (
	.i(\G[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \G[1]~output (
	.i(\G[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \G[2]~output (
	.i(\G[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \G[3]~output (
	.i(\G[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \G[4]~output (
	.i(\G[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \G[5]~output (
	.i(\G[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \G[6]~output (
	.i(\G[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \G[7]~output (
	.i(\G[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \B[0]~output (
	.i(\B[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \B[1]~output (
	.i(\B[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \B[2]~output (
	.i(\B[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \B[3]~output (
	.i(\B[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \B[4]~output (
	.i(\B[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \B[5]~output (
	.i(\B[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \B[6]~output (
	.i(\B[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \B[7]~output (
	.i(\B[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HS~output (
	.i(\HS~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HS~output_o ),
	.obar());
// synopsys translate_off
defparam \HS~output .bus_hold = "false";
defparam \HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \VS~output (
	.i(\VS~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VS~output .bus_hold = "false";
defparam \VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \BLANK~output (
	.i(\BLANK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BLANK~output_o ),
	.obar());
// synopsys translate_off
defparam \BLANK~output .bus_hold = "false";
defparam \BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \VGA_CLK~output (
	.i(\clk~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \h_pos[0]~output (
	.i(\h_pos[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[0]~output .bus_hold = "false";
defparam \h_pos[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \h_pos[1]~output (
	.i(\h_pos[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[1]~output .bus_hold = "false";
defparam \h_pos[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \h_pos[2]~output (
	.i(\h_pos[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[2]~output .bus_hold = "false";
defparam \h_pos[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \h_pos[3]~output (
	.i(\h_pos[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[3]~output .bus_hold = "false";
defparam \h_pos[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \h_pos[4]~output (
	.i(\h_pos[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[4]~output .bus_hold = "false";
defparam \h_pos[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \h_pos[5]~output (
	.i(\h_pos[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[5]~output .bus_hold = "false";
defparam \h_pos[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \h_pos[6]~output (
	.i(\h_pos[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[6]~output .bus_hold = "false";
defparam \h_pos[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \h_pos[7]~output (
	.i(\h_pos[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[7]~output .bus_hold = "false";
defparam \h_pos[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \h_pos[8]~output (
	.i(\h_pos[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[8]~output .bus_hold = "false";
defparam \h_pos[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \h_pos[9]~output (
	.i(\h_pos[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_pos[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \h_pos[9]~output .bus_hold = "false";
defparam \h_pos[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \v_pos[0]~output (
	.i(\v_pos[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[0]~output .bus_hold = "false";
defparam \v_pos[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \v_pos[1]~output (
	.i(\v_pos[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[1]~output .bus_hold = "false";
defparam \v_pos[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \v_pos[2]~output (
	.i(\v_pos[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[2]~output .bus_hold = "false";
defparam \v_pos[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \v_pos[3]~output (
	.i(\v_pos[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[3]~output .bus_hold = "false";
defparam \v_pos[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \v_pos[4]~output (
	.i(\v_pos[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[4]~output .bus_hold = "false";
defparam \v_pos[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \v_pos[5]~output (
	.i(\v_pos[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[5]~output .bus_hold = "false";
defparam \v_pos[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \v_pos[6]~output (
	.i(\v_pos[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[6]~output .bus_hold = "false";
defparam \v_pos[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \v_pos[7]~output (
	.i(\v_pos[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[7]~output .bus_hold = "false";
defparam \v_pos[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \v_pos[8]~output (
	.i(\v_pos[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[8]~output .bus_hold = "false";
defparam \v_pos[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \v_pos[9]~output (
	.i(\v_pos[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_pos[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \v_pos[9]~output .bus_hold = "false";
defparam \v_pos[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \oAddress[0]~output (
	.i(\oAddress[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[0]~output .bus_hold = "false";
defparam \oAddress[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \oAddress[1]~output (
	.i(\oAddress[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[1]~output .bus_hold = "false";
defparam \oAddress[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \oAddress[2]~output (
	.i(\oAddress[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[2]~output .bus_hold = "false";
defparam \oAddress[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \oAddress[3]~output (
	.i(\oAddress[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[3]~output .bus_hold = "false";
defparam \oAddress[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \oAddress[4]~output (
	.i(\oAddress[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[4]~output .bus_hold = "false";
defparam \oAddress[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \oAddress[5]~output (
	.i(\oAddress[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[5]~output .bus_hold = "false";
defparam \oAddress[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \oAddress[6]~output (
	.i(\oAddress[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[6]~output .bus_hold = "false";
defparam \oAddress[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \oAddress[7]~output (
	.i(\oAddress[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[7]~output .bus_hold = "false";
defparam \oAddress[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \oAddress[8]~output (
	.i(\oAddress[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[8]~output .bus_hold = "false";
defparam \oAddress[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \oAddress[9]~output (
	.i(\oAddress[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[9]~output .bus_hold = "false";
defparam \oAddress[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \oAddress[10]~output (
	.i(\oAddress[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[10]~output .bus_hold = "false";
defparam \oAddress[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \oAddress[11]~output (
	.i(\oAddress[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[11]~output .bus_hold = "false";
defparam \oAddress[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \oAddress[12]~output (
	.i(\oAddress[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[12]~output .bus_hold = "false";
defparam \oAddress[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \oAddress[13]~output (
	.i(\oAddress[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[13]~output .bus_hold = "false";
defparam \oAddress[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \oAddress[14]~output (
	.i(\oAddress[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[14]~output .bus_hold = "false";
defparam \oAddress[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \oAddress[15]~output (
	.i(\oAddress[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[15]~output .bus_hold = "false";
defparam \oAddress[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \oAddress[16]~output (
	.i(\oAddress[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[16]~output .bus_hold = "false";
defparam \oAddress[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \oAddress[17]~output (
	.i(\oAddress[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[17]~output .bus_hold = "false";
defparam \oAddress[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \oAddress[18]~output (
	.i(\oAddress[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[18]~output .bus_hold = "false";
defparam \oAddress[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \oAddress[19]~output (
	.i(\oAddress[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oAddress[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \oAddress[19]~output .bus_hold = "false";
defparam \oAddress[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \R_in[0]~input (
	.i(R_in[0]),
	.ibar(gnd),
	.o(\R_in[0]~input_o ));
// synopsys translate_off
defparam \R_in[0]~input .bus_hold = "false";
defparam \R_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y72_N0
cycloneive_lcell_comb \R[0]~reg0feeder (
// Equation(s):
// \R[0]~reg0feeder_combout  = \R_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[0]~input_o ),
	.cin(gnd),
	.combout(\R[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y72_N1
dffeas \R[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[0]~reg0 .is_wysiwyg = "true";
defparam \R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \R_in[1]~input (
	.i(R_in[1]),
	.ibar(gnd),
	.o(\R_in[1]~input_o ));
// synopsys translate_off
defparam \R_in[1]~input .bus_hold = "false";
defparam \R_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N4
cycloneive_lcell_comb \R[1]~reg0feeder (
// Equation(s):
// \R[1]~reg0feeder_combout  = \R_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[1]~input_o ),
	.cin(gnd),
	.combout(\R[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y62_N5
dffeas \R[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[1]~reg0 .is_wysiwyg = "true";
defparam \R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N8
cycloneive_io_ibuf \R_in[2]~input (
	.i(R_in[2]),
	.ibar(gnd),
	.o(\R_in[2]~input_o ));
// synopsys translate_off
defparam \R_in[2]~input .bus_hold = "false";
defparam \R_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y72_N12
cycloneive_lcell_comb \R[2]~reg0feeder (
// Equation(s):
// \R[2]~reg0feeder_combout  = \R_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[2]~input_o ),
	.cin(gnd),
	.combout(\R[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y72_N13
dffeas \R[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[2]~reg0 .is_wysiwyg = "true";
defparam \R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \R_in[3]~input (
	.i(R_in[3]),
	.ibar(gnd),
	.o(\R_in[3]~input_o ));
// synopsys translate_off
defparam \R_in[3]~input .bus_hold = "false";
defparam \R_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N16
cycloneive_lcell_comb \R[3]~reg0feeder (
// Equation(s):
// \R[3]~reg0feeder_combout  = \R_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[3]~input_o ),
	.cin(gnd),
	.combout(\R[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y34_N17
dffeas \R[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[3]~reg0 .is_wysiwyg = "true";
defparam \R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \R_in[4]~input (
	.i(R_in[4]),
	.ibar(gnd),
	.o(\R_in[4]~input_o ));
// synopsys translate_off
defparam \R_in[4]~input .bus_hold = "false";
defparam \R_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N24
cycloneive_lcell_comb \R[4]~reg0feeder (
// Equation(s):
// \R[4]~reg0feeder_combout  = \R_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[4]~input_o ),
	.cin(gnd),
	.combout(\R[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N25
dffeas \R[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[4]~reg0 .is_wysiwyg = "true";
defparam \R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \R_in[5]~input (
	.i(R_in[5]),
	.ibar(gnd),
	.o(\R_in[5]~input_o ));
// synopsys translate_off
defparam \R_in[5]~input .bus_hold = "false";
defparam \R_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N0
cycloneive_lcell_comb \R[5]~reg0feeder (
// Equation(s):
// \R[5]~reg0feeder_combout  = \R_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[5]~input_o ),
	.cin(gnd),
	.combout(\R[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N1
dffeas \R[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[5]~reg0 .is_wysiwyg = "true";
defparam \R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \R_in[6]~input (
	.i(R_in[6]),
	.ibar(gnd),
	.o(\R_in[6]~input_o ));
// synopsys translate_off
defparam \R_in[6]~input .bus_hold = "false";
defparam \R_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y72_N12
cycloneive_lcell_comb \R[6]~reg0feeder (
// Equation(s):
// \R[6]~reg0feeder_combout  = \R_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[6]~input_o ),
	.cin(gnd),
	.combout(\R[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y72_N13
dffeas \R[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[6]~reg0 .is_wysiwyg = "true";
defparam \R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N22
cycloneive_io_ibuf \R_in[7]~input (
	.i(R_in[7]),
	.ibar(gnd),
	.o(\R_in[7]~input_o ));
// synopsys translate_off
defparam \R_in[7]~input .bus_hold = "false";
defparam \R_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N24
cycloneive_lcell_comb \R[7]~reg0feeder (
// Equation(s):
// \R[7]~reg0feeder_combout  = \R_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\R_in[7]~input_o ),
	.cin(gnd),
	.combout(\R[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \R[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y47_N25
dffeas \R[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\R[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \R[7]~reg0 .is_wysiwyg = "true";
defparam \R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \G_in[0]~input (
	.i(G_in[0]),
	.ibar(gnd),
	.o(\G_in[0]~input_o ));
// synopsys translate_off
defparam \G_in[0]~input .bus_hold = "false";
defparam \G_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N16
cycloneive_lcell_comb \G[0]~reg0feeder (
// Equation(s):
// \G[0]~reg0feeder_combout  = \G_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[0]~input_o ),
	.cin(gnd),
	.combout(\G[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y10_N17
dffeas \G[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[0]~reg0 .is_wysiwyg = "true";
defparam \G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \G_in[1]~input (
	.i(G_in[1]),
	.ibar(gnd),
	.o(\G_in[1]~input_o ));
// synopsys translate_off
defparam \G_in[1]~input .bus_hold = "false";
defparam \G_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N28
cycloneive_lcell_comb \G[1]~reg0feeder (
// Equation(s):
// \G[1]~reg0feeder_combout  = \G_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[1]~input_o ),
	.cin(gnd),
	.combout(\G[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N29
dffeas \G[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[1]~reg0 .is_wysiwyg = "true";
defparam \G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N8
cycloneive_io_ibuf \G_in[2]~input (
	.i(G_in[2]),
	.ibar(gnd),
	.o(\G_in[2]~input_o ));
// synopsys translate_off
defparam \G_in[2]~input .bus_hold = "false";
defparam \G_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y72_N0
cycloneive_lcell_comb \G[2]~reg0feeder (
// Equation(s):
// \G[2]~reg0feeder_combout  = \G_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[2]~input_o ),
	.cin(gnd),
	.combout(\G[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y72_N1
dffeas \G[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[2]~reg0 .is_wysiwyg = "true";
defparam \G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \G_in[3]~input (
	.i(G_in[3]),
	.ibar(gnd),
	.o(\G_in[3]~input_o ));
// synopsys translate_off
defparam \G_in[3]~input .bus_hold = "false";
defparam \G_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N16
cycloneive_lcell_comb \G[3]~reg0feeder (
// Equation(s):
// \G[3]~reg0feeder_combout  = \G_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[3]~input_o ),
	.cin(gnd),
	.combout(\G[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N17
dffeas \G[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[3]~reg0 .is_wysiwyg = "true";
defparam \G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \G_in[4]~input (
	.i(G_in[4]),
	.ibar(gnd),
	.o(\G_in[4]~input_o ));
// synopsys translate_off
defparam \G_in[4]~input .bus_hold = "false";
defparam \G_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N28
cycloneive_lcell_comb \G[4]~reg0feeder (
// Equation(s):
// \G[4]~reg0feeder_combout  = \G_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[4]~input_o ),
	.cin(gnd),
	.combout(\G[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \G[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[4]~reg0 .is_wysiwyg = "true";
defparam \G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \G_in[5]~input (
	.i(G_in[5]),
	.ibar(gnd),
	.o(\G_in[5]~input_o ));
// synopsys translate_off
defparam \G_in[5]~input .bus_hold = "false";
defparam \G_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y47_N14
cycloneive_lcell_comb \G[5]~reg0feeder (
// Equation(s):
// \G[5]~reg0feeder_combout  = \G_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[5]~input_o ),
	.cin(gnd),
	.combout(\G[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y47_N15
dffeas \G[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[5]~reg0 .is_wysiwyg = "true";
defparam \G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \G_in[6]~input (
	.i(G_in[6]),
	.ibar(gnd),
	.o(\G_in[6]~input_o ));
// synopsys translate_off
defparam \G_in[6]~input .bus_hold = "false";
defparam \G_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N0
cycloneive_lcell_comb \G[6]~reg0feeder (
// Equation(s):
// \G[6]~reg0feeder_combout  = \G_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[6]~input_o ),
	.cin(gnd),
	.combout(\G[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y72_N1
dffeas \G[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[6]~reg0 .is_wysiwyg = "true";
defparam \G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \G_in[7]~input (
	.i(G_in[7]),
	.ibar(gnd),
	.o(\G_in[7]~input_o ));
// synopsys translate_off
defparam \G_in[7]~input .bus_hold = "false";
defparam \G_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y72_N0
cycloneive_lcell_comb \G[7]~reg0feeder (
// Equation(s):
// \G[7]~reg0feeder_combout  = \G_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\G_in[7]~input_o ),
	.cin(gnd),
	.combout(\G[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \G[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y72_N1
dffeas \G[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\G[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \G[7]~reg0 .is_wysiwyg = "true";
defparam \G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \B_in[0]~input (
	.i(B_in[0]),
	.ibar(gnd),
	.o(\B_in[0]~input_o ));
// synopsys translate_off
defparam \B_in[0]~input .bus_hold = "false";
defparam \B_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y1_N28
cycloneive_lcell_comb \B[0]~reg0feeder (
// Equation(s):
// \B[0]~reg0feeder_combout  = \B_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[0]~input_o ),
	.cin(gnd),
	.combout(\B[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y1_N29
dffeas \B[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~reg0 .is_wysiwyg = "true";
defparam \B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \B_in[1]~input (
	.i(B_in[1]),
	.ibar(gnd),
	.o(\B_in[1]~input_o ));
// synopsys translate_off
defparam \B_in[1]~input .bus_hold = "false";
defparam \B_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N0
cycloneive_lcell_comb \B[1]~reg0feeder (
// Equation(s):
// \B[1]~reg0feeder_combout  = \B_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[1]~input_o ),
	.cin(gnd),
	.combout(\B[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y72_N1
dffeas \B[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~reg0 .is_wysiwyg = "true";
defparam \B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \B_in[2]~input (
	.i(B_in[2]),
	.ibar(gnd),
	.o(\B_in[2]~input_o ));
// synopsys translate_off
defparam \B_in[2]~input .bus_hold = "false";
defparam \B_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y1_N30
cycloneive_lcell_comb \B[2]~reg0feeder (
// Equation(s):
// \B[2]~reg0feeder_combout  = \B_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[2]~input_o ),
	.cin(gnd),
	.combout(\B[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y1_N31
dffeas \B[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[2]~reg0 .is_wysiwyg = "true";
defparam \B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \B_in[3]~input (
	.i(B_in[3]),
	.ibar(gnd),
	.o(\B_in[3]~input_o ));
// synopsys translate_off
defparam \B_in[3]~input .bus_hold = "false";
defparam \B_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y72_N0
cycloneive_lcell_comb \B[3]~reg0feeder (
// Equation(s):
// \B[3]~reg0feeder_combout  = \B_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[3]~input_o ),
	.cin(gnd),
	.combout(\B[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y72_N1
dffeas \B[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[3]~reg0 .is_wysiwyg = "true";
defparam \B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \B_in[4]~input (
	.i(B_in[4]),
	.ibar(gnd),
	.o(\B_in[4]~input_o ));
// synopsys translate_off
defparam \B_in[4]~input .bus_hold = "false";
defparam \B_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y57_N4
cycloneive_lcell_comb \B[4]~reg0feeder (
// Equation(s):
// \B[4]~reg0feeder_combout  = \B_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[4]~input_o ),
	.cin(gnd),
	.combout(\B[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y57_N5
dffeas \B[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[4]~reg0 .is_wysiwyg = "true";
defparam \B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \B_in[5]~input (
	.i(B_in[5]),
	.ibar(gnd),
	.o(\B_in[5]~input_o ));
// synopsys translate_off
defparam \B_in[5]~input .bus_hold = "false";
defparam \B_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N28
cycloneive_lcell_comb \B[5]~reg0feeder (
// Equation(s):
// \B[5]~reg0feeder_combout  = \B_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[5]~input_o ),
	.cin(gnd),
	.combout(\B[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N29
dffeas \B[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[5]~reg0 .is_wysiwyg = "true";
defparam \B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \B_in[6]~input (
	.i(B_in[6]),
	.ibar(gnd),
	.o(\B_in[6]~input_o ));
// synopsys translate_off
defparam \B_in[6]~input .bus_hold = "false";
defparam \B_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N28
cycloneive_lcell_comb \B[6]~reg0feeder (
// Equation(s):
// \B[6]~reg0feeder_combout  = \B_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[6]~input_o ),
	.cin(gnd),
	.combout(\B[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y1_N29
dffeas \B[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[6]~reg0 .is_wysiwyg = "true";
defparam \B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \B_in[7]~input (
	.i(B_in[7]),
	.ibar(gnd),
	.o(\B_in[7]~input_o ));
// synopsys translate_off
defparam \B_in[7]~input .bus_hold = "false";
defparam \B_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y72_N0
cycloneive_lcell_comb \B[7]~reg0feeder (
// Equation(s):
// \B[7]~reg0feeder_combout  = \B_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_in[7]~input_o ),
	.cin(gnd),
	.combout(\B[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \B[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \B[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y72_N1
dffeas \B[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\B[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[7]~reg0 .is_wysiwyg = "true";
defparam \B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N2
cycloneive_lcell_comb \h_pos[0]~10 (
// Equation(s):
// \h_pos[0]~10_combout  = \h_pos[0]~reg0_q  $ (VCC)
// \h_pos[0]~11  = CARRY(\h_pos[0]~reg0_q )

	.dataa(gnd),
	.datab(\h_pos[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\h_pos[0]~10_combout ),
	.cout(\h_pos[0]~11 ));
// synopsys translate_off
defparam \h_pos[0]~10 .lut_mask = 16'h33CC;
defparam \h_pos[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N6
cycloneive_lcell_comb \h_pos[0]~12 (
// Equation(s):
// \h_pos[0]~12_combout  = (!\rst~input_o  & ((!\h_pos[8]~reg0_q ) # (!\h_pos[9]~reg0_q )))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\h_pos[9]~reg0_q ),
	.datad(\h_pos[8]~reg0_q ),
	.cin(gnd),
	.combout(\h_pos[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[0]~12 .lut_mask = 16'h0333;
defparam \h_pos[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N30
cycloneive_lcell_comb \h_pos[0]~13 (
// Equation(s):
// \h_pos[0]~13_combout  = (!\rst~input_o  & (!\h_pos[7]~reg0_q  & (!\h_pos[6]~reg0_q  & !\h_pos[5]~reg0_q )))

	.dataa(\rst~input_o ),
	.datab(\h_pos[7]~reg0_q ),
	.datac(\h_pos[6]~reg0_q ),
	.datad(\h_pos[5]~reg0_q ),
	.cin(gnd),
	.combout(\h_pos[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[0]~13 .lut_mask = 16'h0001;
defparam \h_pos[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N0
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!\h_pos[0]~reg0_q ) # (!\h_pos[3]~reg0_q )) # (!\h_pos[1]~reg0_q )) # (!\h_pos[2]~reg0_q )

	.dataa(\h_pos[2]~reg0_q ),
	.datab(\h_pos[1]~reg0_q ),
	.datac(\h_pos[3]~reg0_q ),
	.datad(\h_pos[0]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N26
cycloneive_lcell_comb \h_pos[0]~14 (
// Equation(s):
// \h_pos[0]~14_combout  = (!\h_pos[0]~12_combout  & (((\h_pos[4]~reg0_q  & !\LessThan0~0_combout )) # (!\h_pos[0]~13_combout )))

	.dataa(\h_pos[4]~reg0_q ),
	.datab(\h_pos[0]~12_combout ),
	.datac(\h_pos[0]~13_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\h_pos[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[0]~14 .lut_mask = 16'h0323;
defparam \h_pos[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N3
dffeas \h_pos[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[0]~reg0 .is_wysiwyg = "true";
defparam \h_pos[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N4
cycloneive_lcell_comb \h_pos[1]~15 (
// Equation(s):
// \h_pos[1]~15_combout  = (\h_pos[1]~reg0_q  & (!\h_pos[0]~11 )) # (!\h_pos[1]~reg0_q  & ((\h_pos[0]~11 ) # (GND)))
// \h_pos[1]~16  = CARRY((!\h_pos[0]~11 ) # (!\h_pos[1]~reg0_q ))

	.dataa(gnd),
	.datab(\h_pos[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[0]~11 ),
	.combout(\h_pos[1]~15_combout ),
	.cout(\h_pos[1]~16 ));
// synopsys translate_off
defparam \h_pos[1]~15 .lut_mask = 16'h3C3F;
defparam \h_pos[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N5
dffeas \h_pos[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[1]~reg0 .is_wysiwyg = "true";
defparam \h_pos[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N6
cycloneive_lcell_comb \h_pos[2]~17 (
// Equation(s):
// \h_pos[2]~17_combout  = (\h_pos[2]~reg0_q  & (\h_pos[1]~16  $ (GND))) # (!\h_pos[2]~reg0_q  & (!\h_pos[1]~16  & VCC))
// \h_pos[2]~18  = CARRY((\h_pos[2]~reg0_q  & !\h_pos[1]~16 ))

	.dataa(\h_pos[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[1]~16 ),
	.combout(\h_pos[2]~17_combout ),
	.cout(\h_pos[2]~18 ));
// synopsys translate_off
defparam \h_pos[2]~17 .lut_mask = 16'hA50A;
defparam \h_pos[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N7
dffeas \h_pos[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[2]~reg0 .is_wysiwyg = "true";
defparam \h_pos[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N8
cycloneive_lcell_comb \h_pos[3]~19 (
// Equation(s):
// \h_pos[3]~19_combout  = (\h_pos[3]~reg0_q  & (!\h_pos[2]~18 )) # (!\h_pos[3]~reg0_q  & ((\h_pos[2]~18 ) # (GND)))
// \h_pos[3]~20  = CARRY((!\h_pos[2]~18 ) # (!\h_pos[3]~reg0_q ))

	.dataa(gnd),
	.datab(\h_pos[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[2]~18 ),
	.combout(\h_pos[3]~19_combout ),
	.cout(\h_pos[3]~20 ));
// synopsys translate_off
defparam \h_pos[3]~19 .lut_mask = 16'h3C3F;
defparam \h_pos[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N9
dffeas \h_pos[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[3]~reg0 .is_wysiwyg = "true";
defparam \h_pos[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N10
cycloneive_lcell_comb \h_pos[4]~21 (
// Equation(s):
// \h_pos[4]~21_combout  = (\h_pos[4]~reg0_q  & (\h_pos[3]~20  $ (GND))) # (!\h_pos[4]~reg0_q  & (!\h_pos[3]~20  & VCC))
// \h_pos[4]~22  = CARRY((\h_pos[4]~reg0_q  & !\h_pos[3]~20 ))

	.dataa(\h_pos[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[3]~20 ),
	.combout(\h_pos[4]~21_combout ),
	.cout(\h_pos[4]~22 ));
// synopsys translate_off
defparam \h_pos[4]~21 .lut_mask = 16'hA50A;
defparam \h_pos[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N11
dffeas \h_pos[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[4]~reg0 .is_wysiwyg = "true";
defparam \h_pos[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N12
cycloneive_lcell_comb \h_pos[5]~23 (
// Equation(s):
// \h_pos[5]~23_combout  = (\h_pos[5]~reg0_q  & (!\h_pos[4]~22 )) # (!\h_pos[5]~reg0_q  & ((\h_pos[4]~22 ) # (GND)))
// \h_pos[5]~24  = CARRY((!\h_pos[4]~22 ) # (!\h_pos[5]~reg0_q ))

	.dataa(\h_pos[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[4]~22 ),
	.combout(\h_pos[5]~23_combout ),
	.cout(\h_pos[5]~24 ));
// synopsys translate_off
defparam \h_pos[5]~23 .lut_mask = 16'h5A5F;
defparam \h_pos[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N13
dffeas \h_pos[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[5]~reg0 .is_wysiwyg = "true";
defparam \h_pos[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N14
cycloneive_lcell_comb \h_pos[6]~25 (
// Equation(s):
// \h_pos[6]~25_combout  = (\h_pos[6]~reg0_q  & (\h_pos[5]~24  $ (GND))) # (!\h_pos[6]~reg0_q  & (!\h_pos[5]~24  & VCC))
// \h_pos[6]~26  = CARRY((\h_pos[6]~reg0_q  & !\h_pos[5]~24 ))

	.dataa(gnd),
	.datab(\h_pos[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[5]~24 ),
	.combout(\h_pos[6]~25_combout ),
	.cout(\h_pos[6]~26 ));
// synopsys translate_off
defparam \h_pos[6]~25 .lut_mask = 16'hC30C;
defparam \h_pos[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N15
dffeas \h_pos[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[6]~reg0 .is_wysiwyg = "true";
defparam \h_pos[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N16
cycloneive_lcell_comb \h_pos[7]~27 (
// Equation(s):
// \h_pos[7]~27_combout  = (\h_pos[7]~reg0_q  & (!\h_pos[6]~26 )) # (!\h_pos[7]~reg0_q  & ((\h_pos[6]~26 ) # (GND)))
// \h_pos[7]~28  = CARRY((!\h_pos[6]~26 ) # (!\h_pos[7]~reg0_q ))

	.dataa(gnd),
	.datab(\h_pos[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[6]~26 ),
	.combout(\h_pos[7]~27_combout ),
	.cout(\h_pos[7]~28 ));
// synopsys translate_off
defparam \h_pos[7]~27 .lut_mask = 16'h3C3F;
defparam \h_pos[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N17
dffeas \h_pos[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[7]~reg0 .is_wysiwyg = "true";
defparam \h_pos[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N18
cycloneive_lcell_comb \h_pos[8]~29 (
// Equation(s):
// \h_pos[8]~29_combout  = (\h_pos[8]~reg0_q  & (\h_pos[7]~28  $ (GND))) # (!\h_pos[8]~reg0_q  & (!\h_pos[7]~28  & VCC))
// \h_pos[8]~30  = CARRY((\h_pos[8]~reg0_q  & !\h_pos[7]~28 ))

	.dataa(gnd),
	.datab(\h_pos[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\h_pos[7]~28 ),
	.combout(\h_pos[8]~29_combout ),
	.cout(\h_pos[8]~30 ));
// synopsys translate_off
defparam \h_pos[8]~29 .lut_mask = 16'hC30C;
defparam \h_pos[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N19
dffeas \h_pos[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[8]~reg0 .is_wysiwyg = "true";
defparam \h_pos[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N20
cycloneive_lcell_comb \h_pos[9]~31 (
// Equation(s):
// \h_pos[9]~31_combout  = \h_pos[8]~30  $ (\h_pos[9]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\h_pos[9]~reg0_q ),
	.cin(\h_pos[8]~30 ),
	.combout(\h_pos[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \h_pos[9]~31 .lut_mask = 16'h0FF0;
defparam \h_pos[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y32_N21
dffeas \h_pos[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\h_pos[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\h_pos[0]~14_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[9]~reg0 .is_wysiwyg = "true";
defparam \h_pos[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N28
cycloneive_lcell_comb \HS~0 (
// Equation(s):
// \HS~0_combout  = (\h_pos[7]~reg0_q  & (((\h_pos[8]~reg0_q ) # (!\h_pos[6]~reg0_q )))) # (!\h_pos[7]~reg0_q  & ((\h_pos[5]~reg0_q ) # ((\h_pos[6]~reg0_q ) # (!\h_pos[8]~reg0_q ))))

	.dataa(\h_pos[5]~reg0_q ),
	.datab(\h_pos[7]~reg0_q ),
	.datac(\h_pos[6]~reg0_q ),
	.datad(\h_pos[8]~reg0_q ),
	.cin(gnd),
	.combout(\HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \HS~0 .lut_mask = 16'hFE3F;
defparam \HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N4
cycloneive_lcell_comb \HS~1 (
// Equation(s):
// \HS~1_combout  = (\rst~input_o ) # ((\HS~0_combout ) # (!\h_pos[9]~reg0_q ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\h_pos[9]~reg0_q ),
	.datad(\HS~0_combout ),
	.cin(gnd),
	.combout(\HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \HS~1 .lut_mask = 16'hFFCF;
defparam \HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N5
dffeas \HS~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HS~reg0 .is_wysiwyg = "true";
defparam \HS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \v_pos[0]~11 (
// Equation(s):
// \v_pos[0]~11_combout  = \v_pos[0]~reg0_q  $ (VCC)
// \v_pos[0]~12  = CARRY(\v_pos[0]~reg0_q )

	.dataa(\v_pos[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\v_pos[0]~11_combout ),
	.cout(\v_pos[0]~12 ));
// synopsys translate_off
defparam \v_pos[0]~11 .lut_mask = 16'h55AA;
defparam \v_pos[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \v_pos[6]~25 (
// Equation(s):
// \v_pos[6]~25_combout  = (\v_pos[6]~reg0_q  & (\v_pos[5]~24  $ (GND))) # (!\v_pos[6]~reg0_q  & (!\v_pos[5]~24  & VCC))
// \v_pos[6]~26  = CARRY((\v_pos[6]~reg0_q  & !\v_pos[5]~24 ))

	.dataa(\v_pos[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[5]~24 ),
	.combout(\v_pos[6]~25_combout ),
	.cout(\v_pos[6]~26 ));
// synopsys translate_off
defparam \v_pos[6]~25 .lut_mask = 16'hA50A;
defparam \v_pos[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \v_pos[7]~27 (
// Equation(s):
// \v_pos[7]~27_combout  = (\v_pos[7]~reg0_q  & (!\v_pos[6]~26 )) # (!\v_pos[7]~reg0_q  & ((\v_pos[6]~26 ) # (GND)))
// \v_pos[7]~28  = CARRY((!\v_pos[6]~26 ) # (!\v_pos[7]~reg0_q ))

	.dataa(gnd),
	.datab(\v_pos[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[6]~26 ),
	.combout(\v_pos[7]~27_combout ),
	.cout(\v_pos[7]~28 ));
// synopsys translate_off
defparam \v_pos[7]~27 .lut_mask = 16'h3C3F;
defparam \v_pos[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N25
dffeas \v_pos[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[7]~reg0 .is_wysiwyg = "true";
defparam \v_pos[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N26
cycloneive_lcell_comb \v_pos[8]~29 (
// Equation(s):
// \v_pos[8]~29_combout  = (\v_pos[8]~reg0_q  & (\v_pos[7]~28  $ (GND))) # (!\v_pos[8]~reg0_q  & (!\v_pos[7]~28  & VCC))
// \v_pos[8]~30  = CARRY((\v_pos[8]~reg0_q  & !\v_pos[7]~28 ))

	.dataa(\v_pos[8]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[7]~28 ),
	.combout(\v_pos[8]~29_combout ),
	.cout(\v_pos[8]~30 ));
// synopsys translate_off
defparam \v_pos[8]~29 .lut_mask = 16'hA50A;
defparam \v_pos[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N27
dffeas \v_pos[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[8]~reg0 .is_wysiwyg = "true";
defparam \v_pos[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N28
cycloneive_lcell_comb \v_pos[9]~31 (
// Equation(s):
// \v_pos[9]~31_combout  = \v_pos[8]~30  $ (\v_pos[9]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\v_pos[9]~reg0_q ),
	.cin(\v_pos[8]~30 ),
	.combout(\v_pos[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[9]~31 .lut_mask = 16'h0FF0;
defparam \v_pos[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N29
dffeas \v_pos[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[9]~reg0 .is_wysiwyg = "true";
defparam \v_pos[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N18
cycloneive_lcell_comb \v_pos[0]~13 (
// Equation(s):
// \v_pos[0]~13_combout  = (!\rst~input_o  & !\v_pos[9]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\v_pos[9]~reg0_q ),
	.cin(gnd),
	.combout(\v_pos[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[0]~13 .lut_mask = 16'h000F;
defparam \v_pos[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N24
cycloneive_lcell_comb \v_pos[0]~14 (
// Equation(s):
// \v_pos[0]~14_combout  = (!\v_pos[0]~13_combout  & (((\v_pos[3]~reg0_q  & \v_pos[2]~reg0_q )) # (!\v_pos[0]~10_combout )))

	.dataa(\v_pos[3]~reg0_q ),
	.datab(\v_pos[0]~13_combout ),
	.datac(\v_pos[2]~reg0_q ),
	.datad(\v_pos[0]~10_combout ),
	.cin(gnd),
	.combout(\v_pos[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[0]~14 .lut_mask = 16'h2033;
defparam \v_pos[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N11
dffeas \v_pos[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[0]~reg0 .is_wysiwyg = "true";
defparam \v_pos[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N12
cycloneive_lcell_comb \v_pos[1]~15 (
// Equation(s):
// \v_pos[1]~15_combout  = (\v_pos[1]~reg0_q  & (!\v_pos[0]~12 )) # (!\v_pos[1]~reg0_q  & ((\v_pos[0]~12 ) # (GND)))
// \v_pos[1]~16  = CARRY((!\v_pos[0]~12 ) # (!\v_pos[1]~reg0_q ))

	.dataa(\v_pos[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[0]~12 ),
	.combout(\v_pos[1]~15_combout ),
	.cout(\v_pos[1]~16 ));
// synopsys translate_off
defparam \v_pos[1]~15 .lut_mask = 16'h5A5F;
defparam \v_pos[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N13
dffeas \v_pos[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[1]~reg0 .is_wysiwyg = "true";
defparam \v_pos[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N14
cycloneive_lcell_comb \v_pos[2]~17 (
// Equation(s):
// \v_pos[2]~17_combout  = (\v_pos[2]~reg0_q  & (\v_pos[1]~16  $ (GND))) # (!\v_pos[2]~reg0_q  & (!\v_pos[1]~16  & VCC))
// \v_pos[2]~18  = CARRY((\v_pos[2]~reg0_q  & !\v_pos[1]~16 ))

	.dataa(gnd),
	.datab(\v_pos[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[1]~16 ),
	.combout(\v_pos[2]~17_combout ),
	.cout(\v_pos[2]~18 ));
// synopsys translate_off
defparam \v_pos[2]~17 .lut_mask = 16'hC30C;
defparam \v_pos[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N15
dffeas \v_pos[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[2]~reg0 .is_wysiwyg = "true";
defparam \v_pos[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N16
cycloneive_lcell_comb \v_pos[3]~19 (
// Equation(s):
// \v_pos[3]~19_combout  = (\v_pos[3]~reg0_q  & (!\v_pos[2]~18 )) # (!\v_pos[3]~reg0_q  & ((\v_pos[2]~18 ) # (GND)))
// \v_pos[3]~20  = CARRY((!\v_pos[2]~18 ) # (!\v_pos[3]~reg0_q ))

	.dataa(gnd),
	.datab(\v_pos[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[2]~18 ),
	.combout(\v_pos[3]~19_combout ),
	.cout(\v_pos[3]~20 ));
// synopsys translate_off
defparam \v_pos[3]~19 .lut_mask = 16'h3C3F;
defparam \v_pos[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N17
dffeas \v_pos[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[3]~reg0 .is_wysiwyg = "true";
defparam \v_pos[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \v_pos[4]~21 (
// Equation(s):
// \v_pos[4]~21_combout  = (\v_pos[4]~reg0_q  & (\v_pos[3]~20  $ (GND))) # (!\v_pos[4]~reg0_q  & (!\v_pos[3]~20  & VCC))
// \v_pos[4]~22  = CARRY((\v_pos[4]~reg0_q  & !\v_pos[3]~20 ))

	.dataa(gnd),
	.datab(\v_pos[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[3]~20 ),
	.combout(\v_pos[4]~21_combout ),
	.cout(\v_pos[4]~22 ));
// synopsys translate_off
defparam \v_pos[4]~21 .lut_mask = 16'hC30C;
defparam \v_pos[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N19
dffeas \v_pos[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[4]~reg0 .is_wysiwyg = "true";
defparam \v_pos[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \v_pos[5]~23 (
// Equation(s):
// \v_pos[5]~23_combout  = (\v_pos[5]~reg0_q  & (!\v_pos[4]~22 )) # (!\v_pos[5]~reg0_q  & ((\v_pos[4]~22 ) # (GND)))
// \v_pos[5]~24  = CARRY((!\v_pos[4]~22 ) # (!\v_pos[5]~reg0_q ))

	.dataa(gnd),
	.datab(\v_pos[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\v_pos[4]~22 ),
	.combout(\v_pos[5]~23_combout ),
	.cout(\v_pos[5]~24 ));
// synopsys translate_off
defparam \v_pos[5]~23 .lut_mask = 16'h3C3F;
defparam \v_pos[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y36_N21
dffeas \v_pos[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[5]~reg0 .is_wysiwyg = "true";
defparam \v_pos[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N23
dffeas \v_pos[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\v_pos[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\v_pos[0]~14_combout ),
	.sload(gnd),
	.ena(\h_pos[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[6]~reg0 .is_wysiwyg = "true";
defparam \v_pos[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \LessThan8~0 (
// Equation(s):
// \LessThan8~0_combout  = (!\v_pos[6]~reg0_q  & (!\v_pos[8]~reg0_q  & !\v_pos[7]~reg0_q ))

	.dataa(\v_pos[6]~reg0_q ),
	.datab(gnd),
	.datac(\v_pos[8]~reg0_q ),
	.datad(\v_pos[7]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan8~0 .lut_mask = 16'h0005;
defparam \LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \v_pos[0]~10 (
// Equation(s):
// \v_pos[0]~10_combout  = (\LessThan8~0_combout  & (!\v_pos[4]~reg0_q  & (!\rst~input_o  & !\v_pos[5]~reg0_q )))

	.dataa(\LessThan8~0_combout ),
	.datab(\v_pos[4]~reg0_q ),
	.datac(\rst~input_o ),
	.datad(\v_pos[5]~reg0_q ),
	.cin(gnd),
	.combout(\v_pos[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \v_pos[0]~10 .lut_mask = 16'h0002;
defparam \v_pos[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \VS~0 (
// Equation(s):
// \VS~0_combout  = ((\v_pos[0]~reg0_q  & ((\v_pos[2]~reg0_q ) # (!\v_pos[1]~reg0_q ))) # (!\v_pos[0]~reg0_q  & ((\v_pos[1]~reg0_q ) # (!\v_pos[2]~reg0_q )))) # (!\v_pos[3]~reg0_q )

	.dataa(\v_pos[0]~reg0_q ),
	.datab(\v_pos[3]~reg0_q ),
	.datac(\v_pos[2]~reg0_q ),
	.datad(\v_pos[1]~reg0_q ),
	.cin(gnd),
	.combout(\VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VS~0 .lut_mask = 16'hF7BF;
defparam \VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N4
cycloneive_lcell_comb \VS~1 (
// Equation(s):
// \VS~1_combout  = ((\VS~0_combout ) # (!\v_pos[9]~reg0_q )) # (!\v_pos[0]~10_combout )

	.dataa(\v_pos[0]~10_combout ),
	.datab(gnd),
	.datac(\VS~0_combout ),
	.datad(\v_pos[9]~reg0_q ),
	.cin(gnd),
	.combout(\VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \VS~1 .lut_mask = 16'hF5FF;
defparam \VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y36_N5
dffeas \VS~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\VS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VS~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VS~reg0 .is_wysiwyg = "true";
defparam \VS~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \BLANK~0 (
// Equation(s):
// \BLANK~0_combout  = (!\v_pos[0]~reg0_q  & (!\v_pos[3]~reg0_q  & (!\v_pos[2]~reg0_q  & !\v_pos[1]~reg0_q )))

	.dataa(\v_pos[0]~reg0_q ),
	.datab(\v_pos[3]~reg0_q ),
	.datac(\v_pos[2]~reg0_q ),
	.datad(\v_pos[1]~reg0_q ),
	.cin(gnd),
	.combout(\BLANK~0_combout ),
	.cout());
// synopsys translate_off
defparam \BLANK~0 .lut_mask = 16'h0001;
defparam \BLANK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N0
cycloneive_lcell_comb \BLANK~1 (
// Equation(s):
// \BLANK~1_combout  = (!\v_pos[4]~reg0_q  & \BLANK~0_combout )

	.dataa(gnd),
	.datab(\v_pos[4]~reg0_q ),
	.datac(gnd),
	.datad(\BLANK~0_combout ),
	.cin(gnd),
	.combout(\BLANK~1_combout ),
	.cout());
// synopsys translate_off
defparam \BLANK~1 .lut_mask = 16'h3300;
defparam \BLANK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N2
cycloneive_lcell_comb \BLANK~2 (
// Equation(s):
// \BLANK~2_combout  = (\v_pos[9]~reg0_q  & (!\v_pos[5]~reg0_q  & (\LessThan8~0_combout  & \BLANK~1_combout ))) # (!\v_pos[9]~reg0_q  & (((\v_pos[5]~reg0_q  & !\BLANK~1_combout )) # (!\LessThan8~0_combout )))

	.dataa(\v_pos[5]~reg0_q ),
	.datab(\v_pos[9]~reg0_q ),
	.datac(\LessThan8~0_combout ),
	.datad(\BLANK~1_combout ),
	.cin(gnd),
	.combout(\BLANK~2_combout ),
	.cout());
// synopsys translate_off
defparam \BLANK~2 .lut_mask = 16'h4323;
defparam \BLANK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N22
cycloneive_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (!\h_pos[6]~reg0_q  & ((!\h_pos[4]~reg0_q ) # (!\h_pos[5]~reg0_q )))

	.dataa(\h_pos[5]~reg0_q ),
	.datab(gnd),
	.datac(\h_pos[6]~reg0_q ),
	.datad(\h_pos[4]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = 16'h050F;
defparam \LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N24
cycloneive_lcell_comb \BLANK~3 (
// Equation(s):
// \BLANK~3_combout  = (\h_pos[9]~reg0_q  & (!\h_pos[8]~reg0_q  & ((\LessThan6~0_combout ) # (!\h_pos[7]~reg0_q )))) # (!\h_pos[9]~reg0_q  & ((\h_pos[7]~reg0_q ) # ((\h_pos[8]~reg0_q ) # (!\LessThan6~0_combout ))))

	.dataa(\h_pos[9]~reg0_q ),
	.datab(\h_pos[7]~reg0_q ),
	.datac(\LessThan6~0_combout ),
	.datad(\h_pos[8]~reg0_q ),
	.cin(gnd),
	.combout(\BLANK~3_combout ),
	.cout());
// synopsys translate_off
defparam \BLANK~3 .lut_mask = 16'h55E7;
defparam \BLANK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneive_lcell_comb \BLANK~4 (
// Equation(s):
// \BLANK~4_combout  = (\rst~input_o ) # ((\BLANK~2_combout  & \BLANK~3_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\BLANK~2_combout ),
	.datad(\BLANK~3_combout ),
	.cin(gnd),
	.combout(\BLANK~4_combout ),
	.cout());
// synopsys translate_off
defparam \BLANK~4 .lut_mask = 16'hFCCC;
defparam \BLANK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N25
dffeas \BLANK~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\BLANK~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BLANK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BLANK~reg0 .is_wysiwyg = "true";
defparam \BLANK~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N12
cycloneive_lcell_comb \oAddress[0]~20 (
// Equation(s):
// \oAddress[0]~20_combout  = \oAddress[0]~reg0_q  $ (VCC)
// \oAddress[0]~21  = CARRY(\oAddress[0]~reg0_q )

	.dataa(\oAddress[0]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\oAddress[0]~20_combout ),
	.cout(\oAddress[0]~21 ));
// synopsys translate_off
defparam \oAddress[0]~20 .lut_mask = 16'h55AA;
defparam \oAddress[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N14
cycloneive_lcell_comb \oAddress[1]~26 (
// Equation(s):
// \oAddress[1]~26_combout  = (\oAddress[1]~reg0_q  & (!\oAddress[0]~21 )) # (!\oAddress[1]~reg0_q  & ((\oAddress[0]~21 ) # (GND)))
// \oAddress[1]~27  = CARRY((!\oAddress[0]~21 ) # (!\oAddress[1]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[1]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[0]~21 ),
	.combout(\oAddress[1]~26_combout ),
	.cout(\oAddress[1]~27 ));
// synopsys translate_off
defparam \oAddress[1]~26 .lut_mask = 16'h3C3F;
defparam \oAddress[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N15
dffeas \oAddress[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[1]~reg0 .is_wysiwyg = "true";
defparam \oAddress[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N16
cycloneive_lcell_comb \oAddress[2]~28 (
// Equation(s):
// \oAddress[2]~28_combout  = (\oAddress[2]~reg0_q  & (\oAddress[1]~27  $ (GND))) # (!\oAddress[2]~reg0_q  & (!\oAddress[1]~27  & VCC))
// \oAddress[2]~29  = CARRY((\oAddress[2]~reg0_q  & !\oAddress[1]~27 ))

	.dataa(gnd),
	.datab(\oAddress[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[1]~27 ),
	.combout(\oAddress[2]~28_combout ),
	.cout(\oAddress[2]~29 ));
// synopsys translate_off
defparam \oAddress[2]~28 .lut_mask = 16'hC30C;
defparam \oAddress[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N17
dffeas \oAddress[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[2]~reg0 .is_wysiwyg = "true";
defparam \oAddress[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N18
cycloneive_lcell_comb \oAddress[3]~30 (
// Equation(s):
// \oAddress[3]~30_combout  = (\oAddress[3]~reg0_q  & (!\oAddress[2]~29 )) # (!\oAddress[3]~reg0_q  & ((\oAddress[2]~29 ) # (GND)))
// \oAddress[3]~31  = CARRY((!\oAddress[2]~29 ) # (!\oAddress[3]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[2]~29 ),
	.combout(\oAddress[3]~30_combout ),
	.cout(\oAddress[3]~31 ));
// synopsys translate_off
defparam \oAddress[3]~30 .lut_mask = 16'h3C3F;
defparam \oAddress[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N19
dffeas \oAddress[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[3]~reg0 .is_wysiwyg = "true";
defparam \oAddress[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N20
cycloneive_lcell_comb \oAddress[4]~32 (
// Equation(s):
// \oAddress[4]~32_combout  = (\oAddress[4]~reg0_q  & (\oAddress[3]~31  $ (GND))) # (!\oAddress[4]~reg0_q  & (!\oAddress[3]~31  & VCC))
// \oAddress[4]~33  = CARRY((\oAddress[4]~reg0_q  & !\oAddress[3]~31 ))

	.dataa(gnd),
	.datab(\oAddress[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[3]~31 ),
	.combout(\oAddress[4]~32_combout ),
	.cout(\oAddress[4]~33 ));
// synopsys translate_off
defparam \oAddress[4]~32 .lut_mask = 16'hC30C;
defparam \oAddress[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N21
dffeas \oAddress[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[4]~reg0 .is_wysiwyg = "true";
defparam \oAddress[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N22
cycloneive_lcell_comb \oAddress[5]~34 (
// Equation(s):
// \oAddress[5]~34_combout  = (\oAddress[5]~reg0_q  & (!\oAddress[4]~33 )) # (!\oAddress[5]~reg0_q  & ((\oAddress[4]~33 ) # (GND)))
// \oAddress[5]~35  = CARRY((!\oAddress[4]~33 ) # (!\oAddress[5]~reg0_q ))

	.dataa(\oAddress[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[4]~33 ),
	.combout(\oAddress[5]~34_combout ),
	.cout(\oAddress[5]~35 ));
// synopsys translate_off
defparam \oAddress[5]~34 .lut_mask = 16'h5A5F;
defparam \oAddress[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N23
dffeas \oAddress[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[5]~reg0 .is_wysiwyg = "true";
defparam \oAddress[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N24
cycloneive_lcell_comb \oAddress[6]~36 (
// Equation(s):
// \oAddress[6]~36_combout  = (\oAddress[6]~reg0_q  & (\oAddress[5]~35  $ (GND))) # (!\oAddress[6]~reg0_q  & (!\oAddress[5]~35  & VCC))
// \oAddress[6]~37  = CARRY((\oAddress[6]~reg0_q  & !\oAddress[5]~35 ))

	.dataa(gnd),
	.datab(\oAddress[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[5]~35 ),
	.combout(\oAddress[6]~36_combout ),
	.cout(\oAddress[6]~37 ));
// synopsys translate_off
defparam \oAddress[6]~36 .lut_mask = 16'hC30C;
defparam \oAddress[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N25
dffeas \oAddress[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[6]~reg0 .is_wysiwyg = "true";
defparam \oAddress[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N26
cycloneive_lcell_comb \oAddress[7]~38 (
// Equation(s):
// \oAddress[7]~38_combout  = (\oAddress[7]~reg0_q  & (!\oAddress[6]~37 )) # (!\oAddress[7]~reg0_q  & ((\oAddress[6]~37 ) # (GND)))
// \oAddress[7]~39  = CARRY((!\oAddress[6]~37 ) # (!\oAddress[7]~reg0_q ))

	.dataa(\oAddress[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[6]~37 ),
	.combout(\oAddress[7]~38_combout ),
	.cout(\oAddress[7]~39 ));
// synopsys translate_off
defparam \oAddress[7]~38 .lut_mask = 16'h5A5F;
defparam \oAddress[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N27
dffeas \oAddress[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[7]~reg0 .is_wysiwyg = "true";
defparam \oAddress[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N28
cycloneive_lcell_comb \oAddress[8]~40 (
// Equation(s):
// \oAddress[8]~40_combout  = (\oAddress[8]~reg0_q  & (\oAddress[7]~39  $ (GND))) # (!\oAddress[8]~reg0_q  & (!\oAddress[7]~39  & VCC))
// \oAddress[8]~41  = CARRY((\oAddress[8]~reg0_q  & !\oAddress[7]~39 ))

	.dataa(gnd),
	.datab(\oAddress[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[7]~39 ),
	.combout(\oAddress[8]~40_combout ),
	.cout(\oAddress[8]~41 ));
// synopsys translate_off
defparam \oAddress[8]~40 .lut_mask = 16'hC30C;
defparam \oAddress[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N29
dffeas \oAddress[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[8]~reg0 .is_wysiwyg = "true";
defparam \oAddress[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N30
cycloneive_lcell_comb \oAddress[9]~42 (
// Equation(s):
// \oAddress[9]~42_combout  = (\oAddress[9]~reg0_q  & (!\oAddress[8]~41 )) # (!\oAddress[9]~reg0_q  & ((\oAddress[8]~41 ) # (GND)))
// \oAddress[9]~43  = CARRY((!\oAddress[8]~41 ) # (!\oAddress[9]~reg0_q ))

	.dataa(\oAddress[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[8]~41 ),
	.combout(\oAddress[9]~42_combout ),
	.cout(\oAddress[9]~43 ));
// synopsys translate_off
defparam \oAddress[9]~42 .lut_mask = 16'h5A5F;
defparam \oAddress[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N31
dffeas \oAddress[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[9]~reg0 .is_wysiwyg = "true";
defparam \oAddress[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N0
cycloneive_lcell_comb \oAddress[10]~44 (
// Equation(s):
// \oAddress[10]~44_combout  = (\oAddress[10]~reg0_q  & (\oAddress[9]~43  $ (GND))) # (!\oAddress[10]~reg0_q  & (!\oAddress[9]~43  & VCC))
// \oAddress[10]~45  = CARRY((\oAddress[10]~reg0_q  & !\oAddress[9]~43 ))

	.dataa(gnd),
	.datab(\oAddress[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[9]~43 ),
	.combout(\oAddress[10]~44_combout ),
	.cout(\oAddress[10]~45 ));
// synopsys translate_off
defparam \oAddress[10]~44 .lut_mask = 16'hC30C;
defparam \oAddress[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N1
dffeas \oAddress[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[10]~reg0 .is_wysiwyg = "true";
defparam \oAddress[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N2
cycloneive_lcell_comb \oAddress[11]~46 (
// Equation(s):
// \oAddress[11]~46_combout  = (\oAddress[11]~reg0_q  & (!\oAddress[10]~45 )) # (!\oAddress[11]~reg0_q  & ((\oAddress[10]~45 ) # (GND)))
// \oAddress[11]~47  = CARRY((!\oAddress[10]~45 ) # (!\oAddress[11]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[10]~45 ),
	.combout(\oAddress[11]~46_combout ),
	.cout(\oAddress[11]~47 ));
// synopsys translate_off
defparam \oAddress[11]~46 .lut_mask = 16'h3C3F;
defparam \oAddress[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N3
dffeas \oAddress[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[11]~reg0 .is_wysiwyg = "true";
defparam \oAddress[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N4
cycloneive_lcell_comb \oAddress[12]~48 (
// Equation(s):
// \oAddress[12]~48_combout  = (\oAddress[12]~reg0_q  & (\oAddress[11]~47  $ (GND))) # (!\oAddress[12]~reg0_q  & (!\oAddress[11]~47  & VCC))
// \oAddress[12]~49  = CARRY((\oAddress[12]~reg0_q  & !\oAddress[11]~47 ))

	.dataa(gnd),
	.datab(\oAddress[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[11]~47 ),
	.combout(\oAddress[12]~48_combout ),
	.cout(\oAddress[12]~49 ));
// synopsys translate_off
defparam \oAddress[12]~48 .lut_mask = 16'hC30C;
defparam \oAddress[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N5
dffeas \oAddress[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[12]~reg0 .is_wysiwyg = "true";
defparam \oAddress[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N6
cycloneive_lcell_comb \oAddress[13]~50 (
// Equation(s):
// \oAddress[13]~50_combout  = (\oAddress[13]~reg0_q  & (!\oAddress[12]~49 )) # (!\oAddress[13]~reg0_q  & ((\oAddress[12]~49 ) # (GND)))
// \oAddress[13]~51  = CARRY((!\oAddress[12]~49 ) # (!\oAddress[13]~reg0_q ))

	.dataa(\oAddress[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[12]~49 ),
	.combout(\oAddress[13]~50_combout ),
	.cout(\oAddress[13]~51 ));
// synopsys translate_off
defparam \oAddress[13]~50 .lut_mask = 16'h5A5F;
defparam \oAddress[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N7
dffeas \oAddress[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[13]~reg0 .is_wysiwyg = "true";
defparam \oAddress[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N8
cycloneive_lcell_comb \oAddress[14]~52 (
// Equation(s):
// \oAddress[14]~52_combout  = (\oAddress[14]~reg0_q  & (\oAddress[13]~51  $ (GND))) # (!\oAddress[14]~reg0_q  & (!\oAddress[13]~51  & VCC))
// \oAddress[14]~53  = CARRY((\oAddress[14]~reg0_q  & !\oAddress[13]~51 ))

	.dataa(gnd),
	.datab(\oAddress[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[13]~51 ),
	.combout(\oAddress[14]~52_combout ),
	.cout(\oAddress[14]~53 ));
// synopsys translate_off
defparam \oAddress[14]~52 .lut_mask = 16'hC30C;
defparam \oAddress[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N9
dffeas \oAddress[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[14]~reg0 .is_wysiwyg = "true";
defparam \oAddress[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneive_lcell_comb \oAddress[15]~54 (
// Equation(s):
// \oAddress[15]~54_combout  = (\oAddress[15]~reg0_q  & (!\oAddress[14]~53 )) # (!\oAddress[15]~reg0_q  & ((\oAddress[14]~53 ) # (GND)))
// \oAddress[15]~55  = CARRY((!\oAddress[14]~53 ) # (!\oAddress[15]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[14]~53 ),
	.combout(\oAddress[15]~54_combout ),
	.cout(\oAddress[15]~55 ));
// synopsys translate_off
defparam \oAddress[15]~54 .lut_mask = 16'h3C3F;
defparam \oAddress[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N11
dffeas \oAddress[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[15]~reg0 .is_wysiwyg = "true";
defparam \oAddress[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneive_lcell_comb \oAddress[16]~56 (
// Equation(s):
// \oAddress[16]~56_combout  = (\oAddress[16]~reg0_q  & (\oAddress[15]~55  $ (GND))) # (!\oAddress[16]~reg0_q  & (!\oAddress[15]~55  & VCC))
// \oAddress[16]~57  = CARRY((\oAddress[16]~reg0_q  & !\oAddress[15]~55 ))

	.dataa(\oAddress[16]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[15]~55 ),
	.combout(\oAddress[16]~56_combout ),
	.cout(\oAddress[16]~57 ));
// synopsys translate_off
defparam \oAddress[16]~56 .lut_mask = 16'hA50A;
defparam \oAddress[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N13
dffeas \oAddress[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[16]~reg0 .is_wysiwyg = "true";
defparam \oAddress[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N14
cycloneive_lcell_comb \oAddress[17]~58 (
// Equation(s):
// \oAddress[17]~58_combout  = (\oAddress[17]~reg0_q  & (!\oAddress[16]~57 )) # (!\oAddress[17]~reg0_q  & ((\oAddress[16]~57 ) # (GND)))
// \oAddress[17]~59  = CARRY((!\oAddress[16]~57 ) # (!\oAddress[17]~reg0_q ))

	.dataa(gnd),
	.datab(\oAddress[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[16]~57 ),
	.combout(\oAddress[17]~58_combout ),
	.cout(\oAddress[17]~59 ));
// synopsys translate_off
defparam \oAddress[17]~58 .lut_mask = 16'h3C3F;
defparam \oAddress[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N15
dffeas \oAddress[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[17]~reg0 .is_wysiwyg = "true";
defparam \oAddress[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N16
cycloneive_lcell_comb \oAddress[18]~60 (
// Equation(s):
// \oAddress[18]~60_combout  = (\oAddress[18]~reg0_q  & (\oAddress[17]~59  $ (GND))) # (!\oAddress[18]~reg0_q  & (!\oAddress[17]~59  & VCC))
// \oAddress[18]~61  = CARRY((\oAddress[18]~reg0_q  & !\oAddress[17]~59 ))

	.dataa(gnd),
	.datab(\oAddress[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\oAddress[17]~59 ),
	.combout(\oAddress[18]~60_combout ),
	.cout(\oAddress[18]~61 ));
// synopsys translate_off
defparam \oAddress[18]~60 .lut_mask = 16'hC30C;
defparam \oAddress[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N17
dffeas \oAddress[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[18]~reg0 .is_wysiwyg = "true";
defparam \oAddress[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneive_lcell_comb \oAddress[19]~62 (
// Equation(s):
// \oAddress[19]~62_combout  = \oAddress[19]~reg0_q  $ (\oAddress[18]~61 )

	.dataa(\oAddress[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\oAddress[18]~61 ),
	.combout(\oAddress[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[19]~62 .lut_mask = 16'h5A5A;
defparam \oAddress[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y40_N19
dffeas \oAddress[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[19]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[19]~reg0 .is_wysiwyg = "true";
defparam \oAddress[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N10
cycloneive_lcell_comb \LessThan14~1 (
// Equation(s):
// \LessThan14~1_combout  = (((!\oAddress[6]~reg0_q ) # (!\oAddress[5]~reg0_q )) # (!\oAddress[4]~reg0_q )) # (!\oAddress[7]~reg0_q )

	.dataa(\oAddress[7]~reg0_q ),
	.datab(\oAddress[4]~reg0_q ),
	.datac(\oAddress[5]~reg0_q ),
	.datad(\oAddress[6]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan14~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan14~1 .lut_mask = 16'h7FFF;
defparam \LessThan14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N8
cycloneive_lcell_comb \LessThan14~0 (
// Equation(s):
// \LessThan14~0_combout  = (((!\oAddress[2]~reg0_q ) # (!\oAddress[1]~reg0_q )) # (!\oAddress[3]~reg0_q )) # (!\oAddress[0]~reg0_q )

	.dataa(\oAddress[0]~reg0_q ),
	.datab(\oAddress[3]~reg0_q ),
	.datac(\oAddress[1]~reg0_q ),
	.datad(\oAddress[2]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan14~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan14~0 .lut_mask = 16'h7FFF;
defparam \LessThan14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N0
cycloneive_lcell_comb \LessThan14~2 (
// Equation(s):
// \LessThan14~2_combout  = (((!\oAddress[11]~reg0_q ) # (!\oAddress[10]~reg0_q )) # (!\oAddress[8]~reg0_q )) # (!\oAddress[9]~reg0_q )

	.dataa(\oAddress[9]~reg0_q ),
	.datab(\oAddress[8]~reg0_q ),
	.datac(\oAddress[10]~reg0_q ),
	.datad(\oAddress[11]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan14~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan14~2 .lut_mask = 16'h7FFF;
defparam \LessThan14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N6
cycloneive_lcell_comb \oAddress[0]~22 (
// Equation(s):
// \oAddress[0]~22_combout  = (!\oAddress[12]~reg0_q  & ((\LessThan14~1_combout ) # ((\LessThan14~0_combout ) # (\LessThan14~2_combout ))))

	.dataa(\LessThan14~1_combout ),
	.datab(\oAddress[12]~reg0_q ),
	.datac(\LessThan14~0_combout ),
	.datad(\LessThan14~2_combout ),
	.cin(gnd),
	.combout(\oAddress[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[0]~22 .lut_mask = 16'h3332;
defparam \oAddress[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N22
cycloneive_lcell_comb \oAddress[0]~23 (
// Equation(s):
// \oAddress[0]~23_combout  = (\oAddress[14]~reg0_q ) # ((\oAddress[13]~reg0_q  & !\oAddress[0]~22_combout ))

	.dataa(\oAddress[13]~reg0_q ),
	.datab(gnd),
	.datac(\oAddress[14]~reg0_q ),
	.datad(\oAddress[0]~22_combout ),
	.cin(gnd),
	.combout(\oAddress[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[0]~23 .lut_mask = 16'hF0FA;
defparam \oAddress[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N28
cycloneive_lcell_comb \oAddress[0]~24 (
// Equation(s):
// \oAddress[0]~24_combout  = (\oAddress[16]~reg0_q ) # ((\oAddress[17]~reg0_q ) # ((\oAddress[15]~reg0_q  & \oAddress[0]~23_combout )))

	.dataa(\oAddress[16]~reg0_q ),
	.datab(\oAddress[15]~reg0_q ),
	.datac(\oAddress[0]~23_combout ),
	.datad(\oAddress[17]~reg0_q ),
	.cin(gnd),
	.combout(\oAddress[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[0]~24 .lut_mask = 16'hFFEA;
defparam \oAddress[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N26
cycloneive_lcell_comb \oAddress[0]~25 (
// Equation(s):
// \oAddress[0]~25_combout  = (\oAddress[19]~reg0_q ) # ((\rst~input_o ) # ((\oAddress[18]~reg0_q  & \oAddress[0]~24_combout )))

	.dataa(\oAddress[19]~reg0_q ),
	.datab(\oAddress[18]~reg0_q ),
	.datac(\rst~input_o ),
	.datad(\oAddress[0]~24_combout ),
	.cin(gnd),
	.combout(\oAddress[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \oAddress[0]~25 .lut_mask = 16'hFEFA;
defparam \oAddress[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N13
dffeas \oAddress[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\oAddress[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\oAddress[0]~25_combout ),
	.sload(gnd),
	.ena(\BLANK~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\oAddress[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \oAddress[0]~reg0 .is_wysiwyg = "true";
defparam \oAddress[0]~reg0 .power_up = "low";
// synopsys translate_on

assign R[0] = \R[0]~output_o ;

assign R[1] = \R[1]~output_o ;

assign R[2] = \R[2]~output_o ;

assign R[3] = \R[3]~output_o ;

assign R[4] = \R[4]~output_o ;

assign R[5] = \R[5]~output_o ;

assign R[6] = \R[6]~output_o ;

assign R[7] = \R[7]~output_o ;

assign G[0] = \G[0]~output_o ;

assign G[1] = \G[1]~output_o ;

assign G[2] = \G[2]~output_o ;

assign G[3] = \G[3]~output_o ;

assign G[4] = \G[4]~output_o ;

assign G[5] = \G[5]~output_o ;

assign G[6] = \G[6]~output_o ;

assign G[7] = \G[7]~output_o ;

assign B[0] = \B[0]~output_o ;

assign B[1] = \B[1]~output_o ;

assign B[2] = \B[2]~output_o ;

assign B[3] = \B[3]~output_o ;

assign B[4] = \B[4]~output_o ;

assign B[5] = \B[5]~output_o ;

assign B[6] = \B[6]~output_o ;

assign B[7] = \B[7]~output_o ;

assign HS = \HS~output_o ;

assign VS = \VS~output_o ;

assign BLANK = \BLANK~output_o ;

assign VGA_SYNC = \VGA_SYNC~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign h_pos[0] = \h_pos[0]~output_o ;

assign h_pos[1] = \h_pos[1]~output_o ;

assign h_pos[2] = \h_pos[2]~output_o ;

assign h_pos[3] = \h_pos[3]~output_o ;

assign h_pos[4] = \h_pos[4]~output_o ;

assign h_pos[5] = \h_pos[5]~output_o ;

assign h_pos[6] = \h_pos[6]~output_o ;

assign h_pos[7] = \h_pos[7]~output_o ;

assign h_pos[8] = \h_pos[8]~output_o ;

assign h_pos[9] = \h_pos[9]~output_o ;

assign v_pos[0] = \v_pos[0]~output_o ;

assign v_pos[1] = \v_pos[1]~output_o ;

assign v_pos[2] = \v_pos[2]~output_o ;

assign v_pos[3] = \v_pos[3]~output_o ;

assign v_pos[4] = \v_pos[4]~output_o ;

assign v_pos[5] = \v_pos[5]~output_o ;

assign v_pos[6] = \v_pos[6]~output_o ;

assign v_pos[7] = \v_pos[7]~output_o ;

assign v_pos[8] = \v_pos[8]~output_o ;

assign v_pos[9] = \v_pos[9]~output_o ;

assign oAddress[0] = \oAddress[0]~output_o ;

assign oAddress[1] = \oAddress[1]~output_o ;

assign oAddress[2] = \oAddress[2]~output_o ;

assign oAddress[3] = \oAddress[3]~output_o ;

assign oAddress[4] = \oAddress[4]~output_o ;

assign oAddress[5] = \oAddress[5]~output_o ;

assign oAddress[6] = \oAddress[6]~output_o ;

assign oAddress[7] = \oAddress[7]~output_o ;

assign oAddress[8] = \oAddress[8]~output_o ;

assign oAddress[9] = \oAddress[9]~output_o ;

assign oAddress[10] = \oAddress[10]~output_o ;

assign oAddress[11] = \oAddress[11]~output_o ;

assign oAddress[12] = \oAddress[12]~output_o ;

assign oAddress[13] = \oAddress[13]~output_o ;

assign oAddress[14] = \oAddress[14]~output_o ;

assign oAddress[15] = \oAddress[15]~output_o ;

assign oAddress[16] = \oAddress[16]~output_o ;

assign oAddress[17] = \oAddress[17]~output_o ;

assign oAddress[18] = \oAddress[18]~output_o ;

assign oAddress[19] = \oAddress[19]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
