digraph "0_linux_d974baa398f34393db76be45f7d4d04fbdbb4a0a_0@pointer" {
"1000196" [label="(Call,(unsigned long *)&vcpu->arch.regs_dirty)"];
"1000176" [label="(Call,(unsigned long *)&vcpu->arch.regs_dirty)"];
"1000194" [label="(Call,test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty))"];
"1000277" [label="(Call,1 << VCPU_REGS_RIP)"];
"1000276" [label="(Call,(1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3))"];
"1000275" [label="(Call,~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)))"];
"1000269" [label="(Call,vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)))"];
"1000278" [label="(Literal,1)"];
"1000279" [label="(Identifier,VCPU_REGS_RIP)"];
"1000198" [label="(Call,&vcpu->arch.regs_dirty)"];
"1000196" [label="(Call,(unsigned long *)&vcpu->arch.regs_dirty)"];
"1000194" [label="(Call,test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty))"];
"1000270" [label="(Call,vcpu->arch.regs_avail)"];
"1000205" [label="(Identifier,GUEST_RIP)"];
"1000277" [label="(Call,1 << VCPU_REGS_RIP)"];
"1000353" [label="(MethodReturn,static void __noclone)"];
"1000214" [label="(Identifier,cr4)"];
"1000178" [label="(Call,&vcpu->arch.regs_dirty)"];
"1000282" [label="(Literal,1)"];
"1000275" [label="(Call,~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)))"];
"1000269" [label="(Call,vcpu->arch.regs_avail = ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)))"];
"1000116" [label="(Block,)"];
"1000195" [label="(Identifier,VCPU_REGS_RIP)"];
"1000176" [label="(Call,(unsigned long *)&vcpu->arch.regs_dirty)"];
"1000280" [label="(Call,(1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3))"];
"1000174" [label="(Call,test_bit(VCPU_REGS_RSP, (unsigned long *)&vcpu->arch.regs_dirty))"];
"1000276" [label="(Call,(1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3))"];
"1000193" [label="(ControlStructure,if (test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty)))"];
"1000302" [label="(Identifier,vcpu)"];
"1000196" -> "1000194"  [label="AST: "];
"1000196" -> "1000198"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="AST: "];
"1000194" -> "1000196"  [label="CFG: "];
"1000196" -> "1000353"  [label="DDG: &vcpu->arch.regs_dirty"];
"1000196" -> "1000194"  [label="DDG: &vcpu->arch.regs_dirty"];
"1000176" -> "1000196"  [label="DDG: &vcpu->arch.regs_dirty"];
"1000176" -> "1000174"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000174" -> "1000176"  [label="CFG: "];
"1000176" -> "1000174"  [label="DDG: &vcpu->arch.regs_dirty"];
"1000194" -> "1000193"  [label="AST: "];
"1000195" -> "1000194"  [label="AST: "];
"1000205" -> "1000194"  [label="CFG: "];
"1000214" -> "1000194"  [label="CFG: "];
"1000194" -> "1000353"  [label="DDG: test_bit(VCPU_REGS_RIP, (unsigned long *)&vcpu->arch.regs_dirty)"];
"1000194" -> "1000353"  [label="DDG: (unsigned long *)&vcpu->arch.regs_dirty"];
"1000194" -> "1000277"  [label="DDG: VCPU_REGS_RIP"];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000279" -> "1000277"  [label="AST: "];
"1000282" -> "1000277"  [label="CFG: "];
"1000277" -> "1000353"  [label="DDG: VCPU_REGS_RIP"];
"1000277" -> "1000276"  [label="DDG: 1"];
"1000277" -> "1000276"  [label="DDG: VCPU_REGS_RIP"];
"1000276" -> "1000275"  [label="AST: "];
"1000276" -> "1000280"  [label="CFG: "];
"1000280" -> "1000276"  [label="AST: "];
"1000275" -> "1000276"  [label="CFG: "];
"1000276" -> "1000353"  [label="DDG: (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)"];
"1000276" -> "1000353"  [label="DDG: 1 << VCPU_REGS_RIP"];
"1000276" -> "1000275"  [label="DDG: 1 << VCPU_REGS_RIP"];
"1000276" -> "1000275"  [label="DDG: (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)"];
"1000280" -> "1000276"  [label="DDG: 1 << VCPU_REGS_RSP"];
"1000280" -> "1000276"  [label="DDG: (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)"];
"1000275" -> "1000269"  [label="AST: "];
"1000269" -> "1000275"  [label="CFG: "];
"1000275" -> "1000353"  [label="DDG: (1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)"];
"1000275" -> "1000269"  [label="DDG: (1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3)"];
"1000269" -> "1000116"  [label="AST: "];
"1000270" -> "1000269"  [label="AST: "];
"1000302" -> "1000269"  [label="CFG: "];
"1000269" -> "1000353"  [label="DDG: ~((1 << VCPU_REGS_RIP) | (1 << VCPU_REGS_RSP)\n\t\t\t\t  | (1 << VCPU_EXREG_RFLAGS)\n\t\t\t\t  | (1 << VCPU_EXREG_PDPTR)\n\t\t\t\t  | (1 << VCPU_EXREG_SEGMENTS)\n\t\t\t\t  | (1 << VCPU_EXREG_CR3))"];
"1000269" -> "1000353"  [label="DDG: vcpu->arch.regs_avail"];
}
