Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jul 11 12:59:07 2020
| Host         : DESKTOP-5178MCU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_timing_summary_routed.rpt -warn_on_violation -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.595      -34.129                     23                  721        0.061        0.000                      0                  721        3.000        0.000                       0                   459  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clk100MHz_clock_generator  {0.000 5.000}      10.000          100.000         
  clk65MHz_clock_generator   {0.000 7.692}      15.385          65.000          
  clkfbout_clock_generator   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk100MHz_clock_generator        4.327        0.000                      0                  430        0.148        0.000                      0                  430        4.500        0.000                       0                   232  
  clk65MHz_clock_generator         8.887        0.000                      0                  268        0.122        0.000                      0                  268        6.712        0.000                       0                   223  
  clkfbout_clock_generator                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clock_generator  clk65MHz_clock_generator        -1.595      -34.129                     23                   23        0.061        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clock_generator
  To Clock:  clk100MHz_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        4.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clock_generator rise@10.000ns - clk100MHz_clock_generator rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 1.640ns (29.079%)  route 4.000ns (70.921%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 8.685 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         1.803    -0.709    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X6Y113         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518    -0.191 r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=7, routed)           1.069     0.879    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_0_[3]
    SLICE_X8Y112         LUT4 (Prop_lut4_I3_O)        0.152     1.031 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=3, routed)           0.753     1.784    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_0
    SLICE_X8Y111         LUT5 (Prop_lut5_I0_O)        0.374     2.158 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=10, routed)          1.143     3.301    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.348     3.649 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_7/O
                         net (fo=1, routed)           0.421     4.070    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_7_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I3_O)        0.124     4.194 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0/O
                         net (fo=1, routed)           0.613     4.807    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0_n_0
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.124     4.931 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.931    my_MouseCtl/Inst_Ps2Interface_n_25
    SLICE_X2Y111         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clock_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         1.680     8.685    my_MouseCtl/clk100MHz
    SLICE_X2Y111         FDCE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.571     9.255    
                         clock uncertainty           -0.074     9.181    
    SLICE_X2Y111         FDCE (Setup_fdce_C_D)        0.077     9.258    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  4.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_MouseCtl/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clock_generator rise@0.000ns - clk100MHz_clock_generator rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         0.670    -0.511    my_MouseCtl/clk100MHz
    SLICE_X4Y113         FDRE                                         r  my_MouseCtl/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  my_MouseCtl/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.066    -0.304    my_MouseCtl/Inst_Ps2Interface/Q[5]
    SLICE_X5Y113         LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  my_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.259    my_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         0.943    -0.746    my_MouseCtl/Inst_Ps2Interface/clk100MHz
    SLICE_X5Y113         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.248    -0.498    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.091    -0.407    my_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    my_clock/inst/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y110     my_MouseCtl/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y111     my_MouseCtl/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk65MHz_clock_generator
  To Clock:  clk65MHz_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        8.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_background/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65MHz_clock_generator rise@15.385ns - clk65MHz_clock_generator rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.545ns (24.112%)  route 4.863ns (75.888%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 14.002 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    my_clock/inst/clk65MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  my_clock/inst/clkout2_buf/O
                         net (fo=212, routed)         1.739    -0.773    my_timing/clk65MHz
    SLICE_X17Y107        FDRE                                         r  my_timing/vcount_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.317 f  my_timing/vcount_reg_reg[0]/Q
                         net (fo=22, routed)          1.792     1.476    my_timing/vcount_reg_reg[0]_0[0]
    SLICE_X16Y107        LUT5 (Prop_lut5_I0_O)        0.152     1.628 f  my_timing/rgb_out[10]_i_41/O
                         net (fo=1, routed)           0.794     2.421    my_timing/rgb_out[10]_i_41_n_0
    SLICE_X21Y106        LUT6 (Prop_lut6_I0_O)        0.332     2.753 r  my_timing/rgb_out[10]_i_23/O
                         net (fo=4, routed)           0.851     3.604    my_timing/rgb_out[10]_i_23_n_0
    SLICE_X19Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.728 r  my_timing/rgb_out[10]_i_11/O
                         net (fo=1, routed)           0.973     4.701    my_timing/rgb_out[10]_i_11_n_0
    SLICE_X20Y105        LUT4 (Prop_lut4_I0_O)        0.154     4.855 r  my_timing/rgb_out[10]_i_3/O
                         net (fo=3, routed)           0.453     5.308    my_timing/rgb_out_reg[6]_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I2_O)        0.327     5.635 r  my_timing/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000     5.635    my_background/vcount_reg_reg[10]_0[2]
    SLICE_X22Y106        FDRE                                         r  my_background/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clock_generator rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    12.298    my_clock/inst/clk65MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.389 r  my_clock/inst/clkout2_buf/O
                         net (fo=212, routed)         1.613    14.002    my_background/clk65MHz
    SLICE_X22Y106        FDRE                                         r  my_background/rgb_out_reg[10]/C
                         clock pessimism              0.571    14.573    
                         clock uncertainty           -0.079    14.494    
    SLICE_X22Y106        FDRE (Setup_fdre_C_D)        0.029    14.523    my_background/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  8.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_clock/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_clock/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk65MHz_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clock_generator rise@0.000ns - clk65MHz_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    my_clock/inst/clk65MHz_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  my_clock/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    my_clock/inst/clk65MHz_clock_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clock/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  my_clock/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    my_clock/inst/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  my_clock/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    my_clock/inst/clk65MHz_clock_generator
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  my_clock/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    my_clock/inst/clk65MHz_clock_generator_en_clk
    SLICE_X35Y46         FDCE                                         r  my_clock/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    my_clock/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65MHz_clock_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y44     my_rect_char/char_yx_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y108    my_rect_char/delay_in_draw_rect_char/del_mem_reg[0][0]_srl2___my_rect_char_delay_in_draw_rect_char_del_mem_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X14Y108    my_rect_char/delay_in_draw_rect_char/del_mem_reg[0][0]_srl2___my_rect_char_delay_in_draw_rect_char_del_mem_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    my_clock/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clock_generator
  To Clock:  clk65MHz_clock_generator

Setup :           23  Failing Endpoints,  Worst Slack       -1.595ns,  Total Violation      -34.129ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_pos_delay/del_mem_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65MHz_clock_generator rise@30.769ns - clk100MHz_clock_generator rise@30.000ns)
  Data Path Delay:        1.892ns  (logic 0.518ns (27.378%)  route 1.374ns (72.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 29.384 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( 29.223 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         1.735    29.223    my_MouseCtl/clk100MHz
    SLICE_X12Y113        FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.518    29.741 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           1.374    31.115    mouse_pos_delay/D[14]
    SLICE_X15Y113        FDRE                                         r  mouse_pos_delay/del_mem_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clock_generator rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    27.683    my_clock/inst/clk65MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.774 r  my_clock/inst/clkout2_buf/O
                         net (fo=212, routed)         1.610    29.384    mouse_pos_delay/clk65MHz
    SLICE_X15Y113        FDRE                                         r  mouse_pos_delay/del_mem_reg[0][15]/C
                         clock pessimism              0.398    29.782    
                         clock uncertainty           -0.199    29.583    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)       -0.062    29.521    mouse_pos_delay/del_mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                         29.521    
                         arrival time                         -31.115    
  -------------------------------------------------------------------
                         slack                                 -1.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_pos_delay/del_mem_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk65MHz_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65MHz_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65MHz_clock_generator rise@0.000ns - clk100MHz_clock_generator rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.051%)  route 0.491ns (74.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    my_clock/inst/clk100MHz_clock_generator
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  my_clock/inst/clkout1_buf/O
                         net (fo=221, routed)         0.642    -0.539    my_MouseCtl/clk100MHz
    SLICE_X12Y113        FDRE                                         r  my_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  my_MouseCtl/xpos_reg[2]/Q
                         net (fo=1, routed)           0.491     0.116    mouse_pos_delay/D[13]
    SLICE_X13Y113        FDRE                                         r  mouse_pos_delay/del_mem_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65MHz_clock_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/clk_clock_generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    my_clock/inst/clk65MHz_clock_generator
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  my_clock/inst/clkout2_buf/O
                         net (fo=212, routed)         0.915    -0.774    mouse_pos_delay/clk65MHz
    SLICE_X13Y113        FDRE                                         r  mouse_pos_delay/del_mem_reg[0][14]/C
                         clock pessimism              0.555    -0.219    
                         clock uncertainty            0.199    -0.020    
    SLICE_X13Y113        FDRE (Hold_fdre_C_D)         0.075     0.055    mouse_pos_delay/del_mem_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.061    





