$date
	Thu Mar 31 17:13:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! o $end
$var reg 4 " i [3:0] $end
$var reg 2 # s [1:0] $end
$scope module uut $end
$var wire 4 $ i [3:0] $end
$var wire 1 ! o $end
$var wire 2 % s [1:0] $end
$var wire 2 & t [1:0] $end
$scope module g $end
$var wire 2 ' i [1:0] $end
$var wire 1 ( s $end
$var wire 1 ) o $end
$upscope $end
$scope module h $end
$var wire 2 * i [1:0] $end
$var wire 1 + s $end
$var wire 1 , o $end
$upscope $end
$scope module j $end
$var wire 2 - i [1:0] $end
$var wire 1 ! o $end
$var wire 1 . s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
bx -
x,
x+
bx *
x)
x(
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#5
1!
1)
0(
b1 &
b1 -
0,
0+
0.
b1 '
b10 *
b0 #
b0 %
b1001 "
b1001 $
#10
0)
1(
b10 &
b10 -
1,
1+
0!
b1 #
b1 %
#15
1)
0(
b1 &
b1 -
0,
0+
0!
1.
b10 #
b10 %
#20
0)
1(
b10 &
b10 -
1,
1+
1!
b11 #
b11 %
#25
