begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Instruction opcode table for xstormy16.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"xstormy16-desc.h"
end_include

begin_include
include|#
directive|include
file|"xstormy16-opc.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_comment
comment|/* The hash functions are recorded here to help keep assembler code out of    the disassembler and vice versa.  */
end_comment

begin_decl_stmt
specifier|static
name|int
name|asm_hash_insn_p
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|unsigned
name|int
name|asm_hash_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|dis_hash_insn_p
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_INSN
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|unsigned
name|int
name|dis_hash_insn
name|PARAMS
argument_list|(
operator|(
specifier|const
name|char
operator|*
operator|,
name|CGEN_INSN_INT
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction formats.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& xstormy16_cgen_ifld_table[XSTORMY16_##f]
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& xstormy16_cgen_ifld_table[XSTORMY16_
comment|/**/
value|f]
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_empty
init|=
block|{
literal|0
block|,
literal|0
block|,
literal|0x0
block|,
block|{
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movlmemimm
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfe000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_LMEM8
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movhmemimm
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfe000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_HMEM8
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movlgrmem
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_LMEM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movhgrmem
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_HMEM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movgrgri
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfe08
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP4M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RDM
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movgrgrii
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfe08f000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP4M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RDM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movgrgr
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movwimm8
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movwgrimm8
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf100
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movwgrimm16
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfff00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movlowgr
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfff0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movfgrgrii
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfe088000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP4M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RDM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RB
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_addgrimm4
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM4
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_incgrimm2
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xffc0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_set1lmemimm
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf100
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_LMEM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_set1hmemimm
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf100
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_HMEM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bccgrgr
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bccgrimm8
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf1000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM8
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bccimm16
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xf0000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL8_4
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bngrimm4
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff00f000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM4
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bngrgr
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff00f000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RS
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bnlmemimm
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff008000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_LMEM8
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM3B
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bnhmemimm
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff008000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_HMEM8
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP5A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM3B
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_bcc
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL8_2
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_br
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf001
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_REL12A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP4B
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_jmp
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xffe0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3B
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RBJ
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_jmpf
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xff000000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_ABS24
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_iret
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xffff
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|F
end_undef

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XSTORMY16_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XSTORMY16_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|MNEM
value|CGEN_SYNTAX_MNEMONIC
end_define

begin_comment
comment|/* syntax value for mnemonic */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_comment
comment|/* The instruction table.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_OPCODE
name|xstormy16_cgen_insn_opcode_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
comment|/* mov$ws2 $lmem8,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlmemimm
block|,
block|{
literal|0x78000000
block|}
block|}
block|,
comment|/* mov$ws2 $hmem8,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movhmemimm
block|,
block|{
literal|0x7a000000
block|}
block|}
block|,
comment|/* mov$ws2 $Rm,$lmem8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlgrmem
block|,
block|{
literal|0x8000
block|}
block|}
block|,
comment|/* mov$ws2 $Rm,$hmem8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movhgrmem
block|,
block|{
literal|0xa000
block|}
block|}
block|,
comment|/* mov$ws2 $lmem8,$Rm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlgrmem
block|,
block|{
literal|0x9000
block|}
block|}
block|,
comment|/* mov$ws2 $hmem8,$Rm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movhgrmem
block|,
block|{
literal|0xb000
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x7000
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs++) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6000
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,(--$Rs) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6800
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x7200
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs++),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6200
block|}
block|}
block|,
comment|/* mov$ws2 (--$Rs),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6a00
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs,$imm12) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgrii
block|,
block|{
literal|0x70080000
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs++,$imm12) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgrii
block|,
block|{
literal|0x60080000
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,(--$Rs,$imm12) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgrii
block|,
block|{
literal|0x68080000
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs,$imm12),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgrii
block|,
block|{
literal|0x72080000
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs++,$imm12),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgrii
block|,
block|{
literal|0x62080000
block|}
block|}
block|,
comment|/* mov$ws2 (--$Rs,$imm12),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgrii
block|,
block|{
literal|0x6a080000
block|}
block|}
block|,
comment|/* mov $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4600
block|}
block|}
block|,
comment|/* mov.w Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x4700
block|}
block|}
block|,
comment|/* mov.w $Rm,#$imm8small */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8SMALL
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm8
block|,
block|{
literal|0x2100
block|}
block|}
block|,
comment|/* mov.w $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31300000
block|}
block|}
block|,
comment|/* mov.b $Rd,RxL */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|'L'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x30c0
block|}
block|}
block|,
comment|/* mov.b $Rd,RxH */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|'H'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x30d0
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rs) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x7400
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rs++) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6400
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,(--$Rs) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6c00
block|}
block|}
block|,
comment|/* movf$ws2 ($Rs),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x7600
block|}
block|}
block|,
comment|/* movf$ws2 ($Rs++),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6600
block|}
block|}
block|,
comment|/* movf$ws2 (--$Rs),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgri
block|,
block|{
literal|0x6e00
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rb,$Rs,$imm12) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RB
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movfgrgrii
block|,
block|{
literal|0x74080000
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rb,$Rs++,$imm12) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RB
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movfgrgrii
block|,
block|{
literal|0x64080000
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rb,--$Rs,$imm12) */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|','
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RB
argument_list|)
block|,
literal|','
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movfgrgrii
block|,
block|{
literal|0x6c080000
block|}
block|}
block|,
comment|/* movf$ws2 ($Rb,$Rs,$imm12),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RB
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movfgrgrii
block|,
block|{
literal|0x76080000
block|}
block|}
block|,
comment|/* movf$ws2 ($Rb,$Rs++,$imm12),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RB
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|'+'
block|,
literal|'+'
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movfgrgrii
block|,
block|{
literal|0x66080000
block|}
block|}
block|,
comment|/* movf$ws2 ($Rb,--$Rs,$imm12),$Rdm */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|WS2
argument_list|)
block|,
literal|' '
block|,
literal|'('
block|,
name|OP
argument_list|(
name|RB
argument_list|)
block|,
literal|','
block|,
literal|'-'
block|,
literal|'-'
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|IMM12
argument_list|)
block|,
literal|')'
block|,
literal|','
block|,
name|OP
argument_list|(
name|RDM
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movfgrgrii
block|,
block|{
literal|0x6e080000
block|}
block|}
block|,
comment|/* mask $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3300
block|}
block|}
block|,
comment|/* mask $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x30e00000
block|}
block|}
block|,
comment|/* push $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x80
block|}
block|}
block|,
comment|/* pop $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x90
block|}
block|}
block|,
comment|/* swpn $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x3090
block|}
block|}
block|,
comment|/* swpb $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x3080
block|}
block|}
block|,
comment|/* swpw $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3200
block|}
block|}
block|,
comment|/* and $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4000
block|}
block|}
block|,
comment|/* and Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x4100
block|}
block|}
block|,
comment|/* and $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31000000
block|}
block|}
block|,
comment|/* or $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4200
block|}
block|}
block|,
comment|/* or Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x4300
block|}
block|}
block|,
comment|/* or $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31100000
block|}
block|}
block|,
comment|/* xor $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4400
block|}
block|}
block|,
comment|/* xor Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x4500
block|}
block|}
block|,
comment|/* xor $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31200000
block|}
block|}
block|,
comment|/* not $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x30b0
block|}
block|}
block|,
comment|/* add $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4900
block|}
block|}
block|,
comment|/* add $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x5100
block|}
block|}
block|,
comment|/* add Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x5900
block|}
block|}
block|,
comment|/* add $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31400000
block|}
block|}
block|,
comment|/* adc $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4b00
block|}
block|}
block|,
comment|/* adc $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x5300
block|}
block|}
block|,
comment|/* adc Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x5b00
block|}
block|}
block|,
comment|/* adc $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31500000
block|}
block|}
block|,
comment|/* sub $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4d00
block|}
block|}
block|,
comment|/* sub $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x5500
block|}
block|}
block|,
comment|/* sub Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x5d00
block|}
block|}
block|,
comment|/* sub $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31600000
block|}
block|}
block|,
comment|/* sbc $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x4f00
block|}
block|}
block|,
comment|/* sbc $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x5700
block|}
block|}
block|,
comment|/* sbc Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwimm8
block|,
block|{
literal|0x5f00
block|}
block|}
block|,
comment|/* sbc $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movwgrimm16
block|,
block|{
literal|0x31700000
block|}
block|}
block|,
comment|/* inc $Rd,#$imm2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_incgrimm2
block|,
block|{
literal|0x3000
block|}
block|}
block|,
comment|/* dec $Rd,#$imm2 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_incgrimm2
block|,
block|{
literal|0x3040
block|}
block|}
block|,
comment|/* rrc $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3800
block|}
block|}
block|,
comment|/* rrc $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x3900
block|}
block|}
block|,
comment|/* rlc $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3a00
block|}
block|}
block|,
comment|/* rlc $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x3b00
block|}
block|}
block|,
comment|/* shr $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3c00
block|}
block|}
block|,
comment|/* shr $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x3d00
block|}
block|}
block|,
comment|/* shl $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3e00
block|}
block|}
block|,
comment|/* shl $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x3f00
block|}
block|}
block|,
comment|/* asr $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0x3600
block|}
block|}
block|,
comment|/* asr $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x3700
block|}
block|}
block|,
comment|/* set1 $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x900
block|}
block|}
block|,
comment|/* set1 $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0xb00
block|}
block|}
block|,
comment|/* set1 $lmem8,#$imm3 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_set1lmemimm
block|,
block|{
literal|0xe100
block|}
block|}
block|,
comment|/* set1 $hmem8,#$imm3 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_set1hmemimm
block|,
block|{
literal|0xf100
block|}
block|}
block|,
comment|/* clr1 $Rd,#$imm4 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_addgrimm4
block|,
block|{
literal|0x800
block|}
block|}
block|,
comment|/* clr1 $Rd,$Rs */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrgr
block|,
block|{
literal|0xa00
block|}
block|}
block|,
comment|/* clr1 $lmem8,#$imm3 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_set1lmemimm
block|,
block|{
literal|0xe000
block|}
block|}
block|,
comment|/* clr1 $hmem8,#$imm3 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_set1hmemimm
block|,
block|{
literal|0xf000
block|}
block|}
block|,
comment|/* cbw $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x30a0
block|}
block|}
block|,
comment|/* rev $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x30f0
block|}
block|}
block|,
comment|/* b$bcond5 $Rd,$Rs,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|BCOND5
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bccgrgr
block|,
block|{
literal|0xd000000
block|}
block|}
block|,
comment|/* b$bcond5 $Rm,#$imm8,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|BCOND5
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bccgrimm8
block|,
block|{
literal|0x20000000
block|}
block|}
block|,
comment|/* b$bcond2 Rx,#$imm16,${rel8-4} */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|BCOND2
argument_list|)
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL8_4
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bccimm16
block|,
block|{
literal|0xc0000000
block|}
block|}
block|,
comment|/* bn $Rd,#$imm4,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bngrimm4
block|,
block|{
literal|0x4000000
block|}
block|}
block|,
comment|/* bn $Rd,$Rs,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bngrgr
block|,
block|{
literal|0x6000000
block|}
block|}
block|,
comment|/* bn $lmem8,#$imm3b,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3B
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bnlmemimm
block|,
block|{
literal|0x7c000000
block|}
block|}
block|,
comment|/* bn $hmem8,#$imm3b,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3B
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bnhmemimm
block|,
block|{
literal|0x7e000000
block|}
block|}
block|,
comment|/* bp $Rd,#$imm4,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM4
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bngrimm4
block|,
block|{
literal|0x5000000
block|}
block|}
block|,
comment|/* bp $Rd,$Rs,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RS
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bngrgr
block|,
block|{
literal|0x7000000
block|}
block|}
block|,
comment|/* bp $lmem8,#$imm3b,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|LMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3B
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bnlmemimm
block|,
block|{
literal|0x7d000000
block|}
block|}
block|,
comment|/* bp $hmem8,#$imm3b,$rel12 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|HMEM8
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM3B
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|REL12
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bnhmemimm
block|,
block|{
literal|0x7f000000
block|}
block|}
block|,
comment|/* b$bcond2 ${rel8-2} */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
name|OP
argument_list|(
name|BCOND2
argument_list|)
block|,
literal|' '
block|,
name|OP
argument_list|(
name|REL8_2
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_bcc
block|,
block|{
literal|0xd000
block|}
block|}
block|,
comment|/* br $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x20
block|}
block|}
block|,
comment|/* br $rel12a */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|REL12A
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_br
block|,
block|{
literal|0x1000
block|}
block|}
block|,
comment|/* jmp $Rbj,$Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RBJ
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jmp
block|,
block|{
literal|0x40
block|}
block|}
block|,
comment|/* jmpf $abs24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ABS24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jmpf
block|,
block|{
literal|0x2000000
block|}
block|}
block|,
comment|/* callr $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x10
block|}
block|}
block|,
comment|/* callr $rel12a */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|REL12A
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_br
block|,
block|{
literal|0x1001
block|}
block|}
block|,
comment|/* call $Rbj,$Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RBJ
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jmp
block|,
block|{
literal|0xa0
block|}
block|}
block|,
comment|/* callf $abs24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ABS24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jmpf
block|,
block|{
literal|0x1000000
block|}
block|}
block|,
comment|/* icallr $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movlowgr
block|,
block|{
literal|0x30
block|}
block|}
block|,
comment|/* icall $Rbj,$Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RBJ
argument_list|)
block|,
literal|','
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jmp
block|,
block|{
literal|0x60
block|}
block|}
block|,
comment|/* icallf $abs24 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|ABS24
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_jmpf
block|,
block|{
literal|0x3000000
block|}
block|}
block|,
comment|/* iret */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0x2
block|}
block|}
block|,
comment|/* ret */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0x3
block|}
block|}
block|,
comment|/* mul */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xd0
block|}
block|}
block|,
comment|/* div */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xc0
block|}
block|}
block|,
comment|/* sdiv */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xc8
block|}
block|}
block|,
comment|/* sdivlh */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xe8
block|}
block|}
block|,
comment|/* divlh */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xe0
block|}
block|}
block|,
comment|/* reset */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xf
block|}
block|}
block|,
comment|/* nop */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0x0
block|}
block|}
block|,
comment|/* halt */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0x8
block|}
block|}
block|,
comment|/* hold */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xa
block|}
block|}
block|,
comment|/* holdx */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0xb
block|}
block|}
block|,
comment|/* brk */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0x5
block|}
block|}
block|,
comment|/* --unused-- */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_iret
block|,
block|{
literal|0x1
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_undef
undef|#
directive|undef
name|OPERAND
end_undef

begin_undef
undef|#
directive|undef
name|MNEM
end_undef

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_comment
comment|/* Formats for ALIAS macro-insns.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& xstormy16_cgen_ifld_table[XSTORMY16_##f]
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|F
parameter_list|(
name|f
parameter_list|)
value|& xstormy16_cgen_ifld_table[XSTORMY16_
comment|/**/
value|f]
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movimm8
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xff00
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movgrimm8
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xf100
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RM
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2M
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM8
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_movgrimm16
init|=
block|{
literal|32
block|,
literal|32
block|,
literal|0xfff00000
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM16
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_incgr
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfff0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IFMT
name|ifmt_decgr
init|=
block|{
literal|16
block|,
literal|16
block|,
literal|0xfff0
block|,
block|{
block|{
name|F
argument_list|(
argument|F_OP1
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_OP3A
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_IMM2
argument_list|)
block|}
block|,
block|{
name|F
argument_list|(
argument|F_RD
argument_list|)
block|}
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|F
end_undef

begin_comment
comment|/* Each non-simple macro entry points to an array of expansion possibilities.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XSTORMY16_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XSTORMY16_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_define
define|#
directive|define
name|MNEM
value|CGEN_SYNTAX_MNEMONIC
end_define

begin_comment
comment|/* syntax value for mnemonic */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_comment
comment|/* The macro instruction table.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|xstormy16_cgen_macro_insn_table
index|[]
init|=
block|{
comment|/* mov Rx,#$imm8 */
block|{
operator|-
literal|1
block|,
literal|"movimm8"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov $Rm,#$imm8small */
block|{
operator|-
literal|1
block|,
literal|"movgrimm8"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov $Rd,#$imm16 */
block|{
operator|-
literal|1
block|,
literal|"movgrimm16"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* inc $Rd */
block|{
operator|-
literal|1
block|,
literal|"incgr"
block|,
literal|"inc"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* dec $Rd */
block|{
operator|-
literal|1
block|,
literal|"decgr"
block|,
literal|"dec"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ALIAS
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The macro instruction opcode table.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_OPCODE
name|xstormy16_cgen_macro_insn_opcode_table
index|[]
init|=
block|{
comment|/* mov Rx,#$imm8 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
literal|'R'
block|,
literal|'x'
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movimm8
block|,
block|{
literal|0x4700
block|}
block|}
block|,
comment|/* mov $Rm,#$imm8small */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RM
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM8SMALL
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrimm8
block|,
block|{
literal|0x2100
block|}
block|}
block|,
comment|/* mov $Rd,#$imm16 */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|','
block|,
literal|'#'
block|,
name|OP
argument_list|(
name|IMM16
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_movgrimm16
block|,
block|{
literal|0x31300000
block|}
block|}
block|,
comment|/* inc $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_incgr
block|,
block|{
literal|0x3000
block|}
block|}
block|,
comment|/* dec $Rd */
block|{
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
block|{
name|MNEM
block|,
literal|' '
block|,
name|OP
argument_list|(
name|RD
argument_list|)
block|,
literal|0
block|}
block|}
block|,
operator|&
name|ifmt_decgr
block|,
block|{
literal|0x3040
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_undef
undef|#
directive|undef
name|OPERAND
end_undef

begin_undef
undef|#
directive|undef
name|MNEM
end_undef

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_ASM_HASH_P
end_ifndef

begin_define
define|#
directive|define
name|CGEN_ASM_HASH_P
parameter_list|(
name|insn
parameter_list|)
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_DIS_HASH_P
end_ifndef

begin_define
define|#
directive|define
name|CGEN_DIS_HASH_P
parameter_list|(
name|insn
parameter_list|)
value|1
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* Return non-zero if INSN is to be added to the hash table.    Targets are free to override CGEN_{ASM,DIS}_HASH_P in the .opc file.  */
end_comment

begin_function
specifier|static
name|int
name|asm_hash_insn_p
parameter_list|(
name|insn
parameter_list|)
specifier|const
name|CGEN_INSN
modifier|*
name|insn
name|ATTRIBUTE_UNUSED
decl_stmt|;
block|{
return|return
name|CGEN_ASM_HASH_P
argument_list|(
name|insn
argument_list|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|dis_hash_insn_p
parameter_list|(
name|insn
parameter_list|)
specifier|const
name|CGEN_INSN
modifier|*
name|insn
decl_stmt|;
block|{
comment|/* If building the hash table and the NO-DIS attribute is present,      ignore.  */
if|if
condition|(
name|CGEN_INSN_ATTR_VALUE
argument_list|(
name|insn
argument_list|,
name|CGEN_INSN_NO_DIS
argument_list|)
condition|)
return|return
literal|0
return|;
return|return
name|CGEN_DIS_HASH_P
argument_list|(
name|insn
argument_list|)
return|;
block|}
end_function

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_ASM_HASH
end_ifndef

begin_define
define|#
directive|define
name|CGEN_ASM_HASH_SIZE
value|127
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|CGEN_MNEMONIC_OPERANDS
end_ifdef

begin_define
define|#
directive|define
name|CGEN_ASM_HASH
parameter_list|(
name|mnem
parameter_list|)
value|(*(unsigned char *) (mnem) % CGEN_ASM_HASH_SIZE)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CGEN_ASM_HASH
parameter_list|(
name|mnem
parameter_list|)
value|(*(unsigned char *) (mnem) % CGEN_ASM_HASH_SIZE)
end_define

begin_comment
comment|/*FIXME*/
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* It doesn't make much sense to provide a default here,    but while this is under development we do.    BUFFER is a pointer to the bytes of the insn, target order.    VALUE is the first base_insn_bitsize bits as an int in host order.  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|CGEN_DIS_HASH
end_ifndef

begin_define
define|#
directive|define
name|CGEN_DIS_HASH_SIZE
value|256
end_define

begin_define
define|#
directive|define
name|CGEN_DIS_HASH
parameter_list|(
name|buf
parameter_list|,
name|value
parameter_list|)
value|(*(unsigned char *) (buf))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* The result is the hash value of the insn.    Targets are free to override CGEN_{ASM,DIS}_HASH in the .opc file.  */
end_comment

begin_function
specifier|static
name|unsigned
name|int
name|asm_hash_insn
parameter_list|(
name|mnem
parameter_list|)
specifier|const
name|char
modifier|*
name|mnem
decl_stmt|;
block|{
return|return
name|CGEN_ASM_HASH
argument_list|(
name|mnem
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* BUF is a pointer to the bytes of the insn, target order.    VALUE is the first base_insn_bitsize bits as an int in host order.  */
end_comment

begin_function
specifier|static
name|unsigned
name|int
name|dis_hash_insn
parameter_list|(
name|buf
parameter_list|,
name|value
parameter_list|)
specifier|const
name|char
modifier|*
name|buf
name|ATTRIBUTE_UNUSED
decl_stmt|;
name|CGEN_INSN_INT
name|value
name|ATTRIBUTE_UNUSED
decl_stmt|;
block|{
return|return
name|CGEN_DIS_HASH
argument_list|(
name|buf
argument_list|,
name|value
argument_list|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|void
name|set_fields_bitsize
name|PARAMS
argument_list|(
operator|(
name|CGEN_FIELDS
operator|*
operator|,
name|int
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Set the recorded length of the insn in the CGEN_FIELDS struct.  */
end_comment

begin_function
specifier|static
name|void
name|set_fields_bitsize
parameter_list|(
name|fields
parameter_list|,
name|size
parameter_list|)
name|CGEN_FIELDS
modifier|*
name|fields
decl_stmt|;
name|int
name|size
decl_stmt|;
block|{
name|CGEN_FIELDS_BITSIZE
argument_list|(
name|fields
argument_list|)
operator|=
name|size
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Function to call before using the operand instance table.    This plugs the opcode entries and macro instructions into the cpu table.  */
end_comment

begin_function
name|void
name|xstormy16_cgen_init_opcode_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_DESC
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|num_macros
init|=
operator|(
sizeof|sizeof
argument_list|(
name|xstormy16_cgen_macro_insn_table
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|xstormy16_cgen_macro_insn_table
index|[
literal|0
index|]
argument_list|)
operator|)
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|xstormy16_cgen_macro_insn_table
index|[
literal|0
index|]
decl_stmt|;
specifier|const
name|CGEN_OPCODE
modifier|*
name|oc
init|=
operator|&
name|xstormy16_cgen_macro_insn_opcode_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|xmalloc
argument_list|(
name|num_macros
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|num_macros
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|num_macros
condition|;
operator|++
name|i
control|)
block|{
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|insns
index|[
name|i
index|]
operator|.
name|opcode
operator|=
operator|&
name|oc
index|[
name|i
index|]
expr_stmt|;
name|xstormy16_cgen_build_insn_regex
argument_list|(
operator|&
name|insns
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|macro_insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
operator|=
name|num_macros
expr_stmt|;
name|oc
operator|=
operator|&
name|xstormy16_cgen_insn_opcode_table
index|[
literal|0
index|]
expr_stmt|;
name|insns
operator|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
block|{
name|insns
index|[
name|i
index|]
operator|.
name|opcode
operator|=
operator|&
name|oc
index|[
name|i
index|]
expr_stmt|;
name|xstormy16_cgen_build_insn_regex
argument_list|(
operator|&
name|insns
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
name|cd
operator|->
name|sizeof_fields
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_FIELDS
argument_list|)
expr_stmt|;
name|cd
operator|->
name|set_fields_bitsize
operator|=
name|set_fields_bitsize
expr_stmt|;
name|cd
operator|->
name|asm_hash_p
operator|=
name|asm_hash_insn_p
expr_stmt|;
name|cd
operator|->
name|asm_hash
operator|=
name|asm_hash_insn
expr_stmt|;
name|cd
operator|->
name|asm_hash_size
operator|=
name|CGEN_ASM_HASH_SIZE
expr_stmt|;
name|cd
operator|->
name|dis_hash_p
operator|=
name|dis_hash_insn_p
expr_stmt|;
name|cd
operator|->
name|dis_hash
operator|=
name|dis_hash_insn
expr_stmt|;
name|cd
operator|->
name|dis_hash_size
operator|=
name|CGEN_DIS_HASH_SIZE
expr_stmt|;
block|}
end_function

end_unit

