Fitter report for MAIN
Sat Oct 19 22:50:34 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+---------------------------------+------------------------------------------------+
; Fitter Status                   ; Successful - Sat Oct 19 22:50:34 2024          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; MAIN                                           ;
; Top-level Entity Name           ; MAIN                                           ;
; Family                          ; Cyclone V                                      ;
; Device                          ; 5CSXFC6D6F31C6                                 ;
; Timing Models                   ; Final                                          ;
; Logic utilization (in ALMs)     ; 97 / 41,910 ( < 1 % )                          ;
; Total registers                 ; 74                                             ;
; Total pins                      ; 204 / 499 ( 41 % )                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,048,576 / 5,662,720 ( 19 % )                 ;
; Total RAM Blocks                ; 128 / 553 ( 23 % )                             ;
; Total DSP Blocks                ; 1 / 112 ( < 1 % )                              ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                  ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                  ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                  ;
+---------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSXFC6D6F31C6                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                              ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk~inputCLKENA0                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[0]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[0]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[0]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[0]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[1]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[1]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[1]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[1]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[2]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[2]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[2]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[2]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[3]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[3]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[3]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[3]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[4]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[4]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[4]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[4]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[5]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[5]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[5]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[5]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[6]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[6]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[6]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[6]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[8]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[8]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[8]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[8]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[9]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; BY               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[9]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[9]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[9]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[0]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[0]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[0]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[0]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[1]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[1]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[1]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[1]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[2]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[2]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[2]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[2]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[3]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[3]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[3]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[3]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[5]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[5]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[5]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[5]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[6]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[6]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[6]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[6]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[7]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[7]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[7]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[7]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[8]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[8]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[8]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[8]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[9]                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac                                                                        ; AX               ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[9]                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[9]~_Duplicate_1                                                        ; Q                ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[9]~SCLR_LUT                                                  ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                               ;                  ;                       ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|out_address_reg_b[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|out_address_reg_b[0]~DUPLICATE ;                  ;                       ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|out_address_reg_b[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|out_address_reg_b[1]~DUPLICATE ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]~_Duplicate_1                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]~_Duplicate_1DUPLICATE                                               ;                  ;                       ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]~_Duplicate_1                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]~_Duplicate_1DUPLICATE                                               ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 726 ) ; 0.00 % ( 0 / 726 )         ; 0.00 % ( 0 / 726 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 726 ) ; 0.00 % ( 0 / 726 )         ; 0.00 % ( 0 / 726 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 726 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/output_files/MAIN.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 97 / 41,910           ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 97                    ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 104 / 41,910          ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 25                    ;       ;
;         [b] ALMs used for LUT logic                         ; 69                    ;       ;
;         [c] ALMs used for registers                         ; 10                    ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 7 / 41,910            ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41,910            ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 18 / 4,191            ; < 1 % ;
;     -- Logic LABs                                           ; 18                    ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 146                   ;       ;
;     -- 7 input functions                                    ; 0                     ;       ;
;     -- 6 input functions                                    ; 61                    ;       ;
;     -- 5 input functions                                    ; 6                     ;       ;
;     -- 4 input functions                                    ; 6                     ;       ;
;     -- <=3 input functions                                  ; 73                    ;       ;
; Combinational ALUT usage for route-throughs                 ; 3                     ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 74                    ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 69 / 83,820           ; < 1 % ;
;         -- Secondary logic registers                        ; 5 / 83,820            ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 70                    ;       ;
;         -- Routing optimization registers                   ; 4                     ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 204 / 499             ; 41 %  ;
;     -- Clock pins                                           ; 6 / 11                ; 55 %  ;
;     -- Dedicated input pins                                 ; 0 / 39                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 128 / 553             ; 23 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,048,576 / 5,662,720 ; 19 %  ;
; Total block memory implementation bits                      ; 1,310,720 / 5,662,720 ; 23 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 1 / 112               ; < 1 % ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.2% / 1.2% / 1.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 9.1% / 9.6% / 8.2%    ;       ;
; Maximum fan-out                                             ; 1792                  ;       ;
; Highest non-global fan-out                                  ; 1792                  ;       ;
; Total fan-out                                               ; 3569                  ;       ;
; Average fan-out                                             ; 4.69                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 97 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 97                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 104 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 25                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 69                    ; 0                              ;
;         [c] ALMs used for registers                         ; 10                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 7 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 18 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 18                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 146                   ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 61                    ; 0                              ;
;     -- 5 input functions                                    ; 6                     ; 0                              ;
;     -- 4 input functions                                    ; 6                     ; 0                              ;
;     -- <=3 input functions                                  ; 73                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 69 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 5 / 83820 ( < 1 % )   ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 70                    ; 0                              ;
;         -- Routing optimization registers                   ; 4                     ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 204                   ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 1048576               ; 0                              ;
; Total block memory implementation bits                      ; 1310720               ; 0                              ;
; M10K block                                                  ; 128 / 553 ( 23 % )    ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 1 / 112 ( < 1 % )     ; 0 / 112 ( 0 % )                ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 9074                  ; 0                              ;
;     -- Registered Connections                               ; 2255                  ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 69                    ; 0                              ;
;     -- Output Ports                                         ; 135                   ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk        ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 180                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; data_a[0]  ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[10] ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[11] ; W15   ; 3B       ; 40           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[12] ; V18   ; 4A       ; 80           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[13] ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[14] ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[15] ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[16] ; W17   ; 4A       ; 60           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[17] ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[18] ; AB15  ; 3B       ; 28           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[19] ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[1]  ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[20] ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[21] ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[22] ; W20   ; 5A       ; 89           ; 6            ; 3            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[23] ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[24] ; AG28  ; 5A       ; 89           ; 13           ; 37           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[25] ; V23   ; 5A       ; 89           ; 15           ; 3            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[26] ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[27] ; AF13  ; 3B       ; 22           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[28] ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[29] ; AG15  ; 3B       ; 38           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[2]  ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[30] ; AA28  ; 5B       ; 89           ; 21           ; 54           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[31] ; AB26  ; 5A       ; 89           ; 9            ; 54           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[3]  ; AH12  ; 3B       ; 38           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[4]  ; AE27  ; 5A       ; 89           ; 11           ; 77           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[5]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[6]  ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[7]  ; AA26  ; 5B       ; 89           ; 23           ; 3            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[8]  ; V17   ; 4A       ; 60           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_a[9]  ; AE29  ; 5B       ; 89           ; 23           ; 37           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[0]  ; AD26  ; 5A       ; 89           ; 16           ; 3            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[10] ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[11] ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[12] ; Y21   ; 5A       ; 89           ; 6            ; 20           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[13] ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[14] ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[15] ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[16] ; W19   ; 4A       ; 80           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[17] ; AC14  ; 3B       ; 28           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[18] ; AF11  ; 3B       ; 18           ; 0            ; 40           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[19] ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[1]  ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[20] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[21] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[22] ; AD25  ; 5A       ; 89           ; 4            ; 43           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[23] ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[24] ; W24   ; 5A       ; 89           ; 15           ; 20           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[25] ; AC27  ; 5A       ; 89           ; 16           ; 20           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[26] ; AG13  ; 3B       ; 26           ; 0            ; 57           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[27] ; AD14  ; 3B       ; 24           ; 0            ; 0            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[28] ; W21   ; 5A       ; 89           ; 8            ; 3            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[29] ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[2]  ; AK13  ; 3B       ; 36           ; 0            ; 51           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[30] ; AB28  ; 5B       ; 89           ; 21           ; 37           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[31] ; AB23  ; 5A       ; 89           ; 9            ; 20           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[3]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[4]  ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[5]  ; AK12  ; 3B       ; 36           ; 0            ; 34           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[6]  ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[7]  ; AD29  ; 5B       ; 89           ; 23           ; 54           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[8]  ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; data_b[9]  ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; reset      ; F8    ; 8A       ; 2            ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switch     ; AA30  ; 5B       ; 89           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; wren_a     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; wren_b     ; AH30  ; 5A       ; 89           ; 16           ; 37           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; address_a[0]  ; A6    ; 8A       ; 26           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[10] ; C5    ; 8A       ; 22           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[11] ; C8    ; 8A       ; 30           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[12] ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[13] ; AC23  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[14] ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[15] ; AB21  ; 4A       ; 88           ; 0            ; 18           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[16] ; AF5   ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[1]  ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[2]  ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[3]  ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[4]  ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[5]  ; K8    ; 8A       ; 8            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[6]  ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[7]  ; H7    ; 8A       ; 16           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[8]  ; AF4   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_a[9]  ; E3    ; 8A       ; 8            ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[0]  ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[10] ; AA19  ; 4A       ; 72           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[11] ; AG22  ; 4A       ; 66           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[12] ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[13] ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[14] ; AF16  ; 4A       ; 52           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[15] ; C9    ; 8A       ; 28           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[16] ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[1]  ; AH10  ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[2]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[3]  ; AK8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[4]  ; AK7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[5]  ; AF21  ; 4A       ; 70           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[6]  ; AG21  ; 4A       ; 54           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[7]  ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[8]  ; Y18   ; 4A       ; 72           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; address_b[9]  ; AH7   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; blank_b       ; AK22  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[0]       ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[1]       ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[2]       ; AH20  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[3]       ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[4]       ; AH19  ; 4A       ; 58           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[5]       ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[6]       ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; blue[7]       ; AK16  ; 4A       ; 54           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; byteena_a[0]  ; F9    ; 8A       ; 2            ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_a[1]  ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_a[2]  ; E6    ; 8A       ; 4            ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_a[3]  ; D4    ; 8A       ; 10           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_b[0]  ; AF24  ; 4A       ; 74           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_b[1]  ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_b[2]  ; AE16  ; 4A       ; 52           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; byteena_b[3]  ; AF23  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; green[0]      ; AK26  ; 4A       ; 76           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[1]      ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[2]      ; AH25  ; 4A       ; 78           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[3]      ; AK24  ; 4A       ; 72           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[4]      ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[5]      ; AH24  ; 4A       ; 64           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[6]      ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; green[7]      ; AH23  ; 4A       ; 70           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; hsync         ; AK19  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; q_a[0]        ; AG18  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[10]       ; AH9   ; 3B       ; 18           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[11]       ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[12]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[13]       ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[14]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[15]       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[16]       ; A10   ; 8A       ; 38           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[17]       ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[18]       ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[19]       ; AD20  ; 4A       ; 82           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[1]        ; AC18  ; 4A       ; 64           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[20]       ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[21]       ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[22]       ; AE22  ; 4A       ; 78           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[23]       ; AF18  ; 4A       ; 50           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[24]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[25]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[26]       ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[27]       ; AG10  ; 3B       ; 18           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[28]       ; AF20  ; 4A       ; 70           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[29]       ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[2]        ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[30]       ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[31]       ; AG25  ; 4A       ; 78           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[3]        ; AK11  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[4]        ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[5]        ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[6]        ; AB17  ; 4A       ; 56           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[7]        ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[8]        ; AH17  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_a[9]        ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[0]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[10]       ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[11]       ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[12]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[13]       ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[14]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[15]       ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[16]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[17]       ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[18]       ; AA16  ; 4A       ; 56           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[19]       ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[1]        ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[20]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[21]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[22]       ; AH22  ; 4A       ; 66           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[23]       ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[24]       ; AE17  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[25]       ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[26]       ; AG17  ; 4A       ; 50           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[27]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[28]       ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[29]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[2]        ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[30]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[31]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[3]        ; H15   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[4]        ; AG8   ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[5]        ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[6]        ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[7]        ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[8]        ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; q_b[9]        ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; red[0]        ; AK29  ; 4A       ; 82           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[1]        ; AK28  ; 4A       ; 82           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[2]        ; AK27  ; 4A       ; 80           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[3]        ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[4]        ; AH27  ; 4A       ; 84           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[5]        ; AF26  ; 4A       ; 86           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[6]        ; AG26  ; 4A       ; 84           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; red[7]        ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sync_b        ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vgaclk        ; AK21  ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vsync         ; AK18  ; 4A       ; 58           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 18 / 32 ( 56 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 48 / 48 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 74 / 80 ( 93 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 28 / 32 ( 88 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 12 / 16 ( 75 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 24 / 80 ( 30 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; address_a[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; q_a[16]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ; 463        ; 8A             ; q_a[7]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; q_b[5]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; q_b[2]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; q_a[21]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; data_b[11]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; data_a[10]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; q_b[18]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; data_b[20]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; address_b[10]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; q_b[12]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; q_b[29]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; data_a[7]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; data_a[30]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; switch                          ; input  ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; q_b[11]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; q_a[26]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; data_a[18]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; q_a[6]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; address_a[15]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; q_b[21]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; data_b[31]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; q_b[7]                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; data_a[31]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; address_a[14]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; data_b[30]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; q_a[30]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ; 35         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; data_b[10]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; data_b[17]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; q_a[1]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; data_a[14]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; address_a[13]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; data_b[25]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; data_b[9]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; data_a[0]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; q_b[9]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; q_a[5]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; data_b[27]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; data_b[14]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; data_b[4]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; q_a[19]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; data_b[22]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; data_b[0]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; data_a[28]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; data_b[7]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; data_a[13]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; q_a[20]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; byteena_b[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; q_b[24]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; data_a[20]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; data_b[6]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; q_a[22]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; wren_a                          ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; q_b[20]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; data_a[4]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; q_b[27]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; data_a[9]                       ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; address_a[8]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; address_a[16]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; q_b[6]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; q_a[17]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; data_b[18]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; data_a[27]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; clk                             ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; q_b[0]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; address_b[14]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; q_a[23]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; data_a[19]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; q_a[28]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; address_b[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; byteena_b[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; byteena_b[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; data_b[19]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; red[5]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; q_b[14]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; q_a[24]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; q_a[4]                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; q_b[17]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; q_b[28]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; q_b[15]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; q_a[11]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; q_b[4]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; q_a[27]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; q_a[29]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; data_b[21]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; data_b[26]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; data_a[29]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; data_a[23]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; q_b[26]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; q_a[0]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; data_a[1]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; address_b[6]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; address_b[11]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; data_b[1]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; q_a[31]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; red[6]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; data_a[24]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; q_a[25]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; q_a[2]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; q_b[19]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; address_b[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; q_a[15]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; q_a[10]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; address_b[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; data_a[3]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; address_b[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; address_b[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; data_b[3]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; q_a[8]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; data_b[8]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; blue[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; blue[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; q_b[22]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; green[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; green[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; green[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; red[4]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; q_a[12]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; wren_b                          ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; q_a[18]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; q_b[13]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; data_a[26]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; data_a[21]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; data_b[15]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; data_b[13]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; data_a[2]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; address_b[12]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; address_b[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; data_b[29]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; q_b[25]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; blue[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; blue[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; blue[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; blue[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; blue[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; sync_b                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; green[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; green[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; red[7]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; red[3]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; q_a[13]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; q_a[9]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; byteena_b[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; data_a[15]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; address_b[4]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; address_b[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; data_a[17]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; q_a[3]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; data_b[5]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; data_b[2]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; data_a[5]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; blue[7]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; vsync                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; hsync                           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; vgaclk                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; blank_b                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; green[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; green[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; green[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; red[2]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; red[1]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; red[0]                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; q_b[10]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; address_a[10]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; address_a[11]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 485        ; 8A             ; address_b[15]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; byteena_a[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; address_b[16]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; address_a[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; byteena_a[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; reset                           ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F9       ; 534        ; 8A             ; byteena_a[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; byteena_a[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; address_a[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; address_a[4]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; address_a[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; q_b[23]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; address_a[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; address_a[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; q_b[3]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; address_a[12]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; address_a[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; q_b[8]                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; data_a[8]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; data_a[12]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; data_a[25]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; address_a[6]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L            ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L            ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; data_a[11]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; q_b[31]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; data_a[16]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; data_b[16]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; data_a[22]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; data_b[28]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; q_b[1]                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; data_b[24]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; q_a[14]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L            ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; data_b[23]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; data_a[6]                       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; address_b[8]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; q_b[16]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; data_b[12]                      ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; q_b[30]                         ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; address_b[13]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; reset         ; Incomplete set of assignments ;
; switch        ; Incomplete set of assignments ;
; vgaclk        ; Incomplete set of assignments ;
; hsync         ; Incomplete set of assignments ;
; vsync         ; Incomplete set of assignments ;
; sync_b        ; Incomplete set of assignments ;
; blank_b       ; Incomplete set of assignments ;
; red[0]        ; Incomplete set of assignments ;
; red[1]        ; Incomplete set of assignments ;
; red[2]        ; Incomplete set of assignments ;
; red[3]        ; Incomplete set of assignments ;
; red[4]        ; Incomplete set of assignments ;
; red[5]        ; Incomplete set of assignments ;
; red[6]        ; Incomplete set of assignments ;
; red[7]        ; Incomplete set of assignments ;
; green[0]      ; Incomplete set of assignments ;
; green[1]      ; Incomplete set of assignments ;
; green[2]      ; Incomplete set of assignments ;
; green[3]      ; Incomplete set of assignments ;
; green[4]      ; Incomplete set of assignments ;
; green[5]      ; Incomplete set of assignments ;
; green[6]      ; Incomplete set of assignments ;
; green[7]      ; Incomplete set of assignments ;
; blue[0]       ; Incomplete set of assignments ;
; blue[1]       ; Incomplete set of assignments ;
; blue[2]       ; Incomplete set of assignments ;
; blue[3]       ; Incomplete set of assignments ;
; blue[4]       ; Incomplete set of assignments ;
; blue[5]       ; Incomplete set of assignments ;
; blue[6]       ; Incomplete set of assignments ;
; blue[7]       ; Incomplete set of assignments ;
; q_a[0]        ; Incomplete set of assignments ;
; q_a[1]        ; Incomplete set of assignments ;
; q_a[2]        ; Incomplete set of assignments ;
; q_a[3]        ; Incomplete set of assignments ;
; q_a[4]        ; Incomplete set of assignments ;
; q_a[5]        ; Incomplete set of assignments ;
; q_a[6]        ; Incomplete set of assignments ;
; q_a[7]        ; Incomplete set of assignments ;
; q_a[8]        ; Incomplete set of assignments ;
; q_a[9]        ; Incomplete set of assignments ;
; q_a[10]       ; Incomplete set of assignments ;
; q_a[11]       ; Incomplete set of assignments ;
; q_a[12]       ; Incomplete set of assignments ;
; q_a[13]       ; Incomplete set of assignments ;
; q_a[14]       ; Incomplete set of assignments ;
; q_a[15]       ; Incomplete set of assignments ;
; q_a[16]       ; Incomplete set of assignments ;
; q_a[17]       ; Incomplete set of assignments ;
; q_a[18]       ; Incomplete set of assignments ;
; q_a[19]       ; Incomplete set of assignments ;
; q_a[20]       ; Incomplete set of assignments ;
; q_a[21]       ; Incomplete set of assignments ;
; q_a[22]       ; Incomplete set of assignments ;
; q_a[23]       ; Incomplete set of assignments ;
; q_a[24]       ; Incomplete set of assignments ;
; q_a[25]       ; Incomplete set of assignments ;
; q_a[26]       ; Incomplete set of assignments ;
; q_a[27]       ; Incomplete set of assignments ;
; q_a[28]       ; Incomplete set of assignments ;
; q_a[29]       ; Incomplete set of assignments ;
; q_a[30]       ; Incomplete set of assignments ;
; q_a[31]       ; Incomplete set of assignments ;
; q_b[0]        ; Incomplete set of assignments ;
; q_b[1]        ; Incomplete set of assignments ;
; q_b[2]        ; Incomplete set of assignments ;
; q_b[3]        ; Incomplete set of assignments ;
; q_b[4]        ; Incomplete set of assignments ;
; q_b[5]        ; Incomplete set of assignments ;
; q_b[6]        ; Incomplete set of assignments ;
; q_b[7]        ; Incomplete set of assignments ;
; q_b[8]        ; Incomplete set of assignments ;
; q_b[9]        ; Incomplete set of assignments ;
; q_b[10]       ; Incomplete set of assignments ;
; q_b[11]       ; Incomplete set of assignments ;
; q_b[12]       ; Incomplete set of assignments ;
; q_b[13]       ; Incomplete set of assignments ;
; q_b[14]       ; Incomplete set of assignments ;
; q_b[15]       ; Incomplete set of assignments ;
; q_b[16]       ; Incomplete set of assignments ;
; q_b[17]       ; Incomplete set of assignments ;
; q_b[18]       ; Incomplete set of assignments ;
; q_b[19]       ; Incomplete set of assignments ;
; q_b[20]       ; Incomplete set of assignments ;
; q_b[21]       ; Incomplete set of assignments ;
; q_b[22]       ; Incomplete set of assignments ;
; q_b[23]       ; Incomplete set of assignments ;
; q_b[24]       ; Incomplete set of assignments ;
; q_b[25]       ; Incomplete set of assignments ;
; q_b[26]       ; Incomplete set of assignments ;
; q_b[27]       ; Incomplete set of assignments ;
; q_b[28]       ; Incomplete set of assignments ;
; q_b[29]       ; Incomplete set of assignments ;
; q_b[30]       ; Incomplete set of assignments ;
; q_b[31]       ; Incomplete set of assignments ;
; address_a[0]  ; Incomplete set of assignments ;
; address_a[1]  ; Incomplete set of assignments ;
; address_a[2]  ; Incomplete set of assignments ;
; address_a[3]  ; Incomplete set of assignments ;
; address_a[4]  ; Incomplete set of assignments ;
; address_a[5]  ; Incomplete set of assignments ;
; address_a[6]  ; Incomplete set of assignments ;
; address_a[7]  ; Incomplete set of assignments ;
; address_a[8]  ; Incomplete set of assignments ;
; address_a[9]  ; Incomplete set of assignments ;
; address_a[10] ; Incomplete set of assignments ;
; address_a[11] ; Incomplete set of assignments ;
; address_a[12] ; Incomplete set of assignments ;
; address_a[13] ; Incomplete set of assignments ;
; address_a[14] ; Incomplete set of assignments ;
; address_a[15] ; Incomplete set of assignments ;
; address_a[16] ; Incomplete set of assignments ;
; address_b[0]  ; Incomplete set of assignments ;
; address_b[1]  ; Incomplete set of assignments ;
; address_b[2]  ; Incomplete set of assignments ;
; address_b[3]  ; Incomplete set of assignments ;
; address_b[4]  ; Incomplete set of assignments ;
; address_b[5]  ; Incomplete set of assignments ;
; address_b[6]  ; Incomplete set of assignments ;
; address_b[7]  ; Incomplete set of assignments ;
; address_b[8]  ; Incomplete set of assignments ;
; address_b[9]  ; Incomplete set of assignments ;
; address_b[10] ; Incomplete set of assignments ;
; address_b[11] ; Incomplete set of assignments ;
; address_b[12] ; Incomplete set of assignments ;
; address_b[13] ; Incomplete set of assignments ;
; address_b[14] ; Incomplete set of assignments ;
; address_b[15] ; Incomplete set of assignments ;
; address_b[16] ; Incomplete set of assignments ;
; byteena_a[0]  ; Incomplete set of assignments ;
; byteena_a[1]  ; Incomplete set of assignments ;
; byteena_a[2]  ; Incomplete set of assignments ;
; byteena_a[3]  ; Incomplete set of assignments ;
; byteena_b[0]  ; Incomplete set of assignments ;
; byteena_b[1]  ; Incomplete set of assignments ;
; byteena_b[2]  ; Incomplete set of assignments ;
; byteena_b[3]  ; Incomplete set of assignments ;
; clk           ; Incomplete set of assignments ;
; wren_a        ; Incomplete set of assignments ;
; wren_b        ; Incomplete set of assignments ;
; data_a[0]     ; Incomplete set of assignments ;
; data_b[0]     ; Incomplete set of assignments ;
; data_a[1]     ; Incomplete set of assignments ;
; data_b[1]     ; Incomplete set of assignments ;
; data_a[2]     ; Incomplete set of assignments ;
; data_b[2]     ; Incomplete set of assignments ;
; data_a[3]     ; Incomplete set of assignments ;
; data_b[3]     ; Incomplete set of assignments ;
; data_a[4]     ; Incomplete set of assignments ;
; data_b[4]     ; Incomplete set of assignments ;
; data_a[5]     ; Incomplete set of assignments ;
; data_b[5]     ; Incomplete set of assignments ;
; data_a[6]     ; Incomplete set of assignments ;
; data_b[6]     ; Incomplete set of assignments ;
; data_a[7]     ; Incomplete set of assignments ;
; data_b[7]     ; Incomplete set of assignments ;
; data_a[8]     ; Incomplete set of assignments ;
; data_b[8]     ; Incomplete set of assignments ;
; data_a[9]     ; Incomplete set of assignments ;
; data_b[9]     ; Incomplete set of assignments ;
; data_a[10]    ; Incomplete set of assignments ;
; data_b[10]    ; Incomplete set of assignments ;
; data_a[11]    ; Incomplete set of assignments ;
; data_b[11]    ; Incomplete set of assignments ;
; data_a[12]    ; Incomplete set of assignments ;
; data_b[12]    ; Incomplete set of assignments ;
; data_a[13]    ; Incomplete set of assignments ;
; data_b[13]    ; Incomplete set of assignments ;
; data_a[14]    ; Incomplete set of assignments ;
; data_b[14]    ; Incomplete set of assignments ;
; data_a[15]    ; Incomplete set of assignments ;
; data_b[15]    ; Incomplete set of assignments ;
; data_a[16]    ; Incomplete set of assignments ;
; data_b[16]    ; Incomplete set of assignments ;
; data_a[17]    ; Incomplete set of assignments ;
; data_b[17]    ; Incomplete set of assignments ;
; data_a[18]    ; Incomplete set of assignments ;
; data_b[18]    ; Incomplete set of assignments ;
; data_a[19]    ; Incomplete set of assignments ;
; data_b[19]    ; Incomplete set of assignments ;
; data_a[20]    ; Incomplete set of assignments ;
; data_b[20]    ; Incomplete set of assignments ;
; data_a[21]    ; Incomplete set of assignments ;
; data_b[21]    ; Incomplete set of assignments ;
; data_a[22]    ; Incomplete set of assignments ;
; data_b[22]    ; Incomplete set of assignments ;
; data_a[23]    ; Incomplete set of assignments ;
; data_b[23]    ; Incomplete set of assignments ;
; data_a[24]    ; Incomplete set of assignments ;
; data_b[24]    ; Incomplete set of assignments ;
; data_a[25]    ; Incomplete set of assignments ;
; data_b[25]    ; Incomplete set of assignments ;
; data_a[26]    ; Incomplete set of assignments ;
; data_b[26]    ; Incomplete set of assignments ;
; data_a[27]    ; Incomplete set of assignments ;
; data_b[27]    ; Incomplete set of assignments ;
; data_a[28]    ; Incomplete set of assignments ;
; data_b[28]    ; Incomplete set of assignments ;
; data_a[29]    ; Incomplete set of assignments ;
; data_b[29]    ; Incomplete set of assignments ;
; data_a[30]    ; Incomplete set of assignments ;
; data_b[30]    ; Incomplete set of assignments ;
; data_a[31]    ; Incomplete set of assignments ;
; data_b[31]    ; Incomplete set of assignments ;
; reset         ; Missing location assignment   ;
; q_a[0]        ; Missing location assignment   ;
; q_a[1]        ; Missing location assignment   ;
; q_a[2]        ; Missing location assignment   ;
; q_a[3]        ; Missing location assignment   ;
; q_a[4]        ; Missing location assignment   ;
; q_a[5]        ; Missing location assignment   ;
; q_a[6]        ; Missing location assignment   ;
; q_a[7]        ; Missing location assignment   ;
; q_a[8]        ; Missing location assignment   ;
; q_a[9]        ; Missing location assignment   ;
; q_a[10]       ; Missing location assignment   ;
; q_a[11]       ; Missing location assignment   ;
; q_a[12]       ; Missing location assignment   ;
; q_a[13]       ; Missing location assignment   ;
; q_a[14]       ; Missing location assignment   ;
; q_a[15]       ; Missing location assignment   ;
; q_a[16]       ; Missing location assignment   ;
; q_a[17]       ; Missing location assignment   ;
; q_a[18]       ; Missing location assignment   ;
; q_a[19]       ; Missing location assignment   ;
; q_a[20]       ; Missing location assignment   ;
; q_a[21]       ; Missing location assignment   ;
; q_a[22]       ; Missing location assignment   ;
; q_a[23]       ; Missing location assignment   ;
; q_a[24]       ; Missing location assignment   ;
; q_a[25]       ; Missing location assignment   ;
; q_a[26]       ; Missing location assignment   ;
; q_a[27]       ; Missing location assignment   ;
; q_a[28]       ; Missing location assignment   ;
; q_a[29]       ; Missing location assignment   ;
; q_a[30]       ; Missing location assignment   ;
; q_a[31]       ; Missing location assignment   ;
; q_b[0]        ; Missing location assignment   ;
; q_b[1]        ; Missing location assignment   ;
; q_b[2]        ; Missing location assignment   ;
; q_b[3]        ; Missing location assignment   ;
; q_b[4]        ; Missing location assignment   ;
; q_b[5]        ; Missing location assignment   ;
; q_b[6]        ; Missing location assignment   ;
; q_b[7]        ; Missing location assignment   ;
; q_b[8]        ; Missing location assignment   ;
; q_b[9]        ; Missing location assignment   ;
; q_b[10]       ; Missing location assignment   ;
; q_b[11]       ; Missing location assignment   ;
; q_b[12]       ; Missing location assignment   ;
; q_b[13]       ; Missing location assignment   ;
; q_b[14]       ; Missing location assignment   ;
; q_b[15]       ; Missing location assignment   ;
; q_b[16]       ; Missing location assignment   ;
; q_b[17]       ; Missing location assignment   ;
; q_b[18]       ; Missing location assignment   ;
; q_b[19]       ; Missing location assignment   ;
; q_b[20]       ; Missing location assignment   ;
; q_b[21]       ; Missing location assignment   ;
; q_b[22]       ; Missing location assignment   ;
; q_b[23]       ; Missing location assignment   ;
; q_b[24]       ; Missing location assignment   ;
; q_b[25]       ; Missing location assignment   ;
; q_b[26]       ; Missing location assignment   ;
; q_b[27]       ; Missing location assignment   ;
; q_b[28]       ; Missing location assignment   ;
; q_b[29]       ; Missing location assignment   ;
; q_b[30]       ; Missing location assignment   ;
; q_b[31]       ; Missing location assignment   ;
; address_a[0]  ; Missing location assignment   ;
; address_a[1]  ; Missing location assignment   ;
; address_a[2]  ; Missing location assignment   ;
; address_a[3]  ; Missing location assignment   ;
; address_a[4]  ; Missing location assignment   ;
; address_a[5]  ; Missing location assignment   ;
; address_a[6]  ; Missing location assignment   ;
; address_a[7]  ; Missing location assignment   ;
; address_a[8]  ; Missing location assignment   ;
; address_a[9]  ; Missing location assignment   ;
; address_a[10] ; Missing location assignment   ;
; address_a[11] ; Missing location assignment   ;
; address_a[12] ; Missing location assignment   ;
; address_a[13] ; Missing location assignment   ;
; address_a[14] ; Missing location assignment   ;
; address_a[15] ; Missing location assignment   ;
; address_a[16] ; Missing location assignment   ;
; address_b[0]  ; Missing location assignment   ;
; address_b[1]  ; Missing location assignment   ;
; address_b[2]  ; Missing location assignment   ;
; address_b[3]  ; Missing location assignment   ;
; address_b[4]  ; Missing location assignment   ;
; address_b[5]  ; Missing location assignment   ;
; address_b[6]  ; Missing location assignment   ;
; address_b[7]  ; Missing location assignment   ;
; address_b[8]  ; Missing location assignment   ;
; address_b[9]  ; Missing location assignment   ;
; address_b[10] ; Missing location assignment   ;
; address_b[11] ; Missing location assignment   ;
; address_b[12] ; Missing location assignment   ;
; address_b[13] ; Missing location assignment   ;
; address_b[14] ; Missing location assignment   ;
; address_b[15] ; Missing location assignment   ;
; address_b[16] ; Missing location assignment   ;
; byteena_a[0]  ; Missing location assignment   ;
; byteena_a[1]  ; Missing location assignment   ;
; byteena_a[2]  ; Missing location assignment   ;
; byteena_a[3]  ; Missing location assignment   ;
; byteena_b[0]  ; Missing location assignment   ;
; byteena_b[1]  ; Missing location assignment   ;
; byteena_b[2]  ; Missing location assignment   ;
; byteena_b[3]  ; Missing location assignment   ;
; wren_a        ; Missing location assignment   ;
; wren_b        ; Missing location assignment   ;
; data_a[0]     ; Missing location assignment   ;
; data_b[0]     ; Missing location assignment   ;
; data_a[1]     ; Missing location assignment   ;
; data_b[1]     ; Missing location assignment   ;
; data_a[2]     ; Missing location assignment   ;
; data_b[2]     ; Missing location assignment   ;
; data_a[3]     ; Missing location assignment   ;
; data_b[3]     ; Missing location assignment   ;
; data_a[4]     ; Missing location assignment   ;
; data_b[4]     ; Missing location assignment   ;
; data_a[5]     ; Missing location assignment   ;
; data_b[5]     ; Missing location assignment   ;
; data_a[6]     ; Missing location assignment   ;
; data_b[6]     ; Missing location assignment   ;
; data_a[7]     ; Missing location assignment   ;
; data_b[7]     ; Missing location assignment   ;
; data_a[8]     ; Missing location assignment   ;
; data_b[8]     ; Missing location assignment   ;
; data_a[9]     ; Missing location assignment   ;
; data_b[9]     ; Missing location assignment   ;
; data_a[10]    ; Missing location assignment   ;
; data_b[10]    ; Missing location assignment   ;
; data_a[11]    ; Missing location assignment   ;
; data_b[11]    ; Missing location assignment   ;
; data_a[12]    ; Missing location assignment   ;
; data_b[12]    ; Missing location assignment   ;
; data_a[13]    ; Missing location assignment   ;
; data_b[13]    ; Missing location assignment   ;
; data_a[14]    ; Missing location assignment   ;
; data_b[14]    ; Missing location assignment   ;
; data_a[15]    ; Missing location assignment   ;
; data_b[15]    ; Missing location assignment   ;
; data_a[16]    ; Missing location assignment   ;
; data_b[16]    ; Missing location assignment   ;
; data_a[17]    ; Missing location assignment   ;
; data_b[17]    ; Missing location assignment   ;
; data_a[18]    ; Missing location assignment   ;
; data_b[18]    ; Missing location assignment   ;
; data_a[19]    ; Missing location assignment   ;
; data_b[19]    ; Missing location assignment   ;
; data_a[20]    ; Missing location assignment   ;
; data_b[20]    ; Missing location assignment   ;
; data_a[21]    ; Missing location assignment   ;
; data_b[21]    ; Missing location assignment   ;
; data_a[22]    ; Missing location assignment   ;
; data_b[22]    ; Missing location assignment   ;
; data_a[23]    ; Missing location assignment   ;
; data_b[23]    ; Missing location assignment   ;
; data_a[24]    ; Missing location assignment   ;
; data_b[24]    ; Missing location assignment   ;
; data_a[25]    ; Missing location assignment   ;
; data_b[25]    ; Missing location assignment   ;
; data_a[26]    ; Missing location assignment   ;
; data_b[26]    ; Missing location assignment   ;
; data_a[27]    ; Missing location assignment   ;
; data_b[27]    ; Missing location assignment   ;
; data_a[28]    ; Missing location assignment   ;
; data_b[28]    ; Missing location assignment   ;
; data_a[29]    ; Missing location assignment   ;
; data_b[29]    ; Missing location assignment   ;
; data_a[30]    ; Missing location assignment   ;
; data_b[30]    ; Missing location assignment   ;
; data_a[31]    ; Missing location assignment   ;
; data_b[31]    ; Missing location assignment   ;
+---------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Entity Name     ; Library Name ;
+-----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MAIN                                         ; 96.5 (0.5)           ; 103.0 (0.5)                      ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 146 (1)             ; 74 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 1          ; 204  ; 0            ; |MAIN                                                                                                                   ; MAIN            ; work         ;
;    |PISA:pisa|                                ; 96.0 (0.0)           ; 102.5 (0.0)                      ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (0)             ; 74 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 1          ; 0    ; 0            ; |MAIN|PISA:pisa                                                                                                         ; PISA            ; work         ;
;       |RAM_pixels:ram_pixels|                 ; 32.0 (0.0)           ; 32.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 6 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|RAM_pixels:ram_pixels                                                                                   ; RAM_pixels      ; work         ;
;          |altsyncram:altsyncram_component|    ; 32.0 (0.0)           ; 32.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 6 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component                                                   ; altsyncram      ; work         ;
;             |altsyncram_ceu2:auto_generated|  ; 32.0 (1.2)           ; 32.3 (1.8)                       ; 0.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 6 (6)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated                    ; altsyncram_ceu2 ; work         ;
;                |decode_tma:decode3|           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3 ; decode_tma      ; work         ;
;                |mux_qib:mux5|                 ; 28.5 (28.5)          ; 28.5 (28.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|mux_qib:mux5       ; mux_qib         ; work         ;
;       |vga:vga|                               ; 64.0 (0.0)           ; 70.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |MAIN|PISA:pisa|vga:vga                                                                                                 ; vga             ; work         ;
;          |draw_board:draw_board_inst|         ; 36.7 (36.7)          ; 40.9 (40.9)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (57)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |MAIN|PISA:pisa|vga:vga|draw_board:draw_board_inst                                                                      ; draw_board      ; work         ;
;          |pll:vgapll|                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|vga:vga|pll:vgapll                                                                                      ; pll             ; work         ;
;          |vga_controller:vga_controller_inst| ; 26.7 (26.7)          ; 28.4 (28.4)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |MAIN|PISA:pisa|vga:vga|vga_controller:vga_controller_inst                                                              ; vga_controller  ; work         ;
+-----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; reset         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switch        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; vgaclk        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; hsync         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; vsync         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sync_b        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blank_b       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; red[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[0]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[1]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[2]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[3]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[4]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[5]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[6]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; green[7]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; blue[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[10]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[11]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[12]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[13]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[14]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[15]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[16]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[17]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[18]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[19]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[20]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[21]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[22]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[23]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[24]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[25]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[26]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[27]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[28]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[29]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[30]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_a[31]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[0]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[1]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[2]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[3]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[4]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[5]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[6]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[7]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[8]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[9]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[10]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[11]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[12]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[13]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[14]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[15]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[16]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[17]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[18]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[19]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[20]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[21]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[22]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[23]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[24]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[25]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[26]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[27]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[28]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[29]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[30]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; q_b[31]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_a[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; address_b[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_a[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_a[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_a[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_a[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_b[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_b[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_b[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; byteena_b[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk           ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; wren_a        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; wren_b        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[0]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[0]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[1]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[2]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[2]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[3]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[3]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[4]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[4]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[5]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[5]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[6]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[6]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[7]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[7]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[8]     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[8]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[9]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[9]     ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[10]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[10]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[11]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[11]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[12]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[12]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[13]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[13]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[14]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[14]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[15]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[15]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[16]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[16]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[17]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[17]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[18]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[18]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[19]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[19]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[20]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[20]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[21]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[21]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[22]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[22]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[23]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[23]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[24]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[24]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[25]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[25]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[26]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[26]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[27]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[27]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[28]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[28]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[29]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[29]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[30]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[30]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_a[31]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; data_b[31]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; reset                                                                                                                                    ;                   ;         ;
; switch                                                                                                                                   ;                   ;         ;
; clk                                                                                                                                      ;                   ;         ;
;      - PISA:pisa|vga:vga|pll:vgapll|toggle                                                                                               ; 0                 ; 0       ;
; wren_a                                                                                                                                   ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
; wren_b                                                                                                                                   ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8352w[3] ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8379w[3] ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8389w[3] ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8369w[3] ; 1                 ; 0       ;
; data_a[0]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
; data_b[0]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32                      ; 1                 ; 0       ;
; data_a[1]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
; data_b[1]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33                      ; 0                 ; 0       ;
; data_a[2]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 1                 ; 0       ;
; data_b[2]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34                      ; 0                 ; 0       ;
; data_a[3]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 1                 ; 0       ;
; data_b[3]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a3                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a67                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a99                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a35                      ; 0                 ; 0       ;
; data_a[4]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 1                 ; 0       ;
; data_b[4]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a4                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a68                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a100                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a36                      ; 0                 ; 0       ;
; data_a[5]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 1                 ; 0       ;
; data_b[5]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37                      ; 0                 ; 0       ;
; data_a[6]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
; data_b[6]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a6                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a70                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a102                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a38                      ; 0                 ; 0       ;
; data_a[7]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
; data_b[7]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39                      ; 1                 ; 0       ;
; data_a[8]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 0                 ; 0       ;
; data_b[8]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40                      ; 1                 ; 0       ;
; data_a[9]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
; data_b[9]                                                                                                                                ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9                       ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41                      ; 1                 ; 0       ;
; data_a[10]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
; data_b[10]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42                      ; 1                 ; 0       ;
; data_a[11]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
; data_b[11]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a11                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a75                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a107                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a43                      ; 1                 ; 0       ;
; data_a[12]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 1                 ; 0       ;
; data_b[12]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a12                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a76                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a108                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a44                      ; 0                 ; 0       ;
; data_a[13]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 0                 ; 0       ;
; data_b[13]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45                      ; 1                 ; 0       ;
; data_a[14]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
; data_b[14]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a14                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a78                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a110                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a46                      ; 1                 ; 0       ;
; data_a[15]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
; data_b[15]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47                      ; 1                 ; 0       ;
; data_a[16]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
; data_b[16]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48                      ; 0                 ; 0       ;
; data_a[17]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
; data_b[17]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49                      ; 0                 ; 0       ;
; data_a[18]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
; data_b[18]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a82                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a114                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a50                      ; 0                 ; 0       ;
; data_a[19]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
; data_b[19]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a19                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a83                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a115                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a51                      ; 0                 ; 0       ;
; data_a[20]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 1                 ; 0       ;
; data_b[20]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a20                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a84                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a116                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a52                      ; 0                 ; 0       ;
; data_a[21]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
; data_b[21]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53                      ; 0                 ; 0       ;
; data_a[22]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
; data_b[22]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a22                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a86                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a118                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a54                      ; 1                 ; 0       ;
; data_a[23]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
; data_b[23]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55                      ; 0                 ; 0       ;
; data_a[24]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 1                 ; 0       ;
; data_b[24]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56                      ; 0                 ; 0       ;
; data_a[25]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 1                 ; 0       ;
; data_b[25]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57                      ; 0                 ; 0       ;
; data_a[26]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
; data_b[26]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a26                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a90                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a122                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a58                      ; 0                 ; 0       ;
; data_a[27]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 1                 ; 0       ;
; data_b[27]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a27                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a91                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a123                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a59                      ; 0                 ; 0       ;
; data_a[28]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
; data_b[28]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a28                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a92                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a124                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a60                      ; 1                 ; 0       ;
; data_a[29]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
; data_b[29]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61                      ; 1                 ; 0       ;
; data_a[30]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
; data_b[30]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a30                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a94                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a126                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a62                      ; 1                 ; 0       ;
; data_a[31]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 1                 ; 0       ;
; data_b[31]                                                                                                                               ;                   ;         ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127                     ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
;      - PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63                      ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                              ; Location             ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8352w[3] ; LABCELL_X53_Y13_N27  ; 32      ; Write enable ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8369w[3] ; LABCELL_X53_Y13_N6   ; 32      ; Write enable ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8379w[3] ; LABCELL_X53_Y13_N54  ; 32      ; Write enable ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|decode_tma:decode3|w_anode8389w[3] ; LABCELL_X53_Y13_N15  ; 32      ; Write enable ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|vga:vga|draw_board:draw_board_inst|Equal0~0                                                                             ; LABCELL_X55_Y12_N21  ; 24      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|vga:vga|draw_board:draw_board_inst|byteena_b[0]~0                                                                       ; LABCELL_X51_Y11_N36  ; 8       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|vga:vga|draw_board:draw_board_inst|byteena_b[0]~1                                                                       ; MLABCELL_X52_Y12_N12 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|vga:vga|pll:vgapll|toggle                                                                                               ; FF_X53_Y12_N23       ; 25      ; Clock        ; no     ; --                   ; --               ; --                        ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|Equal0~1                                                                     ; LABCELL_X53_Y12_N18  ; 22      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                               ; PIN_AF14             ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                               ; PIN_AF14             ; 179     ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; wren_a                                                                                                                            ; PIN_AE23             ; 32      ; Write enable ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_AF14 ; 179     ; Global Clock         ; GCLK6            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+------+--------------------------+
; Name ; Fan-Out                  ;
+------+--------------------------+
; ~GND ; 1792                     ;
+------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                      ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 125200       ; 32           ; 125200       ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 4006400 ; 32768                       ; 32                          ; 32768                       ; 32                          ; 1048576             ; 128         ; 0     ; ../Memory/pixels.mif ; M10K_X69_Y16_N0, M10K_X69_Y12_N0, M10K_X49_Y9_N0, M10K_X38_Y2_N0, M10K_X76_Y13_N0, M10K_X41_Y13_N0, M10K_X58_Y4_N0, M10K_X49_Y21_N0, M10K_X49_Y4_N0, M10K_X38_Y16_N0, M10K_X41_Y11_N0, M10K_X38_Y12_N0, M10K_X69_Y9_N0, M10K_X26_Y7_N0, M10K_X58_Y16_N0, M10K_X41_Y4_N0, M10K_X49_Y17_N0, M10K_X41_Y8_N0, M10K_X26_Y15_N0, M10K_X49_Y3_N0, M10K_X58_Y2_N0, M10K_X26_Y2_N0, M10K_X58_Y7_N0, M10K_X41_Y1_N0, M10K_X76_Y15_N0, M10K_X76_Y16_N0, M10K_X26_Y8_N0, M10K_X26_Y14_N0, M10K_X69_Y8_N0, M10K_X38_Y3_N0, M10K_X69_Y19_N0, M10K_X76_Y9_N0, M10K_X49_Y20_N0, M10K_X58_Y20_N0, M10K_X69_Y18_N0, M10K_X49_Y5_N0, M10K_X41_Y12_N0, M10K_X49_Y14_N0, M10K_X38_Y8_N0, M10K_X41_Y14_N0, M10K_X41_Y6_N0, M10K_X38_Y6_N0, M10K_X41_Y2_N0, M10K_X49_Y6_N0, M10K_X58_Y15_N0, M10K_X58_Y13_N0, M10K_X76_Y11_N0, M10K_X41_Y17_N0, M10K_X41_Y15_N0, M10K_X38_Y19_N0, M10K_X58_Y5_N0, M10K_X69_Y5_N0, M10K_X58_Y6_N0, M10K_X49_Y22_N0, M10K_X58_Y21_N0, M10K_X41_Y21_N0, M10K_X49_Y2_N0, M10K_X58_Y1_N0, M10K_X49_Y1_N0, M10K_X41_Y19_N0, M10K_X41_Y18_N0, M10K_X41_Y20_N0, M10K_X38_Y11_N0, M10K_X38_Y1_N0, M10K_X41_Y10_N0, M10K_X49_Y12_N0, M10K_X58_Y12_N0, M10K_X49_Y15_N0, M10K_X76_Y6_N0, M10K_X76_Y7_N0, M10K_X69_Y7_N0, M10K_X26_Y6_N0, M10K_X38_Y13_N0, M10K_X38_Y14_N0, M10K_X69_Y4_N0, M10K_X69_Y15_N0, M10K_X69_Y2_N0, M10K_X38_Y9_N0, M10K_X26_Y10_N0, M10K_X58_Y11_N0, M10K_X38_Y17_N0, M10K_X49_Y16_N0, M10K_X69_Y13_N0, M10K_X26_Y13_N0, M10K_X41_Y16_N0, M10K_X26_Y12_N0, M10K_X38_Y10_N0, M10K_X41_Y3_N0, M10K_X41_Y5_N0, M10K_X69_Y11_N0, M10K_X49_Y8_N0, M10K_X49_Y10_N0, M10K_X58_Y3_N0, M10K_X69_Y1_N0, M10K_X69_Y3_N0, M10K_X26_Y3_N0, M10K_X38_Y4_N0, M10K_X26_Y4_N0, M10K_X76_Y10_N0, M10K_X69_Y6_N0, M10K_X58_Y10_N0, M10K_X49_Y11_N0, M10K_X41_Y7_N0, M10K_X49_Y7_N0, M10K_X69_Y10_N0, M10K_X76_Y12_N0, M10K_X69_Y17_N0, M10K_X69_Y14_N0, M10K_X58_Y14_N0, M10K_X76_Y14_N0, M10K_X26_Y5_N0, M10K_X26_Y9_N0, M10K_X26_Y11_N0, M10K_X26_Y16_N0, M10K_X38_Y18_N0, M10K_X38_Y15_N0, M10K_X58_Y9_N0, M10K_X58_Y8_N0, M10K_X76_Y8_N0, M10K_X41_Y9_N0, M10K_X38_Y7_N0, M10K_X38_Y5_N0, M10K_X58_Y19_N0, M10K_X58_Y17_N0, M10K_X58_Y18_N0, M10K_X49_Y13_N0, M10K_X49_Y19_N0, M10K_X49_Y18_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
+-----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Independent 18x18 plus 36                ; 1           ;
; Total number of DSP blocks               ; 1           ;
;                                          ;             ;
; Fixed Point Unsigned Multiplier          ; 1           ;
; Fixed Point Dedicated Output Accumulator ; 1           ;
+------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                   ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; PISA:pisa|vga:vga|draw_board:draw_board_inst|Mult0~mac ; Independent 18x18 plus 36 ; DSP_X54_Y12_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; no                     ; yes                    ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; yes                          ;
+--------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 2,964 / 289,320 ( 1 % )   ;
; C12 interconnects                           ; 236 / 13,420 ( 2 % )      ;
; C2 interconnects                            ; 994 / 119,108 ( < 1 % )   ;
; C4 interconnects                            ; 718 / 56,300 ( 1 % )      ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 27 / 289,320 ( < 1 % )    ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 75 / 84,580 ( < 1 % )     ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 499 / 12,676 ( 4 % )      ;
; R14/C12 interconnect drivers                ; 567 / 20,720 ( 3 % )      ;
; R3 interconnects                            ; 1,376 / 130,992 ( 1 % )   ;
; R6 interconnects                            ; 1,951 / 266,960 ( < 1 % ) ;
; Spine clocks                                ; 6 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 31           ; 0            ; 31           ; 0            ; 0            ; 204       ; 31           ; 0            ; 204       ; 204       ; 0            ; 135          ; 0            ; 0            ; 0            ; 0            ; 135          ; 0            ; 0            ; 0            ; 0            ; 135          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 173          ; 204          ; 173          ; 204          ; 204          ; 0         ; 173          ; 204          ; 0         ; 0         ; 204          ; 69           ; 204          ; 204          ; 204          ; 204          ; 69           ; 204          ; 204          ; 204          ; 204          ; 69           ; 204          ; 204          ; 204          ; 204          ; 204          ; 204          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switch             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vgaclk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; hsync              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vsync              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sync_b             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blank_b            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; red[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; green[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; blue[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[25]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[26]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[27]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[28]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[29]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[30]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_a[31]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[25]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[26]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[27]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[28]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[29]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[30]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q_b[31]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_a[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; address_b[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_a[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_a[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_a[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_a[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_b[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_b[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_b[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteena_b[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; wren_a             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; wren_b             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_a[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; data_b[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                     ;
+-----------------------------------------+-------------------------------------+-------------------+
; Source Clock(s)                         ; Destination Clock(s)                ; Delay Added in ns ;
+-----------------------------------------+-------------------------------------+-------------------+
; PISA:pisa|vga:vga|pll:vgapll|toggle     ; clk                                 ; 226.5             ;
; clk                                     ; clk                                 ; 30.2              ;
; PISA:pisa|vga:vga|pll:vgapll|toggle     ; PISA:pisa|vga:vga|pll:vgapll|toggle ; 26.1              ;
; PISA:pisa|vga:vga|pll:vgapll|toggle,clk ; clk                                 ; 15.2              ;
+-----------------------------------------+-------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Register                                                                                                             ; Destination Register                                       ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------+
; PISA:pisa|vga:vga|pll:vgapll|toggle                                                                                         ; PISA:pisa|vga:vga|pll:vgapll|toggle                        ; 4.834             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[1]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|byteena_b[1]  ; 4.410             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[0]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|byteena_b[1]  ; 4.375             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[5]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.827             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[3]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.793             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[4]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.766             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[2]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.753             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[9]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 3.715             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[2]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 3.708             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[1]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 3.706             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[4]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 3.691             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[6]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.687             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[3]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 3.658             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[8]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.607             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[5]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.604             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[8]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.564             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[7]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.550             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[9]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.532             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[7]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.516             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[6]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.256             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[0]~_Duplicate_1                                                      ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[13] ; 3.204             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|x[0]                                                                   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[14] ; 2.907             ;
; PISA:pisa|vga:vga|vga_controller:vga_controller_inst|y[0]                                                                   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|address_b[14] ; 2.907             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a5~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a69~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a101~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a37~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a13~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a77~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a109~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a45~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a21~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a85~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a117~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a53~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a29~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a93~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a125~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a61~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|out_address_reg_b[1]         ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|out_address_reg_b[0]         ; PISA:pisa|vga:vga|draw_board:draw_board_inst|green[5]      ; 1.248             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a7~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a71~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a103~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a39~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a15~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a79~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a111~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a47~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a23~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a87~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a119~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a55~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a31~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a95~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a127~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a63~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[7]        ; 0.923             ;
; PISA:pisa|vga:vga|draw_board:draw_board_inst|state[1]                                                                       ; PISA:pisa|vga:vga|draw_board:draw_board_inst|byteena_b[3]  ; 0.877             ;
; PISA:pisa|vga:vga|draw_board:draw_board_inst|state[0]                                                                       ; PISA:pisa|vga:vga|draw_board:draw_board_inst|byteena_b[3]  ; 0.877             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a0~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a64~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a96~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a32~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a8~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a72~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a104~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a40~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a16~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a80~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a112~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a48~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a24~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a88~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a120~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a56~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[0]       ; 0.821             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a1~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a65~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a97~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a33~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a9~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a73~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a105~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a41~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a17~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a81~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a113~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a49~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a25~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a89~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a121~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a57~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|blue[1]       ; 0.795             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a2~PORTBDATAOUT0   ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a66~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a98~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a34~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a10~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a74~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a106~PORTBDATAOUT0 ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a42~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
; PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ram_block1a18~PORTBDATAOUT0  ; PISA:pisa|vga:vga|draw_board:draw_board_inst|red[2]        ; 0.713             ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C6 for design "MAIN"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 173 pins of 204 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk~inputCLKENA0 with 177 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MAIN.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 20 registers into blocks of type DSP block
    Extra Info (176220): Created 20 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:24
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:22
Info (11888): Total time spent on timing analysis during the Fitter is 3.34 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:10
Info (144001): Generated suppressed messages file C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/output_files/MAIN.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 6538 megabytes
    Info: Processing ended: Sat Oct 19 22:50:35 2024
    Info: Elapsed time: 00:01:48
    Info: Total CPU time (on all processors): 00:03:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Usuario/Desktop/Proyecto-Grupal-1---Arqui-I/PISA/output_files/MAIN.fit.smsg.


