/*
 * Generated by Bluespec Compiler (build 14ff62d)
 * 
 * On Wed Jun 28 13:45:33 CST 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbConflictFunctional.h"
#include "imported_BDPI_functions.h"


/* String declarations */
static std::string const __str_literal_5("\tCleared fifo", 13u);
static std::string const __str_literal_3("\tDequeued %0d", 13u);
static std::string const __str_literal_13("\tERROR: Reached maximum cycle count!", 36u);
static std::string const __str_literal_4("\tERROR: should have dequeued %0d", 32u);
static std::string const __str_literal_9("\tERROR: test fifo is empty but reference fifo is not.",
					 53u);
static std::string const __str_literal_7("\tERROR: test fifo is full but reference fifo is not.",
					 52u);
static std::string const __str_literal_8("\tERROR: test fifo is not empty but reference fifo is.",
					 53u);
static std::string const __str_literal_6("\tERROR: test fifo is not full but reference fifo is.",
					 52u);
static std::string const __str_literal_2("\tEnqueued %0d", 13u);
static std::string const __str_literal_10("\tError: fifo.first = %0d but ref_fifo.first = %0d.",
					  50u);
static std::string const __str_literal_11("\tFinished Test", 14u);
static std::string const __str_literal_12("\tOutput count = %0d", 19u);
static std::string const __str_literal_1("= cycle %0d ====================", 32u);


/* Constructor */
MOD_mkTbConflictFunctional::MOD_mkTbConflictFunctional(tSimStateHdl simHdl,
						       char const *name,
						       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_fifo_deqPtr(simHdl, "fifo_deqPtr", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_enqPtr(simHdl, "fifo_enqPtr", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_nEmpty(simHdl, "fifo_nEmpty", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_fifo_nFull(simHdl, "fifo_nFull", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_fifo_regs_0(simHdl, "fifo_regs_0", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_fifo_regs_1(simHdl, "fifo_regs_1", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_fifo_regs_2(simHdl, "fifo_regs_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_cycle(simHdl, "m_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_m_input_count(simHdl, "m_input_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_output_count(simHdl, "m_output_count", this, 32u, 0u, (tUInt8)0u),
    INST_m_randomA_ignore(simHdl, "m_randomA_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomA_initialized(simHdl, "m_randomA_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomA_zaz(simHdl, "m_randomA_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomB_ignore(simHdl, "m_randomB_ignore", this, 2u, (tUInt8)0u),
    INST_m_randomB_initialized(simHdl, "m_randomB_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomB_zaz(simHdl, "m_randomB_zaz", this, 2u, (tUInt8)0u),
    INST_m_randomC_ignore(simHdl, "m_randomC_ignore", this, 4u, (tUInt8)0u),
    INST_m_randomC_initialized(simHdl, "m_randomC_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomC_zaz(simHdl, "m_randomC_zaz", this, 4u, (tUInt8)0u),
    INST_m_randomData_ignore(simHdl, "m_randomData_ignore", this, 8u, (tUInt8)0u),
    INST_m_randomData_initialized(simHdl, "m_randomData_initialized", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_randomData_zaz(simHdl, "m_randomData_zaz", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg(simHdl, "m_ref_fifo_ehrReg", this, 9u, 170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_1(simHdl, "m_ref_fifo_ehrReg_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_2(simHdl, "m_ref_fifo_ehrReg_2", this, 8u, (tUInt8)170u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_3(simHdl, "m_ref_fifo_ehrReg_3", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_m_ref_fifo_ehrReg_4(simHdl, "m_ref_fifo_ehrReg_4", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0(simHdl, "m_ref_fifo_ignored_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_1(simHdl, "m_ref_fifo_ignored_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_2(simHdl, "m_ref_fifo_ignored_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_3(simHdl, "m_ref_fifo_ignored_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_0_4(simHdl, "m_ref_fifo_ignored_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1(simHdl, "m_ref_fifo_ignored_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_1(simHdl, "m_ref_fifo_ignored_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_2(simHdl, "m_ref_fifo_ignored_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_3(simHdl, "m_ref_fifo_ignored_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_1_4(simHdl, "m_ref_fifo_ignored_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2(simHdl, "m_ref_fifo_ignored_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_ignored_wires_2_1(simHdl, "m_ref_fifo_ignored_wires_2_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_ref_noncf_fifo(simHdl, "m_ref_fifo_ref_noncf_fifo", this, 8u, 3u, 1u, 0u),
    INST_m_ref_fifo_virtual_reg_0(simHdl, "m_ref_fifo_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_1(simHdl, "m_ref_fifo_virtual_reg_0_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_2(simHdl, "m_ref_fifo_virtual_reg_0_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_3(simHdl, "m_ref_fifo_virtual_reg_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_0_4(simHdl, "m_ref_fifo_virtual_reg_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1(simHdl, "m_ref_fifo_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_1(simHdl, "m_ref_fifo_virtual_reg_1_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_2(simHdl, "m_ref_fifo_virtual_reg_1_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_3(simHdl, "m_ref_fifo_virtual_reg_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_1_4(simHdl, "m_ref_fifo_virtual_reg_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2(simHdl, "m_ref_fifo_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_virtual_reg_2_1(simHdl, "m_ref_fifo_virtual_reg_2_1", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0(simHdl, "m_ref_fifo_wires_0", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_1(simHdl, "m_ref_fifo_wires_0_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_2(simHdl, "m_ref_fifo_wires_0_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_3(simHdl, "m_ref_fifo_wires_0_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_0_4(simHdl, "m_ref_fifo_wires_0_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1(simHdl, "m_ref_fifo_wires_1", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_1(simHdl, "m_ref_fifo_wires_1_1", this, 2u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_2(simHdl, "m_ref_fifo_wires_1_2", this, 8u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_3(simHdl, "m_ref_fifo_wires_1_3", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_1_4(simHdl, "m_ref_fifo_wires_1_4", this, 1u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2(simHdl, "m_ref_fifo_wires_2", this, 9u, (tUInt8)0u),
    INST_m_ref_fifo_wires_2_1(simHdl, "m_ref_fifo_wires_2_1", this, 2u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h9585(2863311530u),
    DEF_v__h9195(2863311530u),
    DEF_v__h8808(2863311530u),
    DEF_v__h8419(2863311530u)
{
  symbol_count = 152u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbConflictFunctional::init_symbols_0()
{
  init_symbol(&symbols[0u],
	      "CAN_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[1u],
	      "CAN_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[2u],
	      "CAN_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[3u],
	      "CAN_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[4u], "CAN_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[5u], "CAN_FIRE_RL_m_cycle_print", SYM_DEF, &DEF_CAN_FIRE_RL_m_cycle_print, 1u);
  init_symbol(&symbols[6u], "CAN_FIRE_RL_m_feed_inputs", SYM_DEF, &DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
  init_symbol(&symbols[7u], "CAN_FIRE_RL_m_init", SYM_DEF, &DEF_CAN_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[8u], "CAN_FIRE_RL_m_maybe_clear", SYM_DEF, &DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
  init_symbol(&symbols[9u],
	      "CAN_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[10u],
	      "CAN_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[11u],
	      "CAN_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[12u],
	      "CAN_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[13u],
	      "CAN_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[14u],
	      "CAN_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[15u],
	      "CAN_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[16u],
	      "CAN_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[17u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[18u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[19u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[20u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[21u],
	      "CAN_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[22u],
	      "CAN_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[25u], "CAN_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_CAN_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[26u], "fifo_deqPtr", SYM_MODULE, &INST_fifo_deqPtr);
  init_symbol(&symbols[27u], "fifo_enqPtr", SYM_MODULE, &INST_fifo_enqPtr);
  init_symbol(&symbols[28u], "fifo_nEmpty", SYM_MODULE, &INST_fifo_nEmpty);
  init_symbol(&symbols[29u], "fifo_nEmpty__h10632", SYM_DEF, &DEF_fifo_nEmpty__h10632, 1u);
  init_symbol(&symbols[30u], "fifo_nFull", SYM_MODULE, &INST_fifo_nFull);
  init_symbol(&symbols[31u], "fifo_nFull__h9952", SYM_DEF, &DEF_fifo_nFull__h9952, 1u);
  init_symbol(&symbols[32u], "fifo_regs_0", SYM_MODULE, &INST_fifo_regs_0);
  init_symbol(&symbols[33u], "fifo_regs_1", SYM_MODULE, &INST_fifo_regs_1);
  init_symbol(&symbols[34u], "fifo_regs_2", SYM_MODULE, &INST_fifo_regs_2);
  init_symbol(&symbols[35u], "m_cycle", SYM_MODULE, &INST_m_cycle);
  init_symbol(&symbols[36u], "m_input_count", SYM_MODULE, &INST_m_input_count);
  init_symbol(&symbols[37u], "m_output_count", SYM_MODULE, &INST_m_output_count);
  init_symbol(&symbols[38u], "m_randomA_ignore", SYM_MODULE, &INST_m_randomA_ignore);
  init_symbol(&symbols[39u], "m_randomA_initialized", SYM_MODULE, &INST_m_randomA_initialized);
  init_symbol(&symbols[40u], "m_randomA_zaz", SYM_MODULE, &INST_m_randomA_zaz);
  init_symbol(&symbols[41u], "m_randomB_ignore", SYM_MODULE, &INST_m_randomB_ignore);
  init_symbol(&symbols[42u], "m_randomB_initialized", SYM_MODULE, &INST_m_randomB_initialized);
  init_symbol(&symbols[43u], "m_randomB_zaz", SYM_MODULE, &INST_m_randomB_zaz);
  init_symbol(&symbols[44u], "m_randomC_ignore", SYM_MODULE, &INST_m_randomC_ignore);
  init_symbol(&symbols[45u], "m_randomC_initialized", SYM_MODULE, &INST_m_randomC_initialized);
  init_symbol(&symbols[46u], "m_randomC_zaz", SYM_MODULE, &INST_m_randomC_zaz);
  init_symbol(&symbols[47u], "m_randomData_ignore", SYM_MODULE, &INST_m_randomData_ignore);
  init_symbol(&symbols[48u], "m_randomData_initialized", SYM_MODULE, &INST_m_randomData_initialized);
  init_symbol(&symbols[49u], "m_randomData_zaz", SYM_MODULE, &INST_m_randomData_zaz);
  init_symbol(&symbols[50u], "m_ref_fifo_ehrReg", SYM_MODULE, &INST_m_ref_fifo_ehrReg);
  init_symbol(&symbols[51u], "m_ref_fifo_ehrReg_1", SYM_MODULE, &INST_m_ref_fifo_ehrReg_1);
  init_symbol(&symbols[52u], "m_ref_fifo_ehrReg_2", SYM_MODULE, &INST_m_ref_fifo_ehrReg_2);
  init_symbol(&symbols[53u], "m_ref_fifo_ehrReg_3", SYM_MODULE, &INST_m_ref_fifo_ehrReg_3);
  init_symbol(&symbols[54u],
	      "m_ref_fifo_ehrReg_3__h4648",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_3__h4648,
	      1u);
  init_symbol(&symbols[55u], "m_ref_fifo_ehrReg_4", SYM_MODULE, &INST_m_ref_fifo_ehrReg_4);
  init_symbol(&symbols[56u],
	      "m_ref_fifo_ehrReg_4__h5484",
	      SYM_DEF,
	      &DEF_m_ref_fifo_ehrReg_4__h5484,
	      1u);
  init_symbol(&symbols[57u],
	      "m_ref_fifo_ignored_wires_0",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0);
  init_symbol(&symbols[58u],
	      "m_ref_fifo_ignored_wires_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_1);
  init_symbol(&symbols[59u],
	      "m_ref_fifo_ignored_wires_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_2);
  init_symbol(&symbols[60u],
	      "m_ref_fifo_ignored_wires_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_3);
  init_symbol(&symbols[61u],
	      "m_ref_fifo_ignored_wires_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_0_4);
  init_symbol(&symbols[62u],
	      "m_ref_fifo_ignored_wires_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1);
  init_symbol(&symbols[63u],
	      "m_ref_fifo_ignored_wires_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_1);
  init_symbol(&symbols[64u],
	      "m_ref_fifo_ignored_wires_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_2);
  init_symbol(&symbols[65u],
	      "m_ref_fifo_ignored_wires_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_3);
  init_symbol(&symbols[66u],
	      "m_ref_fifo_ignored_wires_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_1_4);
  init_symbol(&symbols[67u],
	      "m_ref_fifo_ignored_wires_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2);
  init_symbol(&symbols[68u],
	      "m_ref_fifo_ignored_wires_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ignored_wires_2_1);
  init_symbol(&symbols[69u],
	      "m_ref_fifo_ref_noncf_fifo",
	      SYM_MODULE,
	      &INST_m_ref_fifo_ref_noncf_fifo);
  init_symbol(&symbols[70u], "m_ref_fifo_virtual_reg_0", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_0);
  init_symbol(&symbols[71u],
	      "m_ref_fifo_virtual_reg_0_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_1);
  init_symbol(&symbols[72u],
	      "m_ref_fifo_virtual_reg_0_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_2);
  init_symbol(&symbols[73u],
	      "m_ref_fifo_virtual_reg_0_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_3);
  init_symbol(&symbols[74u],
	      "m_ref_fifo_virtual_reg_0_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_0_4);
  init_symbol(&symbols[75u], "m_ref_fifo_virtual_reg_1", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_1);
  init_symbol(&symbols[76u],
	      "m_ref_fifo_virtual_reg_1_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_1);
  init_symbol(&symbols[77u],
	      "m_ref_fifo_virtual_reg_1_2",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_2);
  init_symbol(&symbols[78u],
	      "m_ref_fifo_virtual_reg_1_3",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_3);
  init_symbol(&symbols[79u],
	      "m_ref_fifo_virtual_reg_1_4",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_1_4);
  init_symbol(&symbols[80u], "m_ref_fifo_virtual_reg_2", SYM_MODULE, &INST_m_ref_fifo_virtual_reg_2);
  init_symbol(&symbols[81u],
	      "m_ref_fifo_virtual_reg_2_1",
	      SYM_MODULE,
	      &INST_m_ref_fifo_virtual_reg_2_1);
  init_symbol(&symbols[82u], "m_ref_fifo_wires_0", SYM_MODULE, &INST_m_ref_fifo_wires_0);
  init_symbol(&symbols[83u], "m_ref_fifo_wires_0_1", SYM_MODULE, &INST_m_ref_fifo_wires_0_1);
  init_symbol(&symbols[84u], "m_ref_fifo_wires_0_2", SYM_MODULE, &INST_m_ref_fifo_wires_0_2);
  init_symbol(&symbols[85u], "m_ref_fifo_wires_0_3", SYM_MODULE, &INST_m_ref_fifo_wires_0_3);
  init_symbol(&symbols[86u], "m_ref_fifo_wires_0_4", SYM_MODULE, &INST_m_ref_fifo_wires_0_4);
  init_symbol(&symbols[87u], "m_ref_fifo_wires_1", SYM_MODULE, &INST_m_ref_fifo_wires_1);
  init_symbol(&symbols[88u], "m_ref_fifo_wires_1_1", SYM_MODULE, &INST_m_ref_fifo_wires_1_1);
  init_symbol(&symbols[89u], "m_ref_fifo_wires_1_2", SYM_MODULE, &INST_m_ref_fifo_wires_1_2);
  init_symbol(&symbols[90u], "m_ref_fifo_wires_1_3", SYM_MODULE, &INST_m_ref_fifo_wires_1_3);
  init_symbol(&symbols[91u], "m_ref_fifo_wires_1_4", SYM_MODULE, &INST_m_ref_fifo_wires_1_4);
  init_symbol(&symbols[92u], "m_ref_fifo_wires_2", SYM_MODULE, &INST_m_ref_fifo_wires_2);
  init_symbol(&symbols[93u], "m_ref_fifo_wires_2_1", SYM_MODULE, &INST_m_ref_fifo_wires_2_1);
  init_symbol(&symbols[94u], "RL_m_check_fifos_first", SYM_RULE);
  init_symbol(&symbols[95u], "RL_m_check_fifos_not_empty", SYM_RULE);
  init_symbol(&symbols[96u], "RL_m_check_fifos_not_full", SYM_RULE);
  init_symbol(&symbols[97u], "RL_m_check_outputs", SYM_RULE);
  init_symbol(&symbols[98u], "RL_m_cycle_inc", SYM_RULE);
  init_symbol(&symbols[99u], "RL_m_cycle_print", SYM_RULE);
  init_symbol(&symbols[100u], "RL_m_feed_inputs", SYM_RULE);
  init_symbol(&symbols[101u], "RL_m_init", SYM_RULE);
  init_symbol(&symbols[102u], "RL_m_maybe_clear", SYM_RULE);
  init_symbol(&symbols[103u], "RL_m_randomA_every", SYM_RULE);
  init_symbol(&symbols[104u], "RL_m_randomA_every_1", SYM_RULE);
  init_symbol(&symbols[105u], "RL_m_randomB_every", SYM_RULE);
  init_symbol(&symbols[106u], "RL_m_randomB_every_1", SYM_RULE);
  init_symbol(&symbols[107u], "RL_m_randomC_every", SYM_RULE);
  init_symbol(&symbols[108u], "RL_m_randomC_every_1", SYM_RULE);
  init_symbol(&symbols[109u], "RL_m_randomData_every", SYM_RULE);
  init_symbol(&symbols[110u], "RL_m_randomData_every_1", SYM_RULE);
  init_symbol(&symbols[111u], "RL_m_ref_fifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[112u], "RL_m_ref_fifo_canonicalize_1", SYM_RULE);
  init_symbol(&symbols[113u], "RL_m_ref_fifo_canonicalize_2", SYM_RULE);
  init_symbol(&symbols[114u], "RL_m_ref_fifo_canonicalize_3", SYM_RULE);
  init_symbol(&symbols[115u], "RL_m_ref_fifo_canonicalize_4", SYM_RULE);
  init_symbol(&symbols[116u], "RL_m_ref_fifo_post_canonicalize", SYM_RULE);
  init_symbol(&symbols[117u], "RL_m_ref_fifo_pre_canonicalize_one", SYM_RULE);
  init_symbol(&symbols[118u], "RL_m_ref_fifo_pre_canonicalize_two", SYM_RULE);
  init_symbol(&symbols[119u], "RL_m_stop_tb", SYM_RULE);
  init_symbol(&symbols[120u], "v__h8499", SYM_DEF, &DEF_v__h8499, 2u);
  init_symbol(&symbols[121u], "v__h8888", SYM_DEF, &DEF_v__h8888, 2u);
  init_symbol(&symbols[122u],
	      "WILL_FIRE_RL_m_check_fifos_first",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_first,
	      1u);
  init_symbol(&symbols[123u],
	      "WILL_FIRE_RL_m_check_fifos_not_empty",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_empty,
	      1u);
  init_symbol(&symbols[124u],
	      "WILL_FIRE_RL_m_check_fifos_not_full",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_fifos_not_full,
	      1u);
  init_symbol(&symbols[125u],
	      "WILL_FIRE_RL_m_check_outputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_check_outputs,
	      1u);
  init_symbol(&symbols[126u], "WILL_FIRE_RL_m_cycle_inc", SYM_DEF, &DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
  init_symbol(&symbols[127u],
	      "WILL_FIRE_RL_m_cycle_print",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_cycle_print,
	      1u);
  init_symbol(&symbols[128u],
	      "WILL_FIRE_RL_m_feed_inputs",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_feed_inputs,
	      1u);
  init_symbol(&symbols[129u], "WILL_FIRE_RL_m_init", SYM_DEF, &DEF_WILL_FIRE_RL_m_init, 1u);
  init_symbol(&symbols[130u],
	      "WILL_FIRE_RL_m_maybe_clear",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_maybe_clear,
	      1u);
  init_symbol(&symbols[131u],
	      "WILL_FIRE_RL_m_randomA_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every,
	      1u);
  init_symbol(&symbols[132u],
	      "WILL_FIRE_RL_m_randomA_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomA_every_1,
	      1u);
  init_symbol(&symbols[133u],
	      "WILL_FIRE_RL_m_randomB_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every,
	      1u);
  init_symbol(&symbols[134u],
	      "WILL_FIRE_RL_m_randomB_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomB_every_1,
	      1u);
  init_symbol(&symbols[135u],
	      "WILL_FIRE_RL_m_randomC_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every,
	      1u);
  init_symbol(&symbols[136u],
	      "WILL_FIRE_RL_m_randomC_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomC_every_1,
	      1u);
  init_symbol(&symbols[137u],
	      "WILL_FIRE_RL_m_randomData_every",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every,
	      1u);
  init_symbol(&symbols[138u],
	      "WILL_FIRE_RL_m_randomData_every_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_randomData_every_1,
	      1u);
  init_symbol(&symbols[139u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize,
	      1u);
  init_symbol(&symbols[140u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_1",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1,
	      1u);
  init_symbol(&symbols[141u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_2",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2,
	      1u);
  init_symbol(&symbols[142u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_3",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3,
	      1u);
  init_symbol(&symbols[143u],
	      "WILL_FIRE_RL_m_ref_fifo_canonicalize_4",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4,
	      1u);
  init_symbol(&symbols[144u],
	      "WILL_FIRE_RL_m_ref_fifo_post_canonicalize",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize,
	      1u);
  init_symbol(&symbols[145u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one,
	      1u);
  init_symbol(&symbols[146u],
	      "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two,
	      1u);
  init_symbol(&symbols[147u], "WILL_FIRE_RL_m_stop_tb", SYM_DEF, &DEF_WILL_FIRE_RL_m_stop_tb, 1u);
  init_symbol(&symbols[148u], "x__h11723", SYM_DEF, &DEF_x__h11723, 32u);
  init_symbol(&symbols[149u], "x__h11871", SYM_DEF, &DEF_x__h11871, 32u);
  init_symbol(&symbols[150u], "x_wget__h8362", SYM_DEF, &DEF_x_wget__h8362, 2u);
  init_symbol(&symbols[151u], "x_wget__h8751", SYM_DEF, &DEF_x_wget__h8751, 2u);
}


/* Rule actions */

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize()
{
  tUInt32 DEF_IF_m_ref_fifo_wires_2_whas_THEN_m_ref_fifo_wir_ETC___d30;
  tUInt8 DEF_x__h1732;
  tUInt8 DEF_x__h1733;
  tUInt8 DEF_m_ref_fifo_wires_1_whas____d4;
  tUInt8 DEF_m_ref_fifo_wires_2_whas____d1;
  tUInt32 DEF_m_ref_fifo_wires_1_wget____d5;
  tUInt32 DEF_m_ref_fifo_wires_2_wget____d2;
  DEF_m_ref_fifo_wires_2_wget____d2 = INST_m_ref_fifo_wires_2.METH_wget();
  DEF_m_ref_fifo_wires_1_wget____d5 = INST_m_ref_fifo_wires_1.METH_wget();
  DEF_m_ref_fifo_wires_0_wget____d8 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d10 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_2_whas____d1 = INST_m_ref_fifo_wires_2.METH_whas();
  DEF_m_ref_fifo_wires_1_whas____d4 = INST_m_ref_fifo_wires_1.METH_whas();
  DEF_m_ref_fifo_wires_0_whas____d7 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_x__h1730 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d10);
  DEF_x__h1731 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_0_wget____d8);
  DEF_x__h1733 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_2_wget____d2);
  DEF_x__h1732 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_1_wget____d5);
  DEF_m_ref_fifo_ehrReg_0_BIT_8___d11 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d10 >> 8u);
  DEF_m_ref_fifo_wires_0_wget_BIT_8___d9 = (tUInt8)(DEF_m_ref_fifo_wires_0_wget____d8 >> 8u);
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26 = DEF_m_ref_fifo_wires_0_whas____d7 ? DEF_x__h1731 : DEF_x__h1730;
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12 = DEF_m_ref_fifo_wires_0_whas____d7 ? DEF_m_ref_fifo_wires_0_wget_BIT_8___d9 : DEF_m_ref_fifo_ehrReg_0_BIT_8___d11;
  DEF_IF_m_ref_fifo_wires_2_whas_THEN_m_ref_fifo_wir_ETC___d30 = 511u & ((((tUInt32)(DEF_m_ref_fifo_wires_2_whas____d1 ? (tUInt8)(DEF_m_ref_fifo_wires_2_wget____d2 >> 8u) : (DEF_m_ref_fifo_wires_1_whas____d4 ? (tUInt8)(DEF_m_ref_fifo_wires_1_wget____d5 >> 8u) : DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12))) << 8u) | (tUInt32)(DEF_m_ref_fifo_wires_2_whas____d1 ? DEF_x__h1733 : (DEF_m_ref_fifo_wires_1_whas____d4 ? DEF_x__h1732 : DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26)));
  INST_m_ref_fifo_ehrReg.METH_write(DEF_IF_m_ref_fifo_wires_2_whas_THEN_m_ref_fifo_wir_ETC___d30);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_1()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_2_1_whas__1_THEN_m_ref_fif_ETC___d60;
  tUInt8 DEF_m_ref_fifo_wires_1_1_whas____d34;
  tUInt8 DEF_m_ref_fifo_wires_2_1_whas____d31;
  tUInt8 DEF_m_ref_fifo_wires_1_1_wget____d35;
  tUInt8 DEF_m_ref_fifo_wires_2_1_wget____d32;
  DEF_m_ref_fifo_wires_2_1_wget____d32 = INST_m_ref_fifo_wires_2_1.METH_wget();
  DEF_m_ref_fifo_wires_1_1_wget____d35 = INST_m_ref_fifo_wires_1_1.METH_wget();
  DEF_m_ref_fifo_wires_0_1_wget____d38 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d40 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_wires_2_1_whas____d31 = INST_m_ref_fifo_wires_2_1.METH_whas();
  DEF_m_ref_fifo_wires_0_1_whas____d37 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_wires_1_1_whas____d34 = INST_m_ref_fifo_wires_1_1.METH_whas();
  DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d40 >> 1u);
  DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_ehrReg_1___d40);
  DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39 = (tUInt8)(DEF_m_ref_fifo_wires_0_1_wget____d38 >> 1u);
  DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56 = DEF_m_ref_fifo_wires_0_1_whas____d37 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_0_1_wget____d38) : DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55;
  DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42 = DEF_m_ref_fifo_wires_0_1_whas____d37 ? DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39 : DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41;
  DEF_IF_m_ref_fifo_wires_2_1_whas__1_THEN_m_ref_fif_ETC___d60 = (tUInt8)3u & (((DEF_m_ref_fifo_wires_2_1_whas____d31 ? (tUInt8)(DEF_m_ref_fifo_wires_2_1_wget____d32 >> 1u) : (DEF_m_ref_fifo_wires_1_1_whas____d34 ? (tUInt8)(DEF_m_ref_fifo_wires_1_1_wget____d35 >> 1u) : DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42)) << 1u) | (DEF_m_ref_fifo_wires_2_1_whas____d31 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_2_1_wget____d32) : (DEF_m_ref_fifo_wires_1_1_whas____d34 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_1_1_wget____d35) : DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56)));
  INST_m_ref_fifo_ehrReg_1.METH_write(DEF_IF_m_ref_fifo_wires_2_1_whas__1_THEN_m_ref_fif_ETC___d60);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_2()
{
  tUInt8 DEF_x__h3692;
  DEF_def__h11158 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66 = INST_m_ref_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_wires_0_2.METH_wget() : DEF_def__h11158;
  DEF_x__h3692 = INST_m_ref_fifo_wires_1_2.METH_whas() ? INST_m_ref_fifo_wires_1_2.METH_wget() : DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66;
  INST_m_ref_fifo_ehrReg_2.METH_write(DEF_x__h3692);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_3()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_3_whas__8_THEN_m_ref_fif_ETC___d74;
  DEF_m_ref_fifo_ehrReg_3__h4648 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h4648;
  DEF_IF_m_ref_fifo_wires_1_3_whas__8_THEN_m_ref_fif_ETC___d74 = INST_m_ref_fifo_wires_1_3.METH_whas() ? INST_m_ref_fifo_wires_1_3.METH_wget() : DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73;
  INST_m_ref_fifo_ehrReg_3.METH_write(DEF_IF_m_ref_fifo_wires_1_3_whas__8_THEN_m_ref_fif_ETC___d74);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_canonicalize_4()
{
  tUInt8 DEF_IF_m_ref_fifo_wires_1_4_whas__5_THEN_m_ref_fif_ETC___d81;
  DEF_m_ref_fifo_ehrReg_4__h5484 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h5484;
  DEF_IF_m_ref_fifo_wires_1_4_whas__5_THEN_m_ref_fif_ETC___d81 = INST_m_ref_fifo_wires_1_4.METH_whas() ? INST_m_ref_fifo_wires_1_4.METH_wget() : DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80;
  INST_m_ref_fifo_ehrReg_4.METH_write(DEF_IF_m_ref_fifo_wires_1_4_whas__5_THEN_m_ref_fif_ETC___d81);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_pre_canonicalize_one()
{
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notFull____d82;
  tUInt8 DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d83;
  DEF_m_ref_fifo_ehrReg_4__h5484 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h4648 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d83 = INST_m_ref_fifo_ref_noncf_fifo.METH_notEmpty();
  DEF_m_ref_fifo_ref_noncf_fifo_notFull____d82 = INST_m_ref_fifo_ref_noncf_fifo.METH_notFull();
  INST_m_ref_fifo_wires_0_3.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notFull____d82);
  INST_m_ref_fifo_ignored_wires_0_3.METH_wset(DEF_m_ref_fifo_ehrReg_3__h4648);
  INST_m_ref_fifo_virtual_reg_0_3.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_0_4.METH_wset(DEF_m_ref_fifo_ref_noncf_fifo_notEmpty____d83);
  INST_m_ref_fifo_ignored_wires_0_4.METH_wset(DEF_m_ref_fifo_ehrReg_4__h5484);
  INST_m_ref_fifo_virtual_reg_0_4.METH_write((tUInt8)0u);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_pre_canonicalize_two()
{
  tUInt8 DEF_x__h6359;
  DEF_def__h11158 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF_x__h6359 = INST_m_ref_fifo_ref_noncf_fifo.METH_first();
  INST_m_ref_fifo_wires_0_2.METH_wset(DEF_x__h6359);
  INST_m_ref_fifo_ignored_wires_0_2.METH_wset(DEF_def__h11158);
  INST_m_ref_fifo_virtual_reg_0_2.METH_write((tUInt8)0u);
}

void MOD_mkTbConflictFunctional::RL_m_ref_fifo_post_canonicalize()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_read__6_8_AND_NOT_ETC___d101;
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__2_03_AND__ETC___d106;
  tUInt8 DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d112;
  tUInt8 DEF__0_CONCAT_DONTCARE___d110;
  tUInt32 DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d109;
  tUInt32 DEF__0_CONCAT_DONTCARE___d107;
  tUInt8 DEF_x__h6981;
  DEF_m_ref_fifo_virtual_reg_1_read____d87 = INST_m_ref_fifo_virtual_reg_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_2_read____d86 = INST_m_ref_fifo_virtual_reg_2.METH_read();
  DEF_m_ref_fifo_wires_0_wget____d8 = INST_m_ref_fifo_wires_0.METH_wget();
  DEF_m_ref_fifo_ehrReg___d10 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_m_ref_fifo_wires_0_1_wget____d38 = INST_m_ref_fifo_wires_0_1.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d40 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_2_1_read____d92 = INST_m_ref_fifo_virtual_reg_2_1.METH_read();
  DEF_m_ref_fifo_virtual_reg_1_1_read____d93 = INST_m_ref_fifo_virtual_reg_1_1.METH_read();
  DEF_m_ref_fifo_wires_0_1_whas____d37 = INST_m_ref_fifo_wires_0_1.METH_whas();
  DEF_m_ref_fifo_wires_0_whas____d7 = INST_m_ref_fifo_wires_0.METH_whas();
  DEF_x__h1731 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_wires_0_wget____d8);
  DEF_x__h1730 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d10);
  DEF_m_ref_fifo_ehrReg_0_BIT_8___d11 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d10 >> 8u);
  DEF_m_ref_fifo_wires_0_wget_BIT_8___d9 = (tUInt8)(DEF_m_ref_fifo_wires_0_wget____d8 >> 8u);
  DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d40 >> 1u);
  DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_ehrReg_1___d40);
  DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39 = (tUInt8)(DEF_m_ref_fifo_wires_0_1_wget____d38 >> 1u);
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26 = DEF_m_ref_fifo_wires_0_whas____d7 ? DEF_x__h1731 : DEF_x__h1730;
  DEF_x__h6981 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26;
  DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56 = DEF_m_ref_fifo_wires_0_1_whas____d37 ? (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_wires_0_1_wget____d38) : DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55;
  DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42 = DEF_m_ref_fifo_wires_0_1_whas____d37 ? DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39 : DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41;
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12 = DEF_m_ref_fifo_wires_0_whas____d7 ? DEF_m_ref_fifo_wires_0_wget_BIT_8___d9 : DEF_m_ref_fifo_ehrReg_0_BIT_8___d11;
  DEF__0_CONCAT_DONTCARE___d107 = 170u;
  DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d109 = 511u & ((((tUInt32)(DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12)) << 8u) | (tUInt32)(DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26));
  DEF__0_CONCAT_DONTCARE___d110 = (tUInt8)0u;
  DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d112 = (tUInt8)3u & ((DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42 << 1u) | DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56);
  DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__2_03_AND__ETC___d106 = !DEF_m_ref_fifo_virtual_reg_2_1_read____d92 && (!DEF_m_ref_fifo_virtual_reg_1_1_read____d93 && DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42);
  DEF_NOT_m_ref_fifo_virtual_reg_2_read__6_8_AND_NOT_ETC___d101 = !DEF_m_ref_fifo_virtual_reg_2_read____d86 && (!DEF_m_ref_fifo_virtual_reg_1_read____d87 && DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12);
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_read__6_8_AND_NOT_ETC___d101)
    INST_m_ref_fifo_ref_noncf_fifo.METH_enq(DEF_x__h6981);
  if (DEF_NOT_m_ref_fifo_virtual_reg_2_1_read__2_03_AND__ETC___d106)
    INST_m_ref_fifo_ref_noncf_fifo.METH_deq();
  INST_m_ref_fifo_wires_1.METH_wset(DEF__0_CONCAT_DONTCARE___d107);
  INST_m_ref_fifo_ignored_wires_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d109);
  INST_m_ref_fifo_virtual_reg_1.METH_write((tUInt8)0u);
  INST_m_ref_fifo_wires_1_1.METH_wset(DEF__0_CONCAT_DONTCARE___d110);
  INST_m_ref_fifo_ignored_wires_1_1.METH_wset(DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d112);
  INST_m_ref_fifo_virtual_reg_1_1.METH_write((tUInt8)0u);
}

void MOD_mkTbConflictFunctional::RL_m_randomA_every()
{
  tUInt8 DEF_new_value__h8461;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h8419 = rand32();
  DEF_new_value__h8461 = (tUInt8)((tUInt8)3u & DEF_v__h8419);
  INST_m_randomA_zaz.METH_wset(DEF_new_value__h8461);
}

void MOD_mkTbConflictFunctional::RL_m_randomA_every_1()
{
  DEF_x_wget__h8362 = INST_m_randomA_zaz.METH_wget();
  DEF_v__h8499 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h8362 : (tUInt8)0u;
  INST_m_randomA_ignore.METH_wset(DEF_v__h8499);
}

void MOD_mkTbConflictFunctional::RL_m_randomB_every()
{
  tUInt8 DEF_new_value__h8850;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h8808 = rand32();
  DEF_new_value__h8850 = (tUInt8)((tUInt8)3u & DEF_v__h8808);
  INST_m_randomB_zaz.METH_wset(DEF_new_value__h8850);
}

void MOD_mkTbConflictFunctional::RL_m_randomB_every_1()
{
  DEF_x_wget__h8751 = INST_m_randomB_zaz.METH_wget();
  DEF_v__h8888 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h8751 : (tUInt8)0u;
  INST_m_randomB_ignore.METH_wset(DEF_v__h8888);
}

void MOD_mkTbConflictFunctional::RL_m_randomC_every()
{
  tUInt8 DEF_new_value__h9237;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9195 = rand32();
  DEF_new_value__h9237 = (tUInt8)((tUInt8)15u & DEF_v__h9195);
  INST_m_randomC_zaz.METH_wset(DEF_new_value__h9237);
}

void MOD_mkTbConflictFunctional::RL_m_randomC_every_1()
{
  DEF_x_wget__h9138 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h9275 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h9138 : (tUInt8)0u;
  INST_m_randomC_ignore.METH_wset(DEF_v__h9275);
}

void MOD_mkTbConflictFunctional::RL_m_randomData_every()
{
  tUInt8 DEF_new_value__h9627;
  if (!(PORT_RST_N == (tUInt8)0u))
    DEF_v__h9585 = rand32();
  DEF_new_value__h9627 = (tUInt8)((tUInt8)255u & DEF_v__h9585);
  INST_m_randomData_zaz.METH_wset(DEF_new_value__h9627);
}

void MOD_mkTbConflictFunctional::RL_m_randomData_every_1()
{
  DEF_x_wget__h9528 = INST_m_randomData_zaz.METH_wget();
  DEF_v__h9665 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h9528 : (tUInt8)0u;
  INST_m_randomData_ignore.METH_wset(DEF_v__h9665);
}

void MOD_mkTbConflictFunctional::RL_m_cycle_print()
{
  DEF_x__h11871 = INST_m_cycle.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h11871);
}

void MOD_mkTbConflictFunctional::RL_m_init()
{
  INST_m_randomA_initialized.METH_write((tUInt8)1u);
  INST_m_randomB_initialized.METH_write((tUInt8)1u);
  INST_m_randomC_initialized.METH_write((tUInt8)1u);
  INST_m_randomData_initialized.METH_write((tUInt8)1u);
}

void MOD_mkTbConflictFunctional::RL_m_feed_inputs()
{
  tUInt32 DEF_x__h10539;
  tUInt8 DEF_NOT_IF_fifo_enqPtr_56_EQ_2_61_THEN_0_ELSE_fifo_ETC___d167;
  tUInt8 DEF_fifo_enqPtr_56_EQ_0_57_AND_NOT_IF_m_randomA_za_ETC___d158;
  tUInt8 DEF_fifo_enqPtr_56_EQ_1_59_AND_NOT_IF_m_randomA_za_ETC___d160;
  tUInt8 DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155;
  tUInt8 DEF_fifo_enqPtr_56_EQ_2_61_AND_NOT_IF_m_randomA_za_ETC___d162;
  tUInt32 DEF_m_ref_fifo_ehrReg_0_BIT_8_1_CONCAT_IF_m_ref_fi_ETC___d170;
  tUInt32 DEF__1_CONCAT_IF_m_randomData_zaz_whas__38_THEN_m_r_ETC___d168;
  tUInt8 DEF_nextEnqPtr__h10135;
  tUInt8 DEF_fifo_enqPtr_56_EQ_2___d161;
  tUInt8 DEF__theResult____h10136;
  DEF_x__h9986 = INST_fifo_enqPtr.METH_read();
  DEF_x__h11723 = INST_m_input_count.METH_read();
  DEF_m_ref_fifo_ehrReg___d10 = INST_m_ref_fifo_ehrReg.METH_read();
  DEF_x_wget__h9528 = INST_m_randomData_zaz.METH_wget();
  DEF_x_wget__h8362 = INST_m_randomA_zaz.METH_wget();
  DEF_x__h10817 = INST_fifo_deqPtr.METH_read();
  DEF_x__h1730 = (tUInt8)((tUInt8)255u & DEF_m_ref_fifo_ehrReg___d10);
  DEF_m_ref_fifo_ehrReg_0_BIT_8___d11 = (tUInt8)(DEF_m_ref_fifo_ehrReg___d10 >> 8u);
  DEF_v__h9665 = INST_m_randomData_zaz.METH_whas() ? DEF_x_wget__h9528 : (tUInt8)0u;
  DEF_fifo_enqPtr_56_EQ_2___d161 = DEF_x__h9986 == (tUInt8)2u;
  DEF_nextEnqPtr__h10135 = (tUInt8)3u & (DEF_x__h9986 + (tUInt8)1u);
  DEF__theResult____h10136 = DEF_fifo_enqPtr_56_EQ_2___d161 ? (tUInt8)0u : DEF_nextEnqPtr__h10135;
  DEF_v__h8499 = INST_m_randomA_zaz.METH_whas() ? DEF_x_wget__h8362 : (tUInt8)0u;
  DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143 = DEF_v__h8499 == (tUInt8)0u;
  DEF__1_CONCAT_IF_m_randomData_zaz_whas__38_THEN_m_r_ETC___d168 = 511u & ((((tUInt32)((tUInt8)1u)) << 8u) | (tUInt32)(DEF_v__h9665));
  DEF_m_ref_fifo_ehrReg_0_BIT_8_1_CONCAT_IF_m_ref_fi_ETC___d170 = 511u & ((((tUInt32)(DEF_m_ref_fifo_ehrReg_0_BIT_8___d11)) << 8u) | (tUInt32)(DEF_x__h1730));
  DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155 = !DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143;
  DEF_fifo_enqPtr_56_EQ_2_61_AND_NOT_IF_m_randomA_za_ETC___d162 = DEF_fifo_enqPtr_56_EQ_2___d161 && DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155;
  DEF_fifo_enqPtr_56_EQ_1_59_AND_NOT_IF_m_randomA_za_ETC___d160 = DEF_x__h9986 == (tUInt8)1u && DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155;
  DEF_fifo_enqPtr_56_EQ_0_57_AND_NOT_IF_m_randomA_za_ETC___d158 = DEF_x__h9986 == (tUInt8)0u && DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155;
  DEF_NOT_IF_fifo_enqPtr_56_EQ_2_61_THEN_0_ELSE_fifo_ETC___d167 = !(DEF__theResult____h10136 == DEF_x__h10817);
  DEF_x__h10539 = DEF_x__h11723 + 1u;
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_fifo_nEmpty.METH_write((tUInt8)1u);
  if (DEF_fifo_enqPtr_56_EQ_0_57_AND_NOT_IF_m_randomA_za_ETC___d158)
    INST_fifo_regs_0.METH_write(DEF_v__h9665);
  if (DEF_fifo_enqPtr_56_EQ_1_59_AND_NOT_IF_m_randomA_za_ETC___d160)
    INST_fifo_regs_1.METH_write(DEF_v__h9665);
  if (DEF_fifo_enqPtr_56_EQ_2_61_AND_NOT_IF_m_randomA_za_ETC___d162)
    INST_fifo_regs_2.METH_write(DEF_v__h9665);
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_fifo_nFull.METH_write(DEF_NOT_IF_fifo_enqPtr_56_EQ_2_61_THEN_0_ELSE_fifo_ETC___d167);
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_fifo_enqPtr.METH_write(DEF__theResult____h10136);
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_m_ref_fifo_wires_0.METH_wset(DEF__1_CONCAT_IF_m_randomData_zaz_whas__38_THEN_m_r_ETC___d168);
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_m_ref_fifo_ignored_wires_0.METH_wset(DEF_m_ref_fifo_ehrReg_0_BIT_8_1_CONCAT_IF_m_ref_fi_ETC___d170);
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_m_ref_fifo_virtual_reg_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_2, DEF_v__h9665);
  if (DEF_NOT_IF_m_randomA_zaz_whas__17_THEN_m_randomA_z_ETC___d155)
    INST_m_input_count.METH_write(DEF_x__h10539);
}

void MOD_mkTbConflictFunctional::RL_m_check_outputs()
{
  tUInt32 DEF_x__h11272;
  tUInt8 DEF_NOT_IF_fifo_deqPtr_65_EQ_2_81_THEN_0_ELSE_fifo_ETC___d185;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180;
  tUInt8 DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d197;
  tUInt8 DEF_m_ref_fifo_ehrReg_1_0_BIT_1_1_CONCAT_IF_m_ref__ETC___d192;
  tUInt8 DEF_nextDeqPtr__h10656;
  tUInt8 DEF__theResult____h10657;
  DEF_x__h9986 = INST_fifo_enqPtr.METH_read();
  DEF_x__h11276 = INST_m_output_count.METH_read();
  DEF_def__h11158 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h250 = INST_fifo_regs_2.METH_read();
  DEF__read__h219 = INST_fifo_regs_1.METH_read();
  DEF__read__h188 = INST_fifo_regs_0.METH_read();
  DEF_x_wget__h8751 = INST_m_randomB_zaz.METH_wget();
  DEF_m_ref_fifo_ehrReg_1___d40 = INST_m_ref_fifo_ehrReg_1.METH_read();
  DEF_x__h10817 = INST_fifo_deqPtr.METH_read();
  DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41 = (tUInt8)(DEF_m_ref_fifo_ehrReg_1___d40 >> 1u);
  DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55 = (tUInt8)((tUInt8)1u & DEF_m_ref_fifo_ehrReg_1___d40);
  switch (DEF_x__h10817) {
  case (tUInt8)0u:
    DEF_y__h11650 = DEF__read__h188;
    break;
  case (tUInt8)1u:
    DEF_y__h11650 = DEF__read__h219;
    break;
  case (tUInt8)2u:
    DEF_y__h11650 = DEF__read__h250;
    break;
  default:
    DEF_y__h11650 = (tUInt8)170u;
  }
  DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66 = INST_m_ref_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_wires_0_2.METH_wget() : DEF_def__h11158;
  DEF_x_first__h8061 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66;
  DEF_nextDeqPtr__h10656 = (tUInt8)3u & (DEF_x__h10817 + (tUInt8)1u);
  DEF__theResult____h10657 = DEF_x__h10817 == (tUInt8)2u ? (tUInt8)0u : DEF_nextDeqPtr__h10656;
  DEF_v__h8888 = INST_m_randomB_zaz.METH_whas() ? DEF_x_wget__h8751 : (tUInt8)0u;
  DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172 = DEF_v__h8888 == (tUInt8)0u;
  DEF_m_ref_fifo_ehrReg_1_0_BIT_1_1_CONCAT_IF_m_ref__ETC___d192 = (tUInt8)3u & ((DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41 << 1u) | DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55);
  DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180 = !DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172;
  DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d197 = DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180 && !(DEF_y__h11650 == DEF_x_first__h8061);
  DEF_NOT_IF_fifo_deqPtr_65_EQ_2_81_THEN_0_ELSE_fifo_ETC___d185 = !(DEF__theResult____h10657 == DEF_x__h9986);
  DEF_x__h11272 = DEF_x__h11276 + 1u;
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_fifo_nFull.METH_write((tUInt8)1u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_fifo_nEmpty.METH_write(DEF_NOT_IF_fifo_deqPtr_65_EQ_2_81_THEN_0_ELSE_fifo_ETC___d185);
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_fifo_deqPtr.METH_write(DEF__theResult____h10657);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_3, DEF_y__h11650);
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_m_ref_fifo_wires_0_1.METH_wset((tUInt8)2u);
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_m_ref_fifo_ignored_wires_0_1.METH_wset(DEF_m_ref_fifo_ehrReg_1_0_BIT_1_1_CONCAT_IF_m_ref__ETC___d192);
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_m_ref_fifo_virtual_reg_0_1.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d197)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_4, DEF_x_first__h8061);
    if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d197)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_IF_m_randomB_zaz_whas__24_THEN_m_randomB_z_ETC___d180)
    INST_m_output_count.METH_write(DEF_x__h11272);
}

void MOD_mkTbConflictFunctional::RL_m_maybe_clear()
{
  tUInt8 DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200;
  DEF_x_wget__h9138 = INST_m_randomC_zaz.METH_wget();
  DEF_v__h9275 = INST_m_randomC_zaz.METH_whas() ? DEF_x_wget__h9138 : (tUInt8)0u;
  DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200 = DEF_v__h9275 == (tUInt8)0u;
  if (DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200)
    INST_fifo_enqPtr.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200)
    INST_fifo_deqPtr.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200)
    INST_fifo_nEmpty.METH_write((tUInt8)0u);
  if (DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200)
    INST_fifo_nFull.METH_write((tUInt8)1u);
  if (DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200)
    INST_m_ref_fifo_ref_noncf_fifo.METH_clear();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_IF_m_randomC_zaz_whas__31_THEN_m_randomC_zaz_w_ETC___d200)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
}

void MOD_mkTbConflictFunctional::RL_m_check_fifos_not_full()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d203;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d202;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d205;
  DEF_fifo_nFull__h9952 = INST_fifo_nFull.METH_read();
  DEF_m_ref_fifo_ehrReg_3__h4648 = INST_m_ref_fifo_ehrReg_3.METH_read();
  DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73 = INST_m_ref_fifo_wires_0_3.METH_whas() ? INST_m_ref_fifo_wires_0_3.METH_wget() : DEF_m_ref_fifo_ehrReg_3__h4648;
  DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147 = !INST_m_ref_fifo_virtual_reg_1_3.METH_read() && DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d202 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147 == DEF_fifo_nFull__h9952);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d205 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d202 && !DEF_fifo_nFull__h9952;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d203 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d202 && DEF_fifo_nFull__h9952;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d203)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d203)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d205)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_ETC___d205)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_check_fifos_not_empty()
{
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d208;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d207;
  tUInt8 DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d210;
  DEF_fifo_nEmpty__h10632 = INST_fifo_nEmpty.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h5484 = INST_m_ref_fifo_ehrReg_4.METH_read();
  DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h5484;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d207 = !(DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176 == DEF_fifo_nEmpty__h10632);
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d210 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d207 && !DEF_fifo_nEmpty__h10632;
  DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d208 = DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d207 && DEF_fifo_nEmpty__h10632;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d208)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d208)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d210)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_ETC___d210)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_check_fifos_first()
{
  tUInt8 DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d214;
  DEF_fifo_nEmpty__h10632 = INST_fifo_nEmpty.METH_read();
  DEF_def__h11158 = INST_m_ref_fifo_ehrReg_2.METH_read();
  DEF__read__h250 = INST_fifo_regs_2.METH_read();
  DEF__read__h219 = INST_fifo_regs_1.METH_read();
  DEF__read__h188 = INST_fifo_regs_0.METH_read();
  DEF_x__h10817 = INST_fifo_deqPtr.METH_read();
  DEF_m_ref_fifo_ehrReg_4__h5484 = INST_m_ref_fifo_ehrReg_4.METH_read();
  switch (DEF_x__h10817) {
  case (tUInt8)0u:
    DEF_y__h11650 = DEF__read__h188;
    break;
  case (tUInt8)1u:
    DEF_y__h11650 = DEF__read__h219;
    break;
  case (tUInt8)2u:
    DEF_y__h11650 = DEF__read__h250;
    break;
  default:
    DEF_y__h11650 = (tUInt8)170u;
  }
  DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66 = INST_m_ref_fifo_wires_0_2.METH_whas() ? INST_m_ref_fifo_wires_0_2.METH_wget() : DEF_def__h11158;
  DEF_x_first__h8061 = INST_m_ref_fifo_virtual_reg_1_2.METH_read() ? (tUInt8)0u : DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66;
  DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80 = INST_m_ref_fifo_wires_0_4.METH_whas() ? INST_m_ref_fifo_wires_0_4.METH_wget() : DEF_m_ref_fifo_ehrReg_4__h5484;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176 = !INST_m_ref_fifo_virtual_reg_1_4.METH_read() && DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80;
  DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d214 = (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176 && DEF_fifo_nEmpty__h10632) && !(DEF_x_first__h8061 == DEF_y__h11650);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d214)
      dollar_display(sim_hdl, this, "s,8,8", &__str_literal_10, DEF_y__h11650, DEF_x_first__h8061);
    if (DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d214)
      dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_stop_tb()
{
  tUInt8 DEF_NOT_m_input_count_52_EQ_1024_15___d218;
  DEF_x__h11276 = INST_m_output_count.METH_read();
  DEF_x__h11723 = INST_m_input_count.METH_read();
  DEF_m_input_count_52_EQ_1024___d215 = DEF_x__h11723 == 1024u;
  DEF_NOT_m_input_count_52_EQ_1024_15___d218 = !DEF_m_input_count_52_EQ_1024___d215;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_input_count_52_EQ_1024___d215)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_m_input_count_52_EQ_1024___d215)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_12, DEF_x__h11276);
    if (DEF_NOT_m_input_count_52_EQ_1024_15___d218)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    dollar_finish(sim_hdl, "32", 1u);
  }
}

void MOD_mkTbConflictFunctional::RL_m_cycle_inc()
{
  tUInt32 DEF_x__h11866;
  DEF_x__h11871 = INST_m_cycle.METH_read();
  DEF_x__h11866 = DEF_x__h11871 + 1u;
  INST_m_cycle.METH_write(DEF_x__h11866);
}


/* Methods */


/* Reset routines */

void MOD_mkTbConflictFunctional::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_ref_fifo_ref_noncf_fifo.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_4.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_3.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_2.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg_1.reset_RST(ARG_rst_in);
  INST_m_ref_fifo_ehrReg.reset_RST(ARG_rst_in);
  INST_m_randomData_initialized.reset_RST(ARG_rst_in);
  INST_m_randomC_initialized.reset_RST(ARG_rst_in);
  INST_m_randomB_initialized.reset_RST(ARG_rst_in);
  INST_m_randomA_initialized.reset_RST(ARG_rst_in);
  INST_m_output_count.reset_RST(ARG_rst_in);
  INST_m_input_count.reset_RST(ARG_rst_in);
  INST_m_cycle.reset_RST(ARG_rst_in);
  INST_fifo_regs_2.reset_RST(ARG_rst_in);
  INST_fifo_regs_1.reset_RST(ARG_rst_in);
  INST_fifo_regs_0.reset_RST(ARG_rst_in);
  INST_fifo_nFull.reset_RST(ARG_rst_in);
  INST_fifo_nEmpty.reset_RST(ARG_rst_in);
  INST_fifo_enqPtr.reset_RST(ARG_rst_in);
  INST_fifo_deqPtr.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbConflictFunctional::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbConflictFunctional::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_fifo_deqPtr.dump_state(indent + 2u);
  INST_fifo_enqPtr.dump_state(indent + 2u);
  INST_fifo_nEmpty.dump_state(indent + 2u);
  INST_fifo_nFull.dump_state(indent + 2u);
  INST_fifo_regs_0.dump_state(indent + 2u);
  INST_fifo_regs_1.dump_state(indent + 2u);
  INST_fifo_regs_2.dump_state(indent + 2u);
  INST_m_cycle.dump_state(indent + 2u);
  INST_m_input_count.dump_state(indent + 2u);
  INST_m_output_count.dump_state(indent + 2u);
  INST_m_randomA_ignore.dump_state(indent + 2u);
  INST_m_randomA_initialized.dump_state(indent + 2u);
  INST_m_randomA_zaz.dump_state(indent + 2u);
  INST_m_randomB_ignore.dump_state(indent + 2u);
  INST_m_randomB_initialized.dump_state(indent + 2u);
  INST_m_randomB_zaz.dump_state(indent + 2u);
  INST_m_randomC_ignore.dump_state(indent + 2u);
  INST_m_randomC_initialized.dump_state(indent + 2u);
  INST_m_randomC_zaz.dump_state(indent + 2u);
  INST_m_randomData_ignore.dump_state(indent + 2u);
  INST_m_randomData_initialized.dump_state(indent + 2u);
  INST_m_randomData_zaz.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ehrReg_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_ignored_wires_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_ref_noncf_fifo.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2.dump_state(indent + 2u);
  INST_m_ref_fifo_virtual_reg_2_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_0_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_1.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_3.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_1_4.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2.dump_state(indent + 2u);
  INST_m_ref_fifo_wires_2_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbConflictFunctional::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 173u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_first", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_empty", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_fifos_not_full", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_check_outputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_inc", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_cycle_print", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_feed_inputs", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_init", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_maybe_clear", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomA_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomB_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomC_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_randomData_every_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_3", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_canonicalize_4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_post_canonicalize", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_m_stop_tb", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h188", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h219", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h250", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h11158", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nEmpty__h10632", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fifo_nFull__h9952", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_input_count_52_EQ_1024___d215", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_0_BIT_8___d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1_0_BIT_0___d55", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1_0_BIT_1___d41", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_1___d40", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_3__h4648", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg_4__h5484", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_ehrReg___d10", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_1_read____d93", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_1_read____d87", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_1_read____d92", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_virtual_reg_2_read____d86", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget__8_BIT_1___d39", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_wget____d38", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_1_whas____d37", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget_BIT_8___d9", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_wget____d8", 9u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_ref_fifo_wires_0_whas____d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8419", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8499", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8808", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h8888", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9195", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9275", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9585", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h9665", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10817", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11276", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11723", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h11871", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1730", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1731", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9986", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_first__h8061", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h8362", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h8751", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h9138", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_wget__h9528", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h11650", 8u);
  num = INST_fifo_deqPtr.dump_VCD_defs(num);
  num = INST_fifo_enqPtr.dump_VCD_defs(num);
  num = INST_fifo_nEmpty.dump_VCD_defs(num);
  num = INST_fifo_nFull.dump_VCD_defs(num);
  num = INST_fifo_regs_0.dump_VCD_defs(num);
  num = INST_fifo_regs_1.dump_VCD_defs(num);
  num = INST_fifo_regs_2.dump_VCD_defs(num);
  num = INST_m_cycle.dump_VCD_defs(num);
  num = INST_m_input_count.dump_VCD_defs(num);
  num = INST_m_output_count.dump_VCD_defs(num);
  num = INST_m_randomA_ignore.dump_VCD_defs(num);
  num = INST_m_randomA_initialized.dump_VCD_defs(num);
  num = INST_m_randomA_zaz.dump_VCD_defs(num);
  num = INST_m_randomB_ignore.dump_VCD_defs(num);
  num = INST_m_randomB_initialized.dump_VCD_defs(num);
  num = INST_m_randomB_zaz.dump_VCD_defs(num);
  num = INST_m_randomC_ignore.dump_VCD_defs(num);
  num = INST_m_randomC_initialized.dump_VCD_defs(num);
  num = INST_m_randomC_zaz.dump_VCD_defs(num);
  num = INST_m_randomData_ignore.dump_VCD_defs(num);
  num = INST_m_randomData_initialized.dump_VCD_defs(num);
  num = INST_m_randomData_zaz.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ehrReg_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ignored_wires_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_ref_noncf_fifo.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_virtual_reg_2_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_0_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_1.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_3.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_1_4.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2.dump_VCD_defs(num);
  num = INST_m_ref_fifo_wires_2_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbConflictFunctional::dump_VCD(tVCDDumpType dt,
					  unsigned int levels,
					  MOD_mkTbConflictFunctional &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbConflictFunctional::vcd_defs(tVCDDumpType dt, MOD_mkTbConflictFunctional &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 9u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 8u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_first) != DEF_CAN_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty) != DEF_CAN_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full) != DEF_CAN_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_check_outputs) != DEF_CAN_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_inc) != DEF_CAN_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_cycle_print) != DEF_CAN_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_feed_inputs) != DEF_CAN_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_init) != DEF_CAN_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_init, 1u);
	backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_maybe_clear) != DEF_CAN_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every) != DEF_CAN_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomA_every_1) != DEF_CAN_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every) != DEF_CAN_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomB_every_1) != DEF_CAN_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every) != DEF_CAN_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomC_every_1) != DEF_CAN_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every) != DEF_CAN_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_randomData_every_1) != DEF_CAN_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_m_stop_tb) != DEF_CAN_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143) != DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143, 1u);
	backing.DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143 = DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143;
      }
      ++num;
      if ((backing.DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172) != DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172, 1u);
	backing.DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172 = DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42) != DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42 = DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56) != DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56 = DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66) != DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66, 8u);
	backing.DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66 = DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73) != DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73 = DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80) != DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80 = DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12) != DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12, 1u);
	backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12;
      }
      ++num;
      if ((backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26) != DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26, 8u);
	backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147) != DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147;
      }
      ++num;
      if ((backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176) != DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176, 1u);
	backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_first) != DEF_WILL_FIRE_RL_m_check_fifos_first)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty) != DEF_WILL_FIRE_RL_m_check_fifos_not_empty)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full) != DEF_WILL_FIRE_RL_m_check_fifos_not_full)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_check_outputs) != DEF_WILL_FIRE_RL_m_check_outputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_inc) != DEF_WILL_FIRE_RL_m_cycle_inc)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_cycle_print) != DEF_WILL_FIRE_RL_m_cycle_print)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
	backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_feed_inputs) != DEF_WILL_FIRE_RL_m_feed_inputs)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
	backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_init) != DEF_WILL_FIRE_RL_m_init)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_init, 1u);
	backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_maybe_clear) != DEF_WILL_FIRE_RL_m_maybe_clear)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
	backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every) != DEF_WILL_FIRE_RL_m_randomA_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomA_every_1) != DEF_WILL_FIRE_RL_m_randomA_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every) != DEF_WILL_FIRE_RL_m_randomB_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomB_every_1) != DEF_WILL_FIRE_RL_m_randomB_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every) != DEF_WILL_FIRE_RL_m_randomC_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomC_every_1) != DEF_WILL_FIRE_RL_m_randomC_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every) != DEF_WILL_FIRE_RL_m_randomData_every)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_randomData_every_1) != DEF_WILL_FIRE_RL_m_randomData_every_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4) != DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize) != DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two) != DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
	backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_m_stop_tb) != DEF_WILL_FIRE_RL_m_stop_tb)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
	backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      }
      ++num;
      if ((backing.DEF__read__h188) != DEF__read__h188)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h188, 8u);
	backing.DEF__read__h188 = DEF__read__h188;
      }
      ++num;
      if ((backing.DEF__read__h219) != DEF__read__h219)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h219, 8u);
	backing.DEF__read__h219 = DEF__read__h219;
      }
      ++num;
      if ((backing.DEF__read__h250) != DEF__read__h250)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h250, 8u);
	backing.DEF__read__h250 = DEF__read__h250;
      }
      ++num;
      if ((backing.DEF_def__h11158) != DEF_def__h11158)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h11158, 8u);
	backing.DEF_def__h11158 = DEF_def__h11158;
      }
      ++num;
      if ((backing.DEF_fifo_nEmpty__h10632) != DEF_fifo_nEmpty__h10632)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nEmpty__h10632, 1u);
	backing.DEF_fifo_nEmpty__h10632 = DEF_fifo_nEmpty__h10632;
      }
      ++num;
      if ((backing.DEF_fifo_nFull__h9952) != DEF_fifo_nFull__h9952)
      {
	vcd_write_val(sim_hdl, num, DEF_fifo_nFull__h9952, 1u);
	backing.DEF_fifo_nFull__h9952 = DEF_fifo_nFull__h9952;
      }
      ++num;
      if ((backing.DEF_m_input_count_52_EQ_1024___d215) != DEF_m_input_count_52_EQ_1024___d215)
      {
	vcd_write_val(sim_hdl, num, DEF_m_input_count_52_EQ_1024___d215, 1u);
	backing.DEF_m_input_count_52_EQ_1024___d215 = DEF_m_input_count_52_EQ_1024___d215;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_0_BIT_8___d11) != DEF_m_ref_fifo_ehrReg_0_BIT_8___d11)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_0_BIT_8___d11, 1u);
	backing.DEF_m_ref_fifo_ehrReg_0_BIT_8___d11 = DEF_m_ref_fifo_ehrReg_0_BIT_8___d11;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55) != DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55, 1u);
	backing.DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55 = DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41) != DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41, 1u);
	backing.DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41 = DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_1___d40) != DEF_m_ref_fifo_ehrReg_1___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_1___d40, 2u);
	backing.DEF_m_ref_fifo_ehrReg_1___d40 = DEF_m_ref_fifo_ehrReg_1___d40;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_3__h4648) != DEF_m_ref_fifo_ehrReg_3__h4648)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_3__h4648, 1u);
	backing.DEF_m_ref_fifo_ehrReg_3__h4648 = DEF_m_ref_fifo_ehrReg_3__h4648;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg_4__h5484) != DEF_m_ref_fifo_ehrReg_4__h5484)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg_4__h5484, 1u);
	backing.DEF_m_ref_fifo_ehrReg_4__h5484 = DEF_m_ref_fifo_ehrReg_4__h5484;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_ehrReg___d10) != DEF_m_ref_fifo_ehrReg___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_ehrReg___d10, 9u);
	backing.DEF_m_ref_fifo_ehrReg___d10 = DEF_m_ref_fifo_ehrReg___d10;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d93) != DEF_m_ref_fifo_virtual_reg_1_1_read____d93)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_1_read____d93, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d93 = DEF_m_ref_fifo_virtual_reg_1_1_read____d93;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_1_read____d87) != DEF_m_ref_fifo_virtual_reg_1_read____d87)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_1_read____d87, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_1_read____d87 = DEF_m_ref_fifo_virtual_reg_1_read____d87;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d92) != DEF_m_ref_fifo_virtual_reg_2_1_read____d92)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_1_read____d92, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d92 = DEF_m_ref_fifo_virtual_reg_2_1_read____d92;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_virtual_reg_2_read____d86) != DEF_m_ref_fifo_virtual_reg_2_read____d86)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_virtual_reg_2_read____d86, 1u);
	backing.DEF_m_ref_fifo_virtual_reg_2_read____d86 = DEF_m_ref_fifo_virtual_reg_2_read____d86;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39) != DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39 = DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_wget____d38) != DEF_m_ref_fifo_wires_0_1_wget____d38)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_wget____d38, 2u);
	backing.DEF_m_ref_fifo_wires_0_1_wget____d38 = DEF_m_ref_fifo_wires_0_1_wget____d38;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_1_whas____d37) != DEF_m_ref_fifo_wires_0_1_whas____d37)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_1_whas____d37, 1u);
	backing.DEF_m_ref_fifo_wires_0_1_whas____d37 = DEF_m_ref_fifo_wires_0_1_whas____d37;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget_BIT_8___d9) != DEF_m_ref_fifo_wires_0_wget_BIT_8___d9)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget_BIT_8___d9, 1u);
	backing.DEF_m_ref_fifo_wires_0_wget_BIT_8___d9 = DEF_m_ref_fifo_wires_0_wget_BIT_8___d9;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_wget____d8) != DEF_m_ref_fifo_wires_0_wget____d8)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_wget____d8, 9u);
	backing.DEF_m_ref_fifo_wires_0_wget____d8 = DEF_m_ref_fifo_wires_0_wget____d8;
      }
      ++num;
      if ((backing.DEF_m_ref_fifo_wires_0_whas____d7) != DEF_m_ref_fifo_wires_0_whas____d7)
      {
	vcd_write_val(sim_hdl, num, DEF_m_ref_fifo_wires_0_whas____d7, 1u);
	backing.DEF_m_ref_fifo_wires_0_whas____d7 = DEF_m_ref_fifo_wires_0_whas____d7;
      }
      ++num;
      if ((backing.DEF_v__h8419) != DEF_v__h8419)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8419, 32u);
	backing.DEF_v__h8419 = DEF_v__h8419;
      }
      ++num;
      if ((backing.DEF_v__h8499) != DEF_v__h8499)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8499, 2u);
	backing.DEF_v__h8499 = DEF_v__h8499;
      }
      ++num;
      if ((backing.DEF_v__h8808) != DEF_v__h8808)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8808, 32u);
	backing.DEF_v__h8808 = DEF_v__h8808;
      }
      ++num;
      if ((backing.DEF_v__h8888) != DEF_v__h8888)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h8888, 2u);
	backing.DEF_v__h8888 = DEF_v__h8888;
      }
      ++num;
      if ((backing.DEF_v__h9195) != DEF_v__h9195)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9195, 32u);
	backing.DEF_v__h9195 = DEF_v__h9195;
      }
      ++num;
      if ((backing.DEF_v__h9275) != DEF_v__h9275)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9275, 4u);
	backing.DEF_v__h9275 = DEF_v__h9275;
      }
      ++num;
      if ((backing.DEF_v__h9585) != DEF_v__h9585)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9585, 32u);
	backing.DEF_v__h9585 = DEF_v__h9585;
      }
      ++num;
      if ((backing.DEF_v__h9665) != DEF_v__h9665)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h9665, 8u);
	backing.DEF_v__h9665 = DEF_v__h9665;
      }
      ++num;
      if ((backing.DEF_x__h10817) != DEF_x__h10817)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10817, 2u);
	backing.DEF_x__h10817 = DEF_x__h10817;
      }
      ++num;
      if ((backing.DEF_x__h11276) != DEF_x__h11276)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11276, 32u);
	backing.DEF_x__h11276 = DEF_x__h11276;
      }
      ++num;
      if ((backing.DEF_x__h11723) != DEF_x__h11723)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11723, 32u);
	backing.DEF_x__h11723 = DEF_x__h11723;
      }
      ++num;
      if ((backing.DEF_x__h11871) != DEF_x__h11871)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h11871, 32u);
	backing.DEF_x__h11871 = DEF_x__h11871;
      }
      ++num;
      if ((backing.DEF_x__h1730) != DEF_x__h1730)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1730, 8u);
	backing.DEF_x__h1730 = DEF_x__h1730;
      }
      ++num;
      if ((backing.DEF_x__h1731) != DEF_x__h1731)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1731, 8u);
	backing.DEF_x__h1731 = DEF_x__h1731;
      }
      ++num;
      if ((backing.DEF_x__h9986) != DEF_x__h9986)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9986, 2u);
	backing.DEF_x__h9986 = DEF_x__h9986;
      }
      ++num;
      if ((backing.DEF_x_first__h8061) != DEF_x_first__h8061)
      {
	vcd_write_val(sim_hdl, num, DEF_x_first__h8061, 8u);
	backing.DEF_x_first__h8061 = DEF_x_first__h8061;
      }
      ++num;
      if ((backing.DEF_x_wget__h8362) != DEF_x_wget__h8362)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h8362, 2u);
	backing.DEF_x_wget__h8362 = DEF_x_wget__h8362;
      }
      ++num;
      if ((backing.DEF_x_wget__h8751) != DEF_x_wget__h8751)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h8751, 2u);
	backing.DEF_x_wget__h8751 = DEF_x_wget__h8751;
      }
      ++num;
      if ((backing.DEF_x_wget__h9138) != DEF_x_wget__h9138)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h9138, 4u);
	backing.DEF_x_wget__h9138 = DEF_x_wget__h9138;
      }
      ++num;
      if ((backing.DEF_x_wget__h9528) != DEF_x_wget__h9528)
      {
	vcd_write_val(sim_hdl, num, DEF_x_wget__h9528, 8u);
	backing.DEF_x_wget__h9528 = DEF_x_wget__h9528;
      }
      ++num;
      if ((backing.DEF_y__h11650) != DEF_y__h11650)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h11650, 8u);
	backing.DEF_y__h11650 = DEF_y__h11650;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_first = DEF_CAN_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_empty = DEF_CAN_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_fifos_not_full = DEF_CAN_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_check_outputs = DEF_CAN_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_inc = DEF_CAN_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_CAN_FIRE_RL_m_cycle_print = DEF_CAN_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_CAN_FIRE_RL_m_feed_inputs = DEF_CAN_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_init, 1u);
      backing.DEF_CAN_FIRE_RL_m_init = DEF_CAN_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_CAN_FIRE_RL_m_maybe_clear = DEF_CAN_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every = DEF_CAN_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomA_every_1 = DEF_CAN_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every = DEF_CAN_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomB_every_1 = DEF_CAN_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every = DEF_CAN_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomC_every_1 = DEF_CAN_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every = DEF_CAN_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_randomData_every_1 = DEF_CAN_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_CAN_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_CAN_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_CAN_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_CAN_FIRE_RL_m_stop_tb = DEF_CAN_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143, 1u);
      backing.DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143 = DEF_IF_m_randomA_zaz_whas__17_THEN_m_randomA_zaz_w_ETC___d143;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172, 1u);
      backing.DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172 = DEF_IF_m_randomB_zaz_whas__24_THEN_m_randomB_zaz_w_ETC___d172;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42 = DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56 = DEF_IF_m_ref_fifo_wires_0_1_whas__7_THEN_m_ref_fif_ETC___d56;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66, 8u);
      backing.DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66 = DEF_IF_m_ref_fifo_wires_0_2_whas__3_THEN_m_ref_fif_ETC___d66;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73 = DEF_IF_m_ref_fifo_wires_0_3_whas__0_THEN_m_ref_fif_ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80 = DEF_IF_m_ref_fifo_wires_0_4_whas__7_THEN_m_ref_fif_ETC___d80;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12, 1u);
      backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d12;
      vcd_write_val(sim_hdl, num++, DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26, 8u);
      backing.DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26 = DEF_IF_m_ref_fifo_wires_0_whas_THEN_m_ref_fifo_wir_ETC___d26;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147 = DEF_NOT_m_ref_fifo_virtual_reg_1_3_read__45_46_AND_ETC___d147;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176, 1u);
      backing.DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176 = DEF_NOT_m_ref_fifo_virtual_reg_1_4_read__74_75_AND_ETC___d176;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_first, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_first = DEF_WILL_FIRE_RL_m_check_fifos_first;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_empty, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_empty = DEF_WILL_FIRE_RL_m_check_fifos_not_empty;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_fifos_not_full, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_fifos_not_full = DEF_WILL_FIRE_RL_m_check_fifos_not_full;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_check_outputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_check_outputs = DEF_WILL_FIRE_RL_m_check_outputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_inc, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_inc = DEF_WILL_FIRE_RL_m_cycle_inc;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_cycle_print, 1u);
      backing.DEF_WILL_FIRE_RL_m_cycle_print = DEF_WILL_FIRE_RL_m_cycle_print;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_feed_inputs, 1u);
      backing.DEF_WILL_FIRE_RL_m_feed_inputs = DEF_WILL_FIRE_RL_m_feed_inputs;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_init, 1u);
      backing.DEF_WILL_FIRE_RL_m_init = DEF_WILL_FIRE_RL_m_init;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_maybe_clear, 1u);
      backing.DEF_WILL_FIRE_RL_m_maybe_clear = DEF_WILL_FIRE_RL_m_maybe_clear;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every = DEF_WILL_FIRE_RL_m_randomA_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomA_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomA_every_1 = DEF_WILL_FIRE_RL_m_randomA_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every = DEF_WILL_FIRE_RL_m_randomB_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomB_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomB_every_1 = DEF_WILL_FIRE_RL_m_randomB_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every = DEF_WILL_FIRE_RL_m_randomC_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomC_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomC_every_1 = DEF_WILL_FIRE_RL_m_randomC_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every = DEF_WILL_FIRE_RL_m_randomData_every;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_randomData_every_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_randomData_every_1 = DEF_WILL_FIRE_RL_m_randomData_every_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_3;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4 = DEF_WILL_FIRE_RL_m_ref_fifo_canonicalize_4;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize = DEF_WILL_FIRE_RL_m_ref_fifo_post_canonicalize;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_one;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two, 1u);
      backing.DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two = DEF_WILL_FIRE_RL_m_ref_fifo_pre_canonicalize_two;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_m_stop_tb, 1u);
      backing.DEF_WILL_FIRE_RL_m_stop_tb = DEF_WILL_FIRE_RL_m_stop_tb;
      vcd_write_val(sim_hdl, num++, DEF__read__h188, 8u);
      backing.DEF__read__h188 = DEF__read__h188;
      vcd_write_val(sim_hdl, num++, DEF__read__h219, 8u);
      backing.DEF__read__h219 = DEF__read__h219;
      vcd_write_val(sim_hdl, num++, DEF__read__h250, 8u);
      backing.DEF__read__h250 = DEF__read__h250;
      vcd_write_val(sim_hdl, num++, DEF_def__h11158, 8u);
      backing.DEF_def__h11158 = DEF_def__h11158;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nEmpty__h10632, 1u);
      backing.DEF_fifo_nEmpty__h10632 = DEF_fifo_nEmpty__h10632;
      vcd_write_val(sim_hdl, num++, DEF_fifo_nFull__h9952, 1u);
      backing.DEF_fifo_nFull__h9952 = DEF_fifo_nFull__h9952;
      vcd_write_val(sim_hdl, num++, DEF_m_input_count_52_EQ_1024___d215, 1u);
      backing.DEF_m_input_count_52_EQ_1024___d215 = DEF_m_input_count_52_EQ_1024___d215;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_0_BIT_8___d11, 1u);
      backing.DEF_m_ref_fifo_ehrReg_0_BIT_8___d11 = DEF_m_ref_fifo_ehrReg_0_BIT_8___d11;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55, 1u);
      backing.DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55 = DEF_m_ref_fifo_ehrReg_1_0_BIT_0___d55;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41, 1u);
      backing.DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41 = DEF_m_ref_fifo_ehrReg_1_0_BIT_1___d41;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_1___d40, 2u);
      backing.DEF_m_ref_fifo_ehrReg_1___d40 = DEF_m_ref_fifo_ehrReg_1___d40;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_3__h4648, 1u);
      backing.DEF_m_ref_fifo_ehrReg_3__h4648 = DEF_m_ref_fifo_ehrReg_3__h4648;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg_4__h5484, 1u);
      backing.DEF_m_ref_fifo_ehrReg_4__h5484 = DEF_m_ref_fifo_ehrReg_4__h5484;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_ehrReg___d10, 9u);
      backing.DEF_m_ref_fifo_ehrReg___d10 = DEF_m_ref_fifo_ehrReg___d10;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_1_read____d93, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_1_read____d93 = DEF_m_ref_fifo_virtual_reg_1_1_read____d93;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_1_read____d87, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_1_read____d87 = DEF_m_ref_fifo_virtual_reg_1_read____d87;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_1_read____d92, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_1_read____d92 = DEF_m_ref_fifo_virtual_reg_2_1_read____d92;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_virtual_reg_2_read____d86, 1u);
      backing.DEF_m_ref_fifo_virtual_reg_2_read____d86 = DEF_m_ref_fifo_virtual_reg_2_read____d86;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39 = DEF_m_ref_fifo_wires_0_1_wget__8_BIT_1___d39;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_wget____d38, 2u);
      backing.DEF_m_ref_fifo_wires_0_1_wget____d38 = DEF_m_ref_fifo_wires_0_1_wget____d38;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_1_whas____d37, 1u);
      backing.DEF_m_ref_fifo_wires_0_1_whas____d37 = DEF_m_ref_fifo_wires_0_1_whas____d37;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget_BIT_8___d9, 1u);
      backing.DEF_m_ref_fifo_wires_0_wget_BIT_8___d9 = DEF_m_ref_fifo_wires_0_wget_BIT_8___d9;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_wget____d8, 9u);
      backing.DEF_m_ref_fifo_wires_0_wget____d8 = DEF_m_ref_fifo_wires_0_wget____d8;
      vcd_write_val(sim_hdl, num++, DEF_m_ref_fifo_wires_0_whas____d7, 1u);
      backing.DEF_m_ref_fifo_wires_0_whas____d7 = DEF_m_ref_fifo_wires_0_whas____d7;
      vcd_write_val(sim_hdl, num++, DEF_v__h8419, 32u);
      backing.DEF_v__h8419 = DEF_v__h8419;
      vcd_write_val(sim_hdl, num++, DEF_v__h8499, 2u);
      backing.DEF_v__h8499 = DEF_v__h8499;
      vcd_write_val(sim_hdl, num++, DEF_v__h8808, 32u);
      backing.DEF_v__h8808 = DEF_v__h8808;
      vcd_write_val(sim_hdl, num++, DEF_v__h8888, 2u);
      backing.DEF_v__h8888 = DEF_v__h8888;
      vcd_write_val(sim_hdl, num++, DEF_v__h9195, 32u);
      backing.DEF_v__h9195 = DEF_v__h9195;
      vcd_write_val(sim_hdl, num++, DEF_v__h9275, 4u);
      backing.DEF_v__h9275 = DEF_v__h9275;
      vcd_write_val(sim_hdl, num++, DEF_v__h9585, 32u);
      backing.DEF_v__h9585 = DEF_v__h9585;
      vcd_write_val(sim_hdl, num++, DEF_v__h9665, 8u);
      backing.DEF_v__h9665 = DEF_v__h9665;
      vcd_write_val(sim_hdl, num++, DEF_x__h10817, 2u);
      backing.DEF_x__h10817 = DEF_x__h10817;
      vcd_write_val(sim_hdl, num++, DEF_x__h11276, 32u);
      backing.DEF_x__h11276 = DEF_x__h11276;
      vcd_write_val(sim_hdl, num++, DEF_x__h11723, 32u);
      backing.DEF_x__h11723 = DEF_x__h11723;
      vcd_write_val(sim_hdl, num++, DEF_x__h11871, 32u);
      backing.DEF_x__h11871 = DEF_x__h11871;
      vcd_write_val(sim_hdl, num++, DEF_x__h1730, 8u);
      backing.DEF_x__h1730 = DEF_x__h1730;
      vcd_write_val(sim_hdl, num++, DEF_x__h1731, 8u);
      backing.DEF_x__h1731 = DEF_x__h1731;
      vcd_write_val(sim_hdl, num++, DEF_x__h9986, 2u);
      backing.DEF_x__h9986 = DEF_x__h9986;
      vcd_write_val(sim_hdl, num++, DEF_x_first__h8061, 8u);
      backing.DEF_x_first__h8061 = DEF_x_first__h8061;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h8362, 2u);
      backing.DEF_x_wget__h8362 = DEF_x_wget__h8362;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h8751, 2u);
      backing.DEF_x_wget__h8751 = DEF_x_wget__h8751;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h9138, 4u);
      backing.DEF_x_wget__h9138 = DEF_x_wget__h9138;
      vcd_write_val(sim_hdl, num++, DEF_x_wget__h9528, 8u);
      backing.DEF_x_wget__h9528 = DEF_x_wget__h9528;
      vcd_write_val(sim_hdl, num++, DEF_y__h11650, 8u);
      backing.DEF_y__h11650 = DEF_y__h11650;
    }
}

void MOD_mkTbConflictFunctional::vcd_prims(tVCDDumpType dt, MOD_mkTbConflictFunctional &backing)
{
  INST_fifo_deqPtr.dump_VCD(dt, backing.INST_fifo_deqPtr);
  INST_fifo_enqPtr.dump_VCD(dt, backing.INST_fifo_enqPtr);
  INST_fifo_nEmpty.dump_VCD(dt, backing.INST_fifo_nEmpty);
  INST_fifo_nFull.dump_VCD(dt, backing.INST_fifo_nFull);
  INST_fifo_regs_0.dump_VCD(dt, backing.INST_fifo_regs_0);
  INST_fifo_regs_1.dump_VCD(dt, backing.INST_fifo_regs_1);
  INST_fifo_regs_2.dump_VCD(dt, backing.INST_fifo_regs_2);
  INST_m_cycle.dump_VCD(dt, backing.INST_m_cycle);
  INST_m_input_count.dump_VCD(dt, backing.INST_m_input_count);
  INST_m_output_count.dump_VCD(dt, backing.INST_m_output_count);
  INST_m_randomA_ignore.dump_VCD(dt, backing.INST_m_randomA_ignore);
  INST_m_randomA_initialized.dump_VCD(dt, backing.INST_m_randomA_initialized);
  INST_m_randomA_zaz.dump_VCD(dt, backing.INST_m_randomA_zaz);
  INST_m_randomB_ignore.dump_VCD(dt, backing.INST_m_randomB_ignore);
  INST_m_randomB_initialized.dump_VCD(dt, backing.INST_m_randomB_initialized);
  INST_m_randomB_zaz.dump_VCD(dt, backing.INST_m_randomB_zaz);
  INST_m_randomC_ignore.dump_VCD(dt, backing.INST_m_randomC_ignore);
  INST_m_randomC_initialized.dump_VCD(dt, backing.INST_m_randomC_initialized);
  INST_m_randomC_zaz.dump_VCD(dt, backing.INST_m_randomC_zaz);
  INST_m_randomData_ignore.dump_VCD(dt, backing.INST_m_randomData_ignore);
  INST_m_randomData_initialized.dump_VCD(dt, backing.INST_m_randomData_initialized);
  INST_m_randomData_zaz.dump_VCD(dt, backing.INST_m_randomData_zaz);
  INST_m_ref_fifo_ehrReg.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg);
  INST_m_ref_fifo_ehrReg_1.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_1);
  INST_m_ref_fifo_ehrReg_2.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_2);
  INST_m_ref_fifo_ehrReg_3.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_3);
  INST_m_ref_fifo_ehrReg_4.dump_VCD(dt, backing.INST_m_ref_fifo_ehrReg_4);
  INST_m_ref_fifo_ignored_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0);
  INST_m_ref_fifo_ignored_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_1);
  INST_m_ref_fifo_ignored_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_2);
  INST_m_ref_fifo_ignored_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_3);
  INST_m_ref_fifo_ignored_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_0_4);
  INST_m_ref_fifo_ignored_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1);
  INST_m_ref_fifo_ignored_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_1);
  INST_m_ref_fifo_ignored_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_2);
  INST_m_ref_fifo_ignored_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_3);
  INST_m_ref_fifo_ignored_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_1_4);
  INST_m_ref_fifo_ignored_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2);
  INST_m_ref_fifo_ignored_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_ignored_wires_2_1);
  INST_m_ref_fifo_ref_noncf_fifo.dump_VCD(dt, backing.INST_m_ref_fifo_ref_noncf_fifo);
  INST_m_ref_fifo_virtual_reg_0.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0);
  INST_m_ref_fifo_virtual_reg_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_1);
  INST_m_ref_fifo_virtual_reg_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_2);
  INST_m_ref_fifo_virtual_reg_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_3);
  INST_m_ref_fifo_virtual_reg_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_0_4);
  INST_m_ref_fifo_virtual_reg_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1);
  INST_m_ref_fifo_virtual_reg_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_1);
  INST_m_ref_fifo_virtual_reg_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_2);
  INST_m_ref_fifo_virtual_reg_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_3);
  INST_m_ref_fifo_virtual_reg_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_1_4);
  INST_m_ref_fifo_virtual_reg_2.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2);
  INST_m_ref_fifo_virtual_reg_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_virtual_reg_2_1);
  INST_m_ref_fifo_wires_0.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0);
  INST_m_ref_fifo_wires_0_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_1);
  INST_m_ref_fifo_wires_0_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_2);
  INST_m_ref_fifo_wires_0_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_3);
  INST_m_ref_fifo_wires_0_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_0_4);
  INST_m_ref_fifo_wires_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1);
  INST_m_ref_fifo_wires_1_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_1);
  INST_m_ref_fifo_wires_1_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_2);
  INST_m_ref_fifo_wires_1_3.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_3);
  INST_m_ref_fifo_wires_1_4.dump_VCD(dt, backing.INST_m_ref_fifo_wires_1_4);
  INST_m_ref_fifo_wires_2.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2);
  INST_m_ref_fifo_wires_2_1.dump_VCD(dt, backing.INST_m_ref_fifo_wires_2_1);
}
