{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672802567372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672802567373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 22:22:47 2023 " "Processing started: Tue Jan 03 22:22:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672802567373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672802567373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generador_tonos -c generador_tonos " "Command: quartus_map --read_settings_files=on --write_settings_files=off generador_tonos -c generador_tonos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672802567373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672802568194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672802568194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_gen-func_div_gen " "Found design unit 1: div_gen-func_div_gen" {  } { { "div_gen.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/div_gen.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672802581568 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_gen " "Found entity 1: div_gen" {  } { { "div_gen.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/div_gen.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672802581568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672802581568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_tonos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador_tonos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador_tonos-func_generador_tonos " "Found design unit 1: generador_tonos-func_generador_tonos" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672802581571 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador_tonos " "Found entity 1: generador_tonos" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672802581571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672802581571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generador_tonos " "Elaborating entity \"generador_tonos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672802581618 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_do generador_tonos.vhd(186) " "VHDL Process Statement warning at generador_tonos.vhd(186): signal \"tone_do\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_re generador_tonos.vhd(187) " "VHDL Process Statement warning at generador_tonos.vhd(187): signal \"tone_re\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_mi generador_tonos.vhd(188) " "VHDL Process Statement warning at generador_tonos.vhd(188): signal \"tone_mi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_fa generador_tonos.vhd(189) " "VHDL Process Statement warning at generador_tonos.vhd(189): signal \"tone_fa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_sol generador_tonos.vhd(190) " "VHDL Process Statement warning at generador_tonos.vhd(190): signal \"tone_sol\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_la generador_tonos.vhd(191) " "VHDL Process Statement warning at generador_tonos.vhd(191): signal \"tone_la\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tone_si generador_tonos.vhd(192) " "VHDL Process Statement warning at generador_tonos.vhd(192): signal \"tone_si\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generador_tonos.vhd" "" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1672802581659 "|generador_tonos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd1 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd1\"" {  } { { "generador_tonos.vhd" "udd1" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd2 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd2\"" {  } { { "generador_tonos.vhd" "udd2" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd3 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd3\"" {  } { { "generador_tonos.vhd" "udd3" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd4 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd4\"" {  } { { "generador_tonos.vhd" "udd4" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd5 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd5\"" {  } { { "generador_tonos.vhd" "udd5" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd6 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd6\"" {  } { { "generador_tonos.vhd" "udd6" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd7 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd7\"" {  } { { "generador_tonos.vhd" "udd7" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "div_gen div_gen:udd8 A:func_div_gen " "Elaborating entity \"div_gen\" using architecture \"A:func_div_gen\" for hierarchy \"div_gen:udd8\"" {  } { { "generador_tonos.vhd" "udd8" { Text "D:/Escritorio/UNIVERSIDAD/CARPETAS IMPORTANTES/FPGA - REPASO/UCOMPONENTES_2/generador_tonos.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802581668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672802582470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672802583267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672802583267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672802583339 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672802583339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672802583339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672802583339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672802583363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 22:23:03 2023 " "Processing ended: Tue Jan 03 22:23:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672802583363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672802583363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672802583363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672802583363 ""}
