#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc51d90bab0 .scope module, "CPU_TB" "CPU_TB" 2 3;
 .timescale 0 0;
v0x7fc51d93f730_0 .var "clk", 0 0;
v0x7fc51d93f7f0_0 .net "current_state", 1 0, v0x7fc51d93e830_0;  1 drivers
v0x7fc51d93f880_0 .var/i "f", 31 0;
v0x7fc51d93f910_0 .net "op_code", 3 0, v0x7fc51d93aff0_0;  1 drivers
v0x7fc51d93f9a0_0 .net "pc", 2 0, v0x7fc51d93ee00_0;  1 drivers
v0x7fc51d93fab0_0 .net "ram_in_data_1", 15 0, v0x7fc51d939f10_0;  1 drivers
v0x7fc51d93fb40_0 .net "ram_out_data_1", 15 0, v0x7fc51d93bdb0_0;  1 drivers
v0x7fc51d93fbd0_0 .net "raw_instruction", 15 0, L_0x7fc51d957da0;  1 drivers
v0x7fc51d93fc60_0 .var "rst", 0 0;
v0x7fc51d93fd70_0 .var "sim_done", 0 0;
v0x7fc51d93fe00_0 .net "source_reg_one", 2 0, v0x7fc51d93b170_0;  1 drivers
E_0x7fc51d9066e0 .event posedge, v0x7fc51d93fd70_0;
E_0x7fc51d904560 .event edge, v0x7fc51d93f880_0, v0x7fc51d93e710_0, v0x7fc51d93b0d0_0, v0x7fc51d93e830_0;
S_0x7fc51d90bc10 .scope module, "cpu_i" "CPU" 2 51, 3 13 0, S_0x7fc51d90bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "negative"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "carry"
    .port_info 6 /OUTPUT 16 "raw_instruction"
    .port_info 7 /OUTPUT 2 "current_state"
    .port_info 8 /OUTPUT 3 "pc"
    .port_info 9 /OUTPUT 4 "op_code"
    .port_info 10 /OUTPUT 3 "source_reg_one"
    .port_info 11 /OUTPUT 3 "dest_reg"
    .port_info 12 /OUTPUT 16 "ram_in_data_1"
    .port_info 13 /OUTPUT 16 "ram_out_data_1"
    .port_info 14 /NODIR 0 ""
P_0x7fc51d90bd70 .param/l "PC" 1 3 31, +C4<00000000000000000000000000001110>;
P_0x7fc51d90bdb0 .param/l "R1" 1 3 32, +C4<00000000000000000000000000000001>;
P_0x7fc51d90bdf0 .param/l "R2" 1 3 33, +C4<00000000000000000000000000000010>;
P_0x7fc51d90be30 .param/l "R3" 1 3 34, +C4<00000000000000000000000000000011>;
v0x7fc51d93caf0_0 .net *"_s0", 31 0, L_0x7fc51d93fe90;  1 drivers
L_0x10c5450e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93cbb0_0 .net/2s *"_s10", 1 0, L_0x10c5450e0;  1 drivers
v0x7fc51d93cc50_0 .net *"_s12", 1 0, L_0x7fc51d940160;  1 drivers
v0x7fc51d93cd00_0 .net *"_s16", 31 0, L_0x7fc51d940420;  1 drivers
L_0x10c545128 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93cdb0_0 .net *"_s19", 29 0, L_0x10c545128;  1 drivers
L_0x10c545170 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93cea0_0 .net/2u *"_s20", 31 0, L_0x10c545170;  1 drivers
v0x7fc51d93cf50_0 .net *"_s22", 0 0, L_0x7fc51d940570;  1 drivers
L_0x10c5451b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93cff0_0 .net/2u *"_s24", 1 0, L_0x10c5451b8;  1 drivers
L_0x10c545200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d0a0_0 .net/2u *"_s26", 1 0, L_0x10c545200;  1 drivers
v0x7fc51d93d1b0_0 .net *"_s28", 1 0, L_0x7fc51d940690;  1 drivers
L_0x10c545008 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d260_0 .net *"_s3", 29 0, L_0x10c545008;  1 drivers
v0x7fc51d93d310_0 .net *"_s32", 31 0, L_0x7fc51d940970;  1 drivers
L_0x10c545248 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d3c0_0 .net *"_s35", 29 0, L_0x10c545248;  1 drivers
L_0x10c545290 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d470_0 .net/2u *"_s36", 31 0, L_0x10c545290;  1 drivers
v0x7fc51d93d520_0 .net *"_s38", 0 0, L_0x7fc51d940ad0;  1 drivers
L_0x10c545050 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d5c0_0 .net/2u *"_s4", 31 0, L_0x10c545050;  1 drivers
L_0x10c5452d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d670_0 .net/2s *"_s40", 1 0, L_0x10c5452d8;  1 drivers
L_0x10c545320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d800_0 .net/2s *"_s42", 1 0, L_0x10c545320;  1 drivers
v0x7fc51d93d890_0 .net *"_s44", 1 0, L_0x7fc51d940bb0;  1 drivers
v0x7fc51d93d940_0 .net *"_s48", 31 0, L_0x7fc51d940e30;  1 drivers
L_0x10c545368 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93d9f0_0 .net *"_s51", 29 0, L_0x10c545368;  1 drivers
L_0x10c5453b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93daa0_0 .net/2u *"_s52", 31 0, L_0x10c5453b0;  1 drivers
v0x7fc51d93db50_0 .net *"_s54", 0 0, L_0x7fc51d940f80;  1 drivers
L_0x10c5453f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93dbf0_0 .net/2s *"_s56", 1 0, L_0x10c5453f8;  1 drivers
L_0x10c545440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93dca0_0 .net/2s *"_s58", 1 0, L_0x10c545440;  1 drivers
v0x7fc51d93dd50_0 .net *"_s6", 0 0, L_0x7fc51d940020;  1 drivers
v0x7fc51d93ddf0_0 .net *"_s60", 1 0, L_0x7fc51d941060;  1 drivers
v0x7fc51d93dea0_0 .net *"_s64", 31 0, L_0x7fc51d941320;  1 drivers
L_0x10c545488 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93df50_0 .net *"_s67", 29 0, L_0x10c545488;  1 drivers
L_0x10c5454d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93e000_0 .net/2u *"_s68", 31 0, L_0x10c5454d0;  1 drivers
v0x7fc51d93e0b0_0 .net *"_s70", 0 0, L_0x7fc51d941590;  1 drivers
L_0x10c545518 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93e150_0 .net/2s *"_s72", 1 0, L_0x10c545518;  1 drivers
L_0x10c545560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93e200_0 .net/2s *"_s74", 1 0, L_0x10c545560;  1 drivers
v0x7fc51d93d720_0 .net *"_s76", 1 0, L_0x7fc51d941630;  1 drivers
L_0x10c545098 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93e490_0 .net/2s *"_s8", 1 0, L_0x10c545098;  1 drivers
v0x7fc51d93e520_0 .net "alu_clk", 0 0, L_0x7fc51d941200;  1 drivers
v0x7fc51d93e5d0_0 .net "bits_to_shift", 4 0, v0x7fc51d93ad30_0;  1 drivers
v0x7fc51d93e660_0 .net "carry", 0 0, v0x7fc51d93a3d0_0;  1 drivers
v0x7fc51d93e710_0 .net "clk", 0 0, v0x7fc51d93f730_0;  1 drivers
v0x7fc51d93e7a0_0 .net "condition", 1 0, v0x7fc51d93ae80_0;  1 drivers
v0x7fc51d93e830_0 .var "current_state", 1 0;
v0x7fc51d93e8c0_0 .net "dec_clk", 0 0, L_0x7fc51d940d10;  1 drivers
v0x7fc51d93e970_0 .net "dest_reg", 2 0, v0x7fc51d93af40_0;  1 drivers
v0x7fc51d93ea20_0 .net "fetch_clk", 0 0, L_0x7fc51d941770;  1 drivers
v0x7fc51d93eab0_0 .var "load", 0 0;
v0x7fc51d93eb60_0 .net "negative", 0 0, L_0x7fc51d957b30;  1 drivers
v0x7fc51d93ec10_0 .net "next_state", 1 0, L_0x7fc51d940810;  1 drivers
v0x7fc51d93eca0_0 .net "op_code", 3 0, v0x7fc51d93aff0_0;  alias, 1 drivers
v0x7fc51d93ed70_0 .net "overflow", 0 0, v0x7fc51d93a720_0;  1 drivers
v0x7fc51d93ee00_0 .var "pc", 2 0;
v0x7fc51d93eeb0_0 .var "ram_chip_enable", 0 0;
v0x7fc51d93ef60_0 .net "ram_in_data_1", 15 0, v0x7fc51d939f10_0;  alias, 1 drivers
v0x7fc51d93f030_0 .net "ram_out_data_1", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d93f0c0_0 .net "ram_out_data_2", 15 0, v0x7fc51d93bf80_0;  1 drivers
v0x7fc51d93f260_0 .net "ram_read_write", 0 0, L_0x7fc51d940300;  1 drivers
v0x7fc51d93f2f0_0 .net "raw_instruction", 15 0, L_0x7fc51d957da0;  alias, 1 drivers
v0x7fc51d93f380_0 .net "rst", 0 0, v0x7fc51d93fc60_0;  1 drivers
v0x7fc51d93f410_0 .net "source_reg_one", 2 0, v0x7fc51d93b170_0;  alias, 1 drivers
v0x7fc51d93f4e0_0 .net "source_reg_two", 2 0, v0x7fc51d93b220_0;  1 drivers
v0x7fc51d93f5b0_0 .net "zero", 0 0, L_0x7fc51d957cf0;  1 drivers
E_0x7fc51d9042c0 .event posedge, v0x7fc51d93ea20_0;
E_0x7fc51d9002e0 .event posedge, v0x7fc51d93f380_0;
E_0x7fc51d900ae0 .event posedge, v0x7fc51d93e710_0;
L_0x7fc51d93fe90 .concat [ 2 30 0 0], v0x7fc51d93e830_0, L_0x10c545008;
L_0x7fc51d940020 .cmp/eq 32, L_0x7fc51d93fe90, L_0x10c545050;
L_0x7fc51d940160 .functor MUXZ 2, L_0x10c5450e0, L_0x10c545098, L_0x7fc51d940020, C4<>;
L_0x7fc51d940300 .part L_0x7fc51d940160, 0, 1;
L_0x7fc51d940420 .concat [ 2 30 0 0], v0x7fc51d93e830_0, L_0x10c545128;
L_0x7fc51d940570 .cmp/eq 32, L_0x7fc51d940420, L_0x10c545170;
L_0x7fc51d940690 .arith/sum 2, v0x7fc51d93e830_0, L_0x10c545200;
L_0x7fc51d940810 .functor MUXZ 2, L_0x7fc51d940690, L_0x10c5451b8, L_0x7fc51d940570, C4<>;
L_0x7fc51d940970 .concat [ 2 30 0 0], v0x7fc51d93e830_0, L_0x10c545248;
L_0x7fc51d940ad0 .cmp/eq 32, L_0x7fc51d940970, L_0x10c545290;
L_0x7fc51d940bb0 .functor MUXZ 2, L_0x10c545320, L_0x10c5452d8, L_0x7fc51d940ad0, C4<>;
L_0x7fc51d940d10 .part L_0x7fc51d940bb0, 0, 1;
L_0x7fc51d940e30 .concat [ 2 30 0 0], v0x7fc51d93e830_0, L_0x10c545368;
L_0x7fc51d940f80 .cmp/eq 32, L_0x7fc51d940e30, L_0x10c5453b0;
L_0x7fc51d941060 .functor MUXZ 2, L_0x10c545440, L_0x10c5453f8, L_0x7fc51d940f80, C4<>;
L_0x7fc51d941200 .part L_0x7fc51d941060, 0, 1;
L_0x7fc51d941320 .concat [ 2 30 0 0], v0x7fc51d93e830_0, L_0x10c545488;
L_0x7fc51d941590 .cmp/eq 32, L_0x7fc51d941320, L_0x10c5454d0;
L_0x7fc51d941630 .functor MUXZ 2, L_0x10c545560, L_0x10c545518, L_0x7fc51d941590, C4<>;
L_0x7fc51d941770 .part L_0x7fc51d941630, 0, 1;
S_0x7fc51d90c110 .scope module, "ALU" "ALU" 3 117, 4 16 0, S_0x7fc51d90bc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "R1"
    .port_info 1 /OUTPUT 1 "negative"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "carry"
    .port_info 5 /INPUT 4 "optcode"
    .port_info 6 /INPUT 16 "R2"
    .port_info 7 /INPUT 16 "R3"
    .port_info 8 /INPUT 5 "shift"
    .port_info 9 /INPUT 1 "clk"
P_0x7fc51d90c270 .param/l "n" 0 4 31, +C4<00000000000000000000000000000101>;
L_0x7fc51d957a40 .functor BUFZ 16, L_0x7fc51d954a40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fc51d957cf0 .functor NOT 1, L_0x7fc51d957c50, C4<0>, C4<0>, C4<0>;
v0x7fc51d939f10_0 .var "R1", 15 0;
v0x7fc51d939fd0_0 .net "R2", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d93a070_0 .net "R3", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d93a100_0 .net *"_s36", 0 0, L_0x7fc51d957c50;  1 drivers
v0x7fc51d93a1a0 .array "answer_wires", 9 0;
v0x7fc51d93a1a0_0 .net v0x7fc51d93a1a0 0, 15 0, L_0x7fc51d94acc0; 1 drivers
v0x7fc51d93a1a0_1 .net v0x7fc51d93a1a0 1, 15 0, L_0x7fc51d954a40; 1 drivers
v0x7fc51d93a1a0_2 .net v0x7fc51d93a1a0 2, 15 0, L_0x7fc51d956010; 1 drivers
v0x7fc51d93a1a0_3 .net v0x7fc51d93a1a0 3, 15 0, L_0x7fc51d956a90; 1 drivers
v0x7fc51d93a1a0_4 .net v0x7fc51d93a1a0 4, 15 0, L_0x7fc51d956b40; 1 drivers
v0x7fc51d93a1a0_5 .net v0x7fc51d93a1a0 5, 15 0, L_0x7fc51d956bf0; 1 drivers
v0x7fc51d93a1a0_6 .net v0x7fc51d93a1a0 6, 15 0, L_0x7fc51d956ca0; 1 drivers
v0x7fc51d93a1a0_7 .net v0x7fc51d93a1a0 7, 15 0, L_0x7fc51d957080; 1 drivers
v0x7fc51d93a1a0_8 .net v0x7fc51d93a1a0 8, 15 0, L_0x7fc51d957620; 1 drivers
v0x7fc51d93a1a0_9 .net v0x7fc51d93a1a0 9, 15 0, L_0x7fc51d957a40; 1 drivers
v0x7fc51d93a3d0_0 .var "carry", 0 0;
v0x7fc51d93a460_0 .net "carry_array", 5 0, L_0x7fc51d957820;  1 drivers
v0x7fc51d93a4f0_0 .net "clk", 0 0, L_0x7fc51d941200;  alias, 1 drivers
v0x7fc51d93a580_0 .net "negative", 0 0, L_0x7fc51d957b30;  alias, 1 drivers
v0x7fc51d93a690_0 .net "optcode", 3 0, v0x7fc51d93aff0_0;  alias, 1 drivers
v0x7fc51d93a720_0 .var "overflow", 0 0;
v0x7fc51d93a7c0_0 .net "overflow_array", 2 0, L_0x7fc51d956970;  1 drivers
v0x7fc51d93a870_0 .net "shift", 4 0, v0x7fc51d93ad30_0;  alias, 1 drivers
v0x7fc51d93a910_0 .net "zero", 0 0, L_0x7fc51d957cf0;  alias, 1 drivers
E_0x7fc51d900880 .event posedge, v0x7fc51d93a4f0_0;
L_0x7fc51d956970 .concat8 [ 1 1 1 0], L_0x7fc51d94b850, L_0x7fc51d955730, L_0x7fc51d956880;
LS_0x7fc51d957820_0_0 .concat8 [ 1 1 1 1], L_0x7fc51d94bdc0, L_0x7fc51d955ca0, L_0x7fc51d955f70, L_0x7fc51d956fa0;
LS_0x7fc51d957820_0_4 .concat8 [ 1 1 0 0], L_0x7fc51d957400, L_0x7fc51d957780;
L_0x7fc51d957820 .concat8 [ 4 2 0 0], LS_0x7fc51d957820_0_0, LS_0x7fc51d957820_0_4;
L_0x7fc51d957b30 .part v0x7fc51d939f10_0, 15, 1;
L_0x7fc51d957c50 .reduce/or v0x7fc51d939f10_0;
S_0x7fc51d90c4b0 .scope module, "a" "ADDER_N_BIT" 4 50, 5 5 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fc51d90c660 .param/l "size" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7fc51d94b850 .functor XOR 1, L_0x7fc51d94bb80, L_0x7fc51d94b7b0, C4<0>, C4<0>;
L_0x10c545638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc51d928970_0 .net/2s *"_s116", 0 0, L_0x10c545638;  1 drivers
v0x7fc51d928a00_0 .net *"_s119", 0 0, L_0x7fc51d94bb80;  1 drivers
v0x7fc51d928a90_0 .net *"_s121", 0 0, L_0x7fc51d94b7b0;  1 drivers
v0x7fc51d928b30_0 .net "carry", 16 0, L_0x7fc51d9466c0;  1 drivers
v0x7fc51d928be0_0 .net "cout", 0 0, L_0x7fc51d94bdc0;  1 drivers
v0x7fc51d928cc0_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d928d70_0 .net "in_b", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d928e20_0 .net "out", 15 0, L_0x7fc51d94acc0;  alias, 1 drivers
v0x7fc51d928ed0_0 .net "overflow", 0 0, L_0x7fc51d94b850;  1 drivers
L_0x7fc51d942000 .part v0x7fc51d93bdb0_0, 0, 1;
L_0x7fc51d942120 .part v0x7fc51d93bf80_0, 0, 1;
L_0x7fc51d942240 .part L_0x7fc51d9466c0, 0, 1;
L_0x7fc51d942950 .part v0x7fc51d93bdb0_0, 1, 1;
L_0x7fc51d942a70 .part v0x7fc51d93bf80_0, 1, 1;
L_0x7fc51d942b90 .part L_0x7fc51d9466c0, 1, 1;
L_0x7fc51d9432a0 .part v0x7fc51d93bdb0_0, 2, 1;
L_0x7fc51d9394c0 .part v0x7fc51d93bf80_0, 2, 1;
L_0x7fc51d943640 .part L_0x7fc51d9466c0, 2, 1;
L_0x7fc51d943cd0 .part v0x7fc51d93bdb0_0, 3, 1;
L_0x7fc51d943df0 .part v0x7fc51d93bf80_0, 3, 1;
L_0x7fc51d943f70 .part L_0x7fc51d9466c0, 3, 1;
L_0x7fc51d944640 .part v0x7fc51d93bdb0_0, 4, 1;
L_0x7fc51d9447d0 .part v0x7fc51d93bf80_0, 4, 1;
L_0x7fc51d9448f0 .part L_0x7fc51d9466c0, 4, 1;
L_0x7fc51d944f80 .part v0x7fc51d93bdb0_0, 5, 1;
L_0x7fc51d9450a0 .part v0x7fc51d93bf80_0, 5, 1;
L_0x7fc51d945250 .part L_0x7fc51d9466c0, 5, 1;
L_0x7fc51d9458a0 .part v0x7fc51d93bdb0_0, 6, 1;
L_0x7fc51d945a60 .part v0x7fc51d93bf80_0, 6, 1;
L_0x7fc51d945b80 .part L_0x7fc51d9466c0, 6, 1;
L_0x7fc51d9461e0 .part v0x7fc51d93bdb0_0, 7, 1;
L_0x7fc51d946300 .part v0x7fc51d93bf80_0, 7, 1;
L_0x7fc51d946620 .part L_0x7fc51d9466c0, 7, 1;
L_0x7fc51d946ce0 .part v0x7fc51d93bdb0_0, 8, 1;
L_0x7fc51d946e00 .part v0x7fc51d93bf80_0, 8, 1;
L_0x7fc51d946f20 .part L_0x7fc51d9466c0, 8, 1;
L_0x7fc51d947600 .part v0x7fc51d93bdb0_0, 9, 1;
L_0x7fc51d947720 .part v0x7fc51d93bf80_0, 9, 1;
L_0x7fc51d947930 .part L_0x7fc51d9466c0, 9, 1;
L_0x7fc51d947f10 .part v0x7fc51d93bdb0_0, 10, 1;
L_0x7fc51d948130 .part v0x7fc51d93bf80_0, 10, 1;
L_0x7fc51d947840 .part L_0x7fc51d9466c0, 10, 1;
L_0x7fc51d948850 .part v0x7fc51d93bdb0_0, 11, 1;
L_0x7fc51d948970 .part v0x7fc51d93bf80_0, 11, 1;
L_0x7fc51d9482d0 .part L_0x7fc51d9466c0, 11, 1;
L_0x7fc51d949160 .part v0x7fc51d93bdb0_0, 12, 1;
L_0x7fc51d948a90 .part v0x7fc51d93bf80_0, 12, 1;
L_0x7fc51d9493b0 .part L_0x7fc51d9466c0, 12, 1;
L_0x7fc51d949a80 .part v0x7fc51d93bdb0_0, 13, 1;
L_0x7fc51d949ba0 .part v0x7fc51d93bf80_0, 13, 1;
L_0x7fc51d9494d0 .part L_0x7fc51d9466c0, 13, 1;
L_0x7fc51d94a390 .part v0x7fc51d93bdb0_0, 14, 1;
L_0x7fc51d949cc0 .part v0x7fc51d93bf80_0, 14, 1;
L_0x7fc51d94a610 .part L_0x7fc51d9466c0, 14, 1;
LS_0x7fc51d94acc0_0_0 .concat8 [ 1 1 1 1], L_0x7fc51d941a90, L_0x7fc51d942400, L_0x7fc51d942d50, L_0x7fc51d943800;
LS_0x7fc51d94acc0_0_4 .concat8 [ 1 1 1 1], L_0x7fc51d944130, L_0x7fc51d944ab0, L_0x7fc51d945390, L_0x7fc51d945cd0;
LS_0x7fc51d94acc0_0_8 .concat8 [ 1 1 1 1], L_0x7fc51d9467c0, L_0x7fc51d9470e0, L_0x7fc51d9479d0, L_0x7fc51d9483e0;
LS_0x7fc51d94acc0_0_12 .concat8 [ 1 1 1 1], L_0x7fc51d948cd0, L_0x7fc51d949610, L_0x7fc51d949eb0, L_0x7fc51d94a550;
L_0x7fc51d94acc0 .concat8 [ 4 4 4 4], LS_0x7fc51d94acc0_0_0, LS_0x7fc51d94acc0_0_4, LS_0x7fc51d94acc0_0_8, LS_0x7fc51d94acc0_0_12;
L_0x7fc51d94b1f0 .part v0x7fc51d93bdb0_0, 15, 1;
L_0x7fc51d94a730 .part v0x7fc51d93bf80_0, 15, 1;
L_0x7fc51d94b490 .part L_0x7fc51d9466c0, 15, 1;
LS_0x7fc51d9466c0_0_0 .concat8 [ 1 1 1 1], L_0x10c545638, L_0x7fc51d941ed0, L_0x7fc51d942820, L_0x7fc51d943170;
LS_0x7fc51d9466c0_0_4 .concat8 [ 1 1 1 1], L_0x7fc51d943ba0, L_0x7fc51d944510, L_0x7fc51d944e50, L_0x7fc51d945770;
LS_0x7fc51d9466c0_0_8 .concat8 [ 1 1 1 1], L_0x7fc51d9460b0, L_0x7fc51d946b80, L_0x7fc51d9474a0, L_0x7fc51d947db0;
LS_0x7fc51d9466c0_0_12 .concat8 [ 1 1 1 1], L_0x7fc51d9486f0, L_0x7fc51d949000, L_0x7fc51d949920, L_0x7fc51d94a230;
LS_0x7fc51d9466c0_0_16 .concat8 [ 1 0 0 0], L_0x7fc51d94ab60;
LS_0x7fc51d9466c0_1_0 .concat8 [ 4 4 4 4], LS_0x7fc51d9466c0_0_0, LS_0x7fc51d9466c0_0_4, LS_0x7fc51d9466c0_0_8, LS_0x7fc51d9466c0_0_12;
LS_0x7fc51d9466c0_1_4 .concat8 [ 1 0 0 0], LS_0x7fc51d9466c0_0_16;
L_0x7fc51d9466c0 .concat8 [ 16 1 0 0], LS_0x7fc51d9466c0_1_0, LS_0x7fc51d9466c0_1_4;
L_0x7fc51d94bb80 .part L_0x7fc51d9466c0, 16, 1;
L_0x7fc51d94b7b0 .part L_0x7fc51d9466c0, 15, 1;
L_0x7fc51d94bdc0 .part L_0x7fc51d9466c0, 16, 1;
S_0x7fc51d90c6e0 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d90c890 .param/l "i" 0 5 19, +C4<00>;
S_0x7fc51d90c910 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d90c6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d941b90 .functor AND 1, L_0x7fc51d942000, L_0x7fc51d942120, C4<1>, C4<1>;
L_0x7fc51d941ca0 .functor AND 1, L_0x7fc51d942000, L_0x7fc51d942240, C4<1>, C4<1>;
L_0x7fc51d941d50 .functor OR 1, L_0x7fc51d941b90, L_0x7fc51d941ca0, C4<0>, C4<0>;
L_0x7fc51d941e40 .functor AND 1, L_0x7fc51d942120, L_0x7fc51d942240, C4<1>, C4<1>;
L_0x7fc51d941ed0 .functor OR 1, L_0x7fc51d941d50, L_0x7fc51d941e40, C4<0>, C4<0>;
v0x7fc51d90cb70_0 .net *"_s0", 2 0, L_0x7fc51d9419d0;  1 drivers
v0x7fc51d91cc10_0 .net *"_s10", 0 0, L_0x7fc51d941e40;  1 drivers
v0x7fc51d91ccc0_0 .net *"_s4", 0 0, L_0x7fc51d941b90;  1 drivers
v0x7fc51d91cd80_0 .net *"_s6", 0 0, L_0x7fc51d941ca0;  1 drivers
v0x7fc51d91ce30_0 .net *"_s8", 0 0, L_0x7fc51d941d50;  1 drivers
v0x7fc51d91cf20_0 .net "a", 0 0, L_0x7fc51d942000;  1 drivers
v0x7fc51d91cfc0_0 .net "b", 0 0, L_0x7fc51d942120;  1 drivers
v0x7fc51d91d060_0 .net "cin", 0 0, L_0x7fc51d942240;  1 drivers
v0x7fc51d91d100_0 .net "cout", 0 0, L_0x7fc51d941ed0;  1 drivers
v0x7fc51d91d210_0 .net "sum", 0 0, L_0x7fc51d941a90;  1 drivers
L_0x7fc51d9419d0 .concat [ 1 1 1 0], L_0x7fc51d942240, L_0x7fc51d942120, L_0x7fc51d942000;
L_0x7fc51d941a90 .reduce/xor L_0x7fc51d9419d0;
S_0x7fc51d91d320 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d91d4d0 .param/l "i" 0 5 19, +C4<01>;
S_0x7fc51d91d550 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d91d320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d9424e0 .functor AND 1, L_0x7fc51d942950, L_0x7fc51d942a70, C4<1>, C4<1>;
L_0x7fc51d9425f0 .functor AND 1, L_0x7fc51d942950, L_0x7fc51d942b90, C4<1>, C4<1>;
L_0x7fc51d9426a0 .functor OR 1, L_0x7fc51d9424e0, L_0x7fc51d9425f0, C4<0>, C4<0>;
L_0x7fc51d942790 .functor AND 1, L_0x7fc51d942a70, L_0x7fc51d942b90, C4<1>, C4<1>;
L_0x7fc51d942820 .functor OR 1, L_0x7fc51d9426a0, L_0x7fc51d942790, C4<0>, C4<0>;
v0x7fc51d91d780_0 .net *"_s0", 2 0, L_0x7fc51d942360;  1 drivers
v0x7fc51d91d830_0 .net *"_s10", 0 0, L_0x7fc51d942790;  1 drivers
v0x7fc51d91d8e0_0 .net *"_s4", 0 0, L_0x7fc51d9424e0;  1 drivers
v0x7fc51d91d9a0_0 .net *"_s6", 0 0, L_0x7fc51d9425f0;  1 drivers
v0x7fc51d91da50_0 .net *"_s8", 0 0, L_0x7fc51d9426a0;  1 drivers
v0x7fc51d91db40_0 .net "a", 0 0, L_0x7fc51d942950;  1 drivers
v0x7fc51d91dbe0_0 .net "b", 0 0, L_0x7fc51d942a70;  1 drivers
v0x7fc51d91dc80_0 .net "cin", 0 0, L_0x7fc51d942b90;  1 drivers
v0x7fc51d91dd20_0 .net "cout", 0 0, L_0x7fc51d942820;  1 drivers
v0x7fc51d91de30_0 .net "sum", 0 0, L_0x7fc51d942400;  1 drivers
L_0x7fc51d942360 .concat [ 1 1 1 0], L_0x7fc51d942b90, L_0x7fc51d942a70, L_0x7fc51d942950;
L_0x7fc51d942400 .reduce/xor L_0x7fc51d942360;
S_0x7fc51d91df40 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d91e0f0 .param/l "i" 0 5 19, +C4<010>;
S_0x7fc51d91e170 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d91df40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d942e30 .functor AND 1, L_0x7fc51d9432a0, L_0x7fc51d9394c0, C4<1>, C4<1>;
L_0x7fc51d942f40 .functor AND 1, L_0x7fc51d9432a0, L_0x7fc51d943640, C4<1>, C4<1>;
L_0x7fc51d942ff0 .functor OR 1, L_0x7fc51d942e30, L_0x7fc51d942f40, C4<0>, C4<0>;
L_0x7fc51d9430e0 .functor AND 1, L_0x7fc51d9394c0, L_0x7fc51d943640, C4<1>, C4<1>;
L_0x7fc51d943170 .functor OR 1, L_0x7fc51d942ff0, L_0x7fc51d9430e0, C4<0>, C4<0>;
v0x7fc51d91e3a0_0 .net *"_s0", 2 0, L_0x7fc51d942cb0;  1 drivers
v0x7fc51d91e460_0 .net *"_s10", 0 0, L_0x7fc51d9430e0;  1 drivers
v0x7fc51d91e510_0 .net *"_s4", 0 0, L_0x7fc51d942e30;  1 drivers
v0x7fc51d91e5d0_0 .net *"_s6", 0 0, L_0x7fc51d942f40;  1 drivers
v0x7fc51d91e680_0 .net *"_s8", 0 0, L_0x7fc51d942ff0;  1 drivers
v0x7fc51d91e770_0 .net "a", 0 0, L_0x7fc51d9432a0;  1 drivers
v0x7fc51d91e810_0 .net "b", 0 0, L_0x7fc51d9394c0;  1 drivers
v0x7fc51d91e8b0_0 .net "cin", 0 0, L_0x7fc51d943640;  1 drivers
v0x7fc51d91e950_0 .net "cout", 0 0, L_0x7fc51d943170;  1 drivers
v0x7fc51d91ea60_0 .net "sum", 0 0, L_0x7fc51d942d50;  1 drivers
L_0x7fc51d942cb0 .concat [ 1 1 1 0], L_0x7fc51d943640, L_0x7fc51d9394c0, L_0x7fc51d9432a0;
L_0x7fc51d942d50 .reduce/xor L_0x7fc51d942cb0;
S_0x7fc51d91eb70 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d91ed20 .param/l "i" 0 5 19, +C4<011>;
S_0x7fc51d91eda0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d91eb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d9438a0 .functor AND 1, L_0x7fc51d943cd0, L_0x7fc51d943df0, C4<1>, C4<1>;
L_0x7fc51d943990 .functor AND 1, L_0x7fc51d943cd0, L_0x7fc51d943f70, C4<1>, C4<1>;
L_0x7fc51d943a40 .functor OR 1, L_0x7fc51d9438a0, L_0x7fc51d943990, C4<0>, C4<0>;
L_0x7fc51d943b30 .functor AND 1, L_0x7fc51d943df0, L_0x7fc51d943f70, C4<1>, C4<1>;
L_0x7fc51d943ba0 .functor OR 1, L_0x7fc51d943a40, L_0x7fc51d943b30, C4<0>, C4<0>;
v0x7fc51d91efd0_0 .net *"_s0", 2 0, L_0x7fc51d943760;  1 drivers
v0x7fc51d91f080_0 .net *"_s10", 0 0, L_0x7fc51d943b30;  1 drivers
v0x7fc51d91f130_0 .net *"_s4", 0 0, L_0x7fc51d9438a0;  1 drivers
v0x7fc51d91f1f0_0 .net *"_s6", 0 0, L_0x7fc51d943990;  1 drivers
v0x7fc51d91f2a0_0 .net *"_s8", 0 0, L_0x7fc51d943a40;  1 drivers
v0x7fc51d91f390_0 .net "a", 0 0, L_0x7fc51d943cd0;  1 drivers
v0x7fc51d91f430_0 .net "b", 0 0, L_0x7fc51d943df0;  1 drivers
v0x7fc51d91f4d0_0 .net "cin", 0 0, L_0x7fc51d943f70;  1 drivers
v0x7fc51d91f570_0 .net "cout", 0 0, L_0x7fc51d943ba0;  1 drivers
v0x7fc51d91f680_0 .net "sum", 0 0, L_0x7fc51d943800;  1 drivers
L_0x7fc51d943760 .concat [ 1 1 1 0], L_0x7fc51d943f70, L_0x7fc51d943df0, L_0x7fc51d943cd0;
L_0x7fc51d943800 .reduce/xor L_0x7fc51d943760;
S_0x7fc51d91f790 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d91f980 .param/l "i" 0 5 19, +C4<0100>;
S_0x7fc51d91fa00 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d91f790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d9441d0 .functor AND 1, L_0x7fc51d944640, L_0x7fc51d9447d0, C4<1>, C4<1>;
L_0x7fc51d9442e0 .functor AND 1, L_0x7fc51d944640, L_0x7fc51d9448f0, C4<1>, C4<1>;
L_0x7fc51d944390 .functor OR 1, L_0x7fc51d9441d0, L_0x7fc51d9442e0, C4<0>, C4<0>;
L_0x7fc51d944480 .functor AND 1, L_0x7fc51d9447d0, L_0x7fc51d9448f0, C4<1>, C4<1>;
L_0x7fc51d944510 .functor OR 1, L_0x7fc51d944390, L_0x7fc51d944480, C4<0>, C4<0>;
v0x7fc51d91fc30_0 .net *"_s0", 2 0, L_0x7fc51d944090;  1 drivers
v0x7fc51d91fcc0_0 .net *"_s10", 0 0, L_0x7fc51d944480;  1 drivers
v0x7fc51d91fd70_0 .net *"_s4", 0 0, L_0x7fc51d9441d0;  1 drivers
v0x7fc51d91fe30_0 .net *"_s6", 0 0, L_0x7fc51d9442e0;  1 drivers
v0x7fc51d91fee0_0 .net *"_s8", 0 0, L_0x7fc51d944390;  1 drivers
v0x7fc51d91ffd0_0 .net "a", 0 0, L_0x7fc51d944640;  1 drivers
v0x7fc51d920070_0 .net "b", 0 0, L_0x7fc51d9447d0;  1 drivers
v0x7fc51d920110_0 .net "cin", 0 0, L_0x7fc51d9448f0;  1 drivers
v0x7fc51d9201b0_0 .net "cout", 0 0, L_0x7fc51d944510;  1 drivers
v0x7fc51d9202c0_0 .net "sum", 0 0, L_0x7fc51d944130;  1 drivers
L_0x7fc51d944090 .concat [ 1 1 1 0], L_0x7fc51d9448f0, L_0x7fc51d9447d0, L_0x7fc51d944640;
L_0x7fc51d944130 .reduce/xor L_0x7fc51d944090;
S_0x7fc51d9203d0 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d920580 .param/l "i" 0 5 19, +C4<0101>;
S_0x7fc51d920600 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d9203d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d944b50 .functor AND 1, L_0x7fc51d944f80, L_0x7fc51d9450a0, C4<1>, C4<1>;
L_0x7fc51d944c40 .functor AND 1, L_0x7fc51d944f80, L_0x7fc51d945250, C4<1>, C4<1>;
L_0x7fc51d944cf0 .functor OR 1, L_0x7fc51d944b50, L_0x7fc51d944c40, C4<0>, C4<0>;
L_0x7fc51d944de0 .functor AND 1, L_0x7fc51d9450a0, L_0x7fc51d945250, C4<1>, C4<1>;
L_0x7fc51d944e50 .functor OR 1, L_0x7fc51d944cf0, L_0x7fc51d944de0, C4<0>, C4<0>;
v0x7fc51d920830_0 .net *"_s0", 2 0, L_0x7fc51d944a10;  1 drivers
v0x7fc51d9208e0_0 .net *"_s10", 0 0, L_0x7fc51d944de0;  1 drivers
v0x7fc51d920990_0 .net *"_s4", 0 0, L_0x7fc51d944b50;  1 drivers
v0x7fc51d920a50_0 .net *"_s6", 0 0, L_0x7fc51d944c40;  1 drivers
v0x7fc51d920b00_0 .net *"_s8", 0 0, L_0x7fc51d944cf0;  1 drivers
v0x7fc51d920bf0_0 .net "a", 0 0, L_0x7fc51d944f80;  1 drivers
v0x7fc51d920c90_0 .net "b", 0 0, L_0x7fc51d9450a0;  1 drivers
v0x7fc51d920d30_0 .net "cin", 0 0, L_0x7fc51d945250;  1 drivers
v0x7fc51d920dd0_0 .net "cout", 0 0, L_0x7fc51d944e50;  1 drivers
v0x7fc51d920ee0_0 .net "sum", 0 0, L_0x7fc51d944ab0;  1 drivers
L_0x7fc51d944a10 .concat [ 1 1 1 0], L_0x7fc51d945250, L_0x7fc51d9450a0, L_0x7fc51d944f80;
L_0x7fc51d944ab0 .reduce/xor L_0x7fc51d944a10;
S_0x7fc51d920ff0 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d9211a0 .param/l "i" 0 5 19, +C4<0110>;
S_0x7fc51d921220 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d920ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d945430 .functor AND 1, L_0x7fc51d9458a0, L_0x7fc51d945a60, C4<1>, C4<1>;
L_0x7fc51d945540 .functor AND 1, L_0x7fc51d9458a0, L_0x7fc51d945b80, C4<1>, C4<1>;
L_0x7fc51d9455f0 .functor OR 1, L_0x7fc51d945430, L_0x7fc51d945540, C4<0>, C4<0>;
L_0x7fc51d9456e0 .functor AND 1, L_0x7fc51d945a60, L_0x7fc51d945b80, C4<1>, C4<1>;
L_0x7fc51d945770 .functor OR 1, L_0x7fc51d9455f0, L_0x7fc51d9456e0, C4<0>, C4<0>;
v0x7fc51d921450_0 .net *"_s0", 2 0, L_0x7fc51d9452f0;  1 drivers
v0x7fc51d921500_0 .net *"_s10", 0 0, L_0x7fc51d9456e0;  1 drivers
v0x7fc51d9215b0_0 .net *"_s4", 0 0, L_0x7fc51d945430;  1 drivers
v0x7fc51d921670_0 .net *"_s6", 0 0, L_0x7fc51d945540;  1 drivers
v0x7fc51d921720_0 .net *"_s8", 0 0, L_0x7fc51d9455f0;  1 drivers
v0x7fc51d921810_0 .net "a", 0 0, L_0x7fc51d9458a0;  1 drivers
v0x7fc51d9218b0_0 .net "b", 0 0, L_0x7fc51d945a60;  1 drivers
v0x7fc51d921950_0 .net "cin", 0 0, L_0x7fc51d945b80;  1 drivers
v0x7fc51d9219f0_0 .net "cout", 0 0, L_0x7fc51d945770;  1 drivers
v0x7fc51d921b00_0 .net "sum", 0 0, L_0x7fc51d945390;  1 drivers
L_0x7fc51d9452f0 .concat [ 1 1 1 0], L_0x7fc51d945b80, L_0x7fc51d945a60, L_0x7fc51d9458a0;
L_0x7fc51d945390 .reduce/xor L_0x7fc51d9452f0;
S_0x7fc51d921c10 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d921dc0 .param/l "i" 0 5 19, +C4<0111>;
S_0x7fc51d921e40 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d921c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d945d70 .functor AND 1, L_0x7fc51d9461e0, L_0x7fc51d946300, C4<1>, C4<1>;
L_0x7fc51d945e80 .functor AND 1, L_0x7fc51d9461e0, L_0x7fc51d946620, C4<1>, C4<1>;
L_0x7fc51d945f30 .functor OR 1, L_0x7fc51d945d70, L_0x7fc51d945e80, C4<0>, C4<0>;
L_0x7fc51d946020 .functor AND 1, L_0x7fc51d946300, L_0x7fc51d946620, C4<1>, C4<1>;
L_0x7fc51d9460b0 .functor OR 1, L_0x7fc51d945f30, L_0x7fc51d946020, C4<0>, C4<0>;
v0x7fc51d922070_0 .net *"_s0", 2 0, L_0x7fc51d9459c0;  1 drivers
v0x7fc51d922120_0 .net *"_s10", 0 0, L_0x7fc51d946020;  1 drivers
v0x7fc51d9221d0_0 .net *"_s4", 0 0, L_0x7fc51d945d70;  1 drivers
v0x7fc51d922290_0 .net *"_s6", 0 0, L_0x7fc51d945e80;  1 drivers
v0x7fc51d922340_0 .net *"_s8", 0 0, L_0x7fc51d945f30;  1 drivers
v0x7fc51d922430_0 .net "a", 0 0, L_0x7fc51d9461e0;  1 drivers
v0x7fc51d9224d0_0 .net "b", 0 0, L_0x7fc51d946300;  1 drivers
v0x7fc51d922570_0 .net "cin", 0 0, L_0x7fc51d946620;  1 drivers
v0x7fc51d922610_0 .net "cout", 0 0, L_0x7fc51d9460b0;  1 drivers
v0x7fc51d922720_0 .net "sum", 0 0, L_0x7fc51d945cd0;  1 drivers
L_0x7fc51d9459c0 .concat [ 1 1 1 0], L_0x7fc51d946620, L_0x7fc51d946300, L_0x7fc51d9461e0;
L_0x7fc51d945cd0 .reduce/xor L_0x7fc51d9459c0;
S_0x7fc51d922830 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d91f940 .param/l "i" 0 5 19, +C4<01000>;
S_0x7fc51d922aa0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d922830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d946860 .functor AND 1, L_0x7fc51d946ce0, L_0x7fc51d946e00, C4<1>, C4<1>;
L_0x7fc51d946950 .functor AND 1, L_0x7fc51d946ce0, L_0x7fc51d946f20, C4<1>, C4<1>;
L_0x7fc51d946a00 .functor OR 1, L_0x7fc51d946860, L_0x7fc51d946950, C4<0>, C4<0>;
L_0x7fc51d946af0 .functor AND 1, L_0x7fc51d946e00, L_0x7fc51d946f20, C4<1>, C4<1>;
L_0x7fc51d946b80 .functor OR 1, L_0x7fc51d946a00, L_0x7fc51d946af0, C4<0>, C4<0>;
v0x7fc51d922d00_0 .net *"_s0", 2 0, L_0x7fc51d945c20;  1 drivers
v0x7fc51d922da0_0 .net *"_s10", 0 0, L_0x7fc51d946af0;  1 drivers
v0x7fc51d922e40_0 .net *"_s4", 0 0, L_0x7fc51d946860;  1 drivers
v0x7fc51d922ef0_0 .net *"_s6", 0 0, L_0x7fc51d946950;  1 drivers
v0x7fc51d922fa0_0 .net *"_s8", 0 0, L_0x7fc51d946a00;  1 drivers
v0x7fc51d923090_0 .net "a", 0 0, L_0x7fc51d946ce0;  1 drivers
v0x7fc51d923130_0 .net "b", 0 0, L_0x7fc51d946e00;  1 drivers
v0x7fc51d9231d0_0 .net "cin", 0 0, L_0x7fc51d946f20;  1 drivers
v0x7fc51d923270_0 .net "cout", 0 0, L_0x7fc51d946b80;  1 drivers
v0x7fc51d923380_0 .net "sum", 0 0, L_0x7fc51d9467c0;  1 drivers
L_0x7fc51d945c20 .concat [ 1 1 1 0], L_0x7fc51d946f20, L_0x7fc51d946e00, L_0x7fc51d946ce0;
L_0x7fc51d9467c0 .reduce/xor L_0x7fc51d945c20;
S_0x7fc51d923490 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d923640 .param/l "i" 0 5 19, +C4<01001>;
S_0x7fc51d9236c0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d923490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d947180 .functor AND 1, L_0x7fc51d947600, L_0x7fc51d947720, C4<1>, C4<1>;
L_0x7fc51d947270 .functor AND 1, L_0x7fc51d947600, L_0x7fc51d947930, C4<1>, C4<1>;
L_0x7fc51d947320 .functor OR 1, L_0x7fc51d947180, L_0x7fc51d947270, C4<0>, C4<0>;
L_0x7fc51d947410 .functor AND 1, L_0x7fc51d947720, L_0x7fc51d947930, C4<1>, C4<1>;
L_0x7fc51d9474a0 .functor OR 1, L_0x7fc51d947320, L_0x7fc51d947410, C4<0>, C4<0>;
v0x7fc51d923920_0 .net *"_s0", 2 0, L_0x7fc51d947040;  1 drivers
v0x7fc51d9239c0_0 .net *"_s10", 0 0, L_0x7fc51d947410;  1 drivers
v0x7fc51d923a60_0 .net *"_s4", 0 0, L_0x7fc51d947180;  1 drivers
v0x7fc51d923b10_0 .net *"_s6", 0 0, L_0x7fc51d947270;  1 drivers
v0x7fc51d923bc0_0 .net *"_s8", 0 0, L_0x7fc51d947320;  1 drivers
v0x7fc51d923cb0_0 .net "a", 0 0, L_0x7fc51d947600;  1 drivers
v0x7fc51d923d50_0 .net "b", 0 0, L_0x7fc51d947720;  1 drivers
v0x7fc51d923df0_0 .net "cin", 0 0, L_0x7fc51d947930;  1 drivers
v0x7fc51d923e90_0 .net "cout", 0 0, L_0x7fc51d9474a0;  1 drivers
v0x7fc51d923fa0_0 .net "sum", 0 0, L_0x7fc51d9470e0;  1 drivers
L_0x7fc51d947040 .concat [ 1 1 1 0], L_0x7fc51d947930, L_0x7fc51d947720, L_0x7fc51d947600;
L_0x7fc51d9470e0 .reduce/xor L_0x7fc51d947040;
S_0x7fc51d9240b0 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d924260 .param/l "i" 0 5 19, +C4<01010>;
S_0x7fc51d9242e0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d9240b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d947a70 .functor AND 1, L_0x7fc51d947f10, L_0x7fc51d948130, C4<1>, C4<1>;
L_0x7fc51d947b60 .functor AND 1, L_0x7fc51d947f10, L_0x7fc51d947840, C4<1>, C4<1>;
L_0x7fc51d947c10 .functor OR 1, L_0x7fc51d947a70, L_0x7fc51d947b60, C4<0>, C4<0>;
L_0x7fc51d947d20 .functor AND 1, L_0x7fc51d948130, L_0x7fc51d947840, C4<1>, C4<1>;
L_0x7fc51d947db0 .functor OR 1, L_0x7fc51d947c10, L_0x7fc51d947d20, C4<0>, C4<0>;
v0x7fc51d924540_0 .net *"_s0", 2 0, L_0x7fc51d93f160;  1 drivers
v0x7fc51d9245e0_0 .net *"_s10", 0 0, L_0x7fc51d947d20;  1 drivers
v0x7fc51d924680_0 .net *"_s4", 0 0, L_0x7fc51d947a70;  1 drivers
v0x7fc51d924730_0 .net *"_s6", 0 0, L_0x7fc51d947b60;  1 drivers
v0x7fc51d9247e0_0 .net *"_s8", 0 0, L_0x7fc51d947c10;  1 drivers
v0x7fc51d9248d0_0 .net "a", 0 0, L_0x7fc51d947f10;  1 drivers
v0x7fc51d924970_0 .net "b", 0 0, L_0x7fc51d948130;  1 drivers
v0x7fc51d924a10_0 .net "cin", 0 0, L_0x7fc51d947840;  1 drivers
v0x7fc51d924ab0_0 .net "cout", 0 0, L_0x7fc51d947db0;  1 drivers
v0x7fc51d924bc0_0 .net "sum", 0 0, L_0x7fc51d9479d0;  1 drivers
L_0x7fc51d93f160 .concat [ 1 1 1 0], L_0x7fc51d947840, L_0x7fc51d948130, L_0x7fc51d947f10;
L_0x7fc51d9479d0 .reduce/xor L_0x7fc51d93f160;
S_0x7fc51d924cd0 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d924e80 .param/l "i" 0 5 19, +C4<01011>;
S_0x7fc51d924f00 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d924cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d947ae0 .functor AND 1, L_0x7fc51d948850, L_0x7fc51d948970, C4<1>, C4<1>;
L_0x7fc51d9484c0 .functor AND 1, L_0x7fc51d948850, L_0x7fc51d9482d0, C4<1>, C4<1>;
L_0x7fc51d948570 .functor OR 1, L_0x7fc51d947ae0, L_0x7fc51d9484c0, C4<0>, C4<0>;
L_0x7fc51d948660 .functor AND 1, L_0x7fc51d948970, L_0x7fc51d9482d0, C4<1>, C4<1>;
L_0x7fc51d9486f0 .functor OR 1, L_0x7fc51d948570, L_0x7fc51d948660, C4<0>, C4<0>;
v0x7fc51d925160_0 .net *"_s0", 2 0, L_0x7fc51d948030;  1 drivers
v0x7fc51d925200_0 .net *"_s10", 0 0, L_0x7fc51d948660;  1 drivers
v0x7fc51d9252a0_0 .net *"_s4", 0 0, L_0x7fc51d947ae0;  1 drivers
v0x7fc51d925350_0 .net *"_s6", 0 0, L_0x7fc51d9484c0;  1 drivers
v0x7fc51d925400_0 .net *"_s8", 0 0, L_0x7fc51d948570;  1 drivers
v0x7fc51d9254f0_0 .net "a", 0 0, L_0x7fc51d948850;  1 drivers
v0x7fc51d925590_0 .net "b", 0 0, L_0x7fc51d948970;  1 drivers
v0x7fc51d925630_0 .net "cin", 0 0, L_0x7fc51d9482d0;  1 drivers
v0x7fc51d9256d0_0 .net "cout", 0 0, L_0x7fc51d9486f0;  1 drivers
v0x7fc51d9257e0_0 .net "sum", 0 0, L_0x7fc51d9483e0;  1 drivers
L_0x7fc51d948030 .concat [ 1 1 1 0], L_0x7fc51d9482d0, L_0x7fc51d948970, L_0x7fc51d948850;
L_0x7fc51d9483e0 .reduce/xor L_0x7fc51d948030;
S_0x7fc51d9258f0 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d925aa0 .param/l "i" 0 5 19, +C4<01100>;
S_0x7fc51d925b20 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d9258f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d948370 .functor AND 1, L_0x7fc51d949160, L_0x7fc51d948a90, C4<1>, C4<1>;
L_0x7fc51d948db0 .functor AND 1, L_0x7fc51d949160, L_0x7fc51d9493b0, C4<1>, C4<1>;
L_0x7fc51d948e60 .functor OR 1, L_0x7fc51d948370, L_0x7fc51d948db0, C4<0>, C4<0>;
L_0x7fc51d948f70 .functor AND 1, L_0x7fc51d948a90, L_0x7fc51d9493b0, C4<1>, C4<1>;
L_0x7fc51d949000 .functor OR 1, L_0x7fc51d948e60, L_0x7fc51d948f70, C4<0>, C4<0>;
v0x7fc51d925d80_0 .net *"_s0", 2 0, L_0x7fc51d948c30;  1 drivers
v0x7fc51d925e20_0 .net *"_s10", 0 0, L_0x7fc51d948f70;  1 drivers
v0x7fc51d925ec0_0 .net *"_s4", 0 0, L_0x7fc51d948370;  1 drivers
v0x7fc51d925f70_0 .net *"_s6", 0 0, L_0x7fc51d948db0;  1 drivers
v0x7fc51d926020_0 .net *"_s8", 0 0, L_0x7fc51d948e60;  1 drivers
v0x7fc51d926110_0 .net "a", 0 0, L_0x7fc51d949160;  1 drivers
v0x7fc51d9261b0_0 .net "b", 0 0, L_0x7fc51d948a90;  1 drivers
v0x7fc51d926250_0 .net "cin", 0 0, L_0x7fc51d9493b0;  1 drivers
v0x7fc51d9262f0_0 .net "cout", 0 0, L_0x7fc51d949000;  1 drivers
v0x7fc51d926400_0 .net "sum", 0 0, L_0x7fc51d948cd0;  1 drivers
L_0x7fc51d948c30 .concat [ 1 1 1 0], L_0x7fc51d9493b0, L_0x7fc51d948a90, L_0x7fc51d949160;
L_0x7fc51d948cd0 .reduce/xor L_0x7fc51d948c30;
S_0x7fc51d926510 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d9266c0 .param/l "i" 0 5 19, +C4<01101>;
S_0x7fc51d926740 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d926510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d949320 .functor AND 1, L_0x7fc51d949a80, L_0x7fc51d949ba0, C4<1>, C4<1>;
L_0x7fc51d9496f0 .functor AND 1, L_0x7fc51d949a80, L_0x7fc51d9494d0, C4<1>, C4<1>;
L_0x7fc51d9497a0 .functor OR 1, L_0x7fc51d949320, L_0x7fc51d9496f0, C4<0>, C4<0>;
L_0x7fc51d949890 .functor AND 1, L_0x7fc51d949ba0, L_0x7fc51d9494d0, C4<1>, C4<1>;
L_0x7fc51d949920 .functor OR 1, L_0x7fc51d9497a0, L_0x7fc51d949890, C4<0>, C4<0>;
v0x7fc51d9269a0_0 .net *"_s0", 2 0, L_0x7fc51d949280;  1 drivers
v0x7fc51d926a40_0 .net *"_s10", 0 0, L_0x7fc51d949890;  1 drivers
v0x7fc51d926ae0_0 .net *"_s4", 0 0, L_0x7fc51d949320;  1 drivers
v0x7fc51d926b90_0 .net *"_s6", 0 0, L_0x7fc51d9496f0;  1 drivers
v0x7fc51d926c40_0 .net *"_s8", 0 0, L_0x7fc51d9497a0;  1 drivers
v0x7fc51d926d30_0 .net "a", 0 0, L_0x7fc51d949a80;  1 drivers
v0x7fc51d926dd0_0 .net "b", 0 0, L_0x7fc51d949ba0;  1 drivers
v0x7fc51d926e70_0 .net "cin", 0 0, L_0x7fc51d9494d0;  1 drivers
v0x7fc51d926f10_0 .net "cout", 0 0, L_0x7fc51d949920;  1 drivers
v0x7fc51d927020_0 .net "sum", 0 0, L_0x7fc51d949610;  1 drivers
L_0x7fc51d949280 .concat [ 1 1 1 0], L_0x7fc51d9494d0, L_0x7fc51d949ba0, L_0x7fc51d949a80;
L_0x7fc51d949610 .reduce/xor L_0x7fc51d949280;
S_0x7fc51d927130 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d9272e0 .param/l "i" 0 5 19, +C4<01110>;
S_0x7fc51d927360 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d927130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d949f50 .functor AND 1, L_0x7fc51d94a390, L_0x7fc51d949cc0, C4<1>, C4<1>;
L_0x7fc51d94a000 .functor AND 1, L_0x7fc51d94a390, L_0x7fc51d94a610, C4<1>, C4<1>;
L_0x7fc51d94a0b0 .functor OR 1, L_0x7fc51d949f50, L_0x7fc51d94a000, C4<0>, C4<0>;
L_0x7fc51d94a1a0 .functor AND 1, L_0x7fc51d949cc0, L_0x7fc51d94a610, C4<1>, C4<1>;
L_0x7fc51d94a230 .functor OR 1, L_0x7fc51d94a0b0, L_0x7fc51d94a1a0, C4<0>, C4<0>;
v0x7fc51d9275c0_0 .net *"_s0", 2 0, L_0x7fc51d949e10;  1 drivers
v0x7fc51d927660_0 .net *"_s10", 0 0, L_0x7fc51d94a1a0;  1 drivers
v0x7fc51d927700_0 .net *"_s4", 0 0, L_0x7fc51d949f50;  1 drivers
v0x7fc51d9277b0_0 .net *"_s6", 0 0, L_0x7fc51d94a000;  1 drivers
v0x7fc51d927860_0 .net *"_s8", 0 0, L_0x7fc51d94a0b0;  1 drivers
v0x7fc51d927950_0 .net "a", 0 0, L_0x7fc51d94a390;  1 drivers
v0x7fc51d9279f0_0 .net "b", 0 0, L_0x7fc51d949cc0;  1 drivers
v0x7fc51d927a90_0 .net "cin", 0 0, L_0x7fc51d94a610;  1 drivers
v0x7fc51d927b30_0 .net "cout", 0 0, L_0x7fc51d94a230;  1 drivers
v0x7fc51d927c40_0 .net "sum", 0 0, L_0x7fc51d949eb0;  1 drivers
L_0x7fc51d949e10 .concat [ 1 1 1 0], L_0x7fc51d94a610, L_0x7fc51d949cc0, L_0x7fc51d94a390;
L_0x7fc51d949eb0 .reduce/xor L_0x7fc51d949e10;
S_0x7fc51d927d50 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 5 19, 5 19 0, S_0x7fc51d90c4b0;
 .timescale 0 0;
P_0x7fc51d927f00 .param/l "i" 0 5 19, +C4<01111>;
S_0x7fc51d927f80 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d927d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94a8a0 .functor AND 1, L_0x7fc51d94b1f0, L_0x7fc51d94a730, C4<1>, C4<1>;
L_0x7fc51d94a910 .functor AND 1, L_0x7fc51d94b1f0, L_0x7fc51d94b490, C4<1>, C4<1>;
L_0x7fc51d94a9c0 .functor OR 1, L_0x7fc51d94a8a0, L_0x7fc51d94a910, C4<0>, C4<0>;
L_0x7fc51d94aad0 .functor AND 1, L_0x7fc51d94a730, L_0x7fc51d94b490, C4<1>, C4<1>;
L_0x7fc51d94ab60 .functor OR 1, L_0x7fc51d94a9c0, L_0x7fc51d94aad0, C4<0>, C4<0>;
v0x7fc51d9281e0_0 .net *"_s0", 2 0, L_0x7fc51d94a4b0;  1 drivers
v0x7fc51d928280_0 .net *"_s10", 0 0, L_0x7fc51d94aad0;  1 drivers
v0x7fc51d928320_0 .net *"_s4", 0 0, L_0x7fc51d94a8a0;  1 drivers
v0x7fc51d9283d0_0 .net *"_s6", 0 0, L_0x7fc51d94a910;  1 drivers
v0x7fc51d928480_0 .net *"_s8", 0 0, L_0x7fc51d94a9c0;  1 drivers
v0x7fc51d928570_0 .net "a", 0 0, L_0x7fc51d94b1f0;  1 drivers
v0x7fc51d928610_0 .net "b", 0 0, L_0x7fc51d94a730;  1 drivers
v0x7fc51d9286b0_0 .net "cin", 0 0, L_0x7fc51d94b490;  1 drivers
v0x7fc51d928750_0 .net "cout", 0 0, L_0x7fc51d94ab60;  1 drivers
v0x7fc51d928860_0 .net "sum", 0 0, L_0x7fc51d94a550;  1 drivers
L_0x7fc51d94a4b0 .concat [ 1 1 1 0], L_0x7fc51d94b490, L_0x7fc51d94a730, L_0x7fc51d94b1f0;
L_0x7fc51d94a550 .reduce/xor L_0x7fc51d94a4b0;
S_0x7fc51d929050 .scope module, "b" "SUBTRACTOR_N_BIT" 4 51, 7 3 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fc51d929200 .param/l "size" 0 7 4, +C4<00000000000000000000000000010000>;
L_0x7fc51d955ac0 .functor NOT 16, v0x7fc51d93bf80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc51d935fc0_0 .net *"_s0", 15 0, L_0x7fc51d955ac0;  1 drivers
L_0x10c5456c8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc51d936050_0 .net/2u *"_s2", 15 0, L_0x10c5456c8;  1 drivers
v0x7fc51d9360e0_0 .net "cout", 0 0, L_0x7fc51d955ca0;  1 drivers
v0x7fc51d936190_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d936260_0 .net "in_b", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d936330_0 .net "out", 15 0, L_0x7fc51d954a40;  alias, 1 drivers
v0x7fc51d9363c0_0 .net "overflow", 0 0, L_0x7fc51d955730;  1 drivers
L_0x7fc51d955b30 .arith/sum 16, L_0x7fc51d955ac0, L_0x10c5456c8;
S_0x7fc51d929300 .scope module, "my_sub" "ADDER_N_BIT" 7 10, 5 5 0, S_0x7fc51d929050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fc51d9294b0 .param/l "size" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7fc51d955730 .functor XOR 1, L_0x7fc51d955a20, L_0x7fc51d955690, C4<0>, C4<0>;
L_0x10c545680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc51d9358e0_0 .net/2s *"_s116", 0 0, L_0x10c545680;  1 drivers
v0x7fc51d935970_0 .net *"_s119", 0 0, L_0x7fc51d955a20;  1 drivers
v0x7fc51d935a00_0 .net *"_s121", 0 0, L_0x7fc51d955690;  1 drivers
v0x7fc51d935aa0_0 .net "carry", 16 0, L_0x7fc51d950450;  1 drivers
v0x7fc51d935b50_0 .net "cout", 0 0, L_0x7fc51d955ca0;  alias, 1 drivers
v0x7fc51d935c30_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d935cd0_0 .net "in_b", 15 0, L_0x7fc51d955b30;  1 drivers
v0x7fc51d935d70_0 .net "out", 15 0, L_0x7fc51d954a40;  alias, 1 drivers
v0x7fc51d935e20_0 .net "overflow", 0 0, L_0x7fc51d955730;  alias, 1 drivers
L_0x7fc51d94c400 .part v0x7fc51d93bdb0_0, 0, 1;
L_0x7fc51d94c520 .part L_0x7fc51d955b30, 0, 1;
L_0x7fc51d94c640 .part L_0x7fc51d950450, 0, 1;
L_0x7fc51d94cc10 .part v0x7fc51d93bdb0_0, 1, 1;
L_0x7fc51d94cd30 .part L_0x7fc51d955b30, 1, 1;
L_0x7fc51d94ce50 .part L_0x7fc51d950450, 1, 1;
L_0x7fc51d94d4a0 .part v0x7fc51d93bdb0_0, 2, 1;
L_0x7fc51d9433c0 .part L_0x7fc51d955b30, 2, 1;
L_0x7fc51d9434e0 .part L_0x7fc51d950450, 2, 1;
L_0x7fc51d94db30 .part v0x7fc51d93bdb0_0, 3, 1;
L_0x7fc51d94dc50 .part L_0x7fc51d955b30, 3, 1;
L_0x7fc51d94ddf0 .part L_0x7fc51d950450, 3, 1;
L_0x7fc51d94e420 .part v0x7fc51d93bdb0_0, 4, 1;
L_0x7fc51d94e5b0 .part L_0x7fc51d955b30, 4, 1;
L_0x7fc51d94e6d0 .part L_0x7fc51d950450, 4, 1;
L_0x7fc51d94ed50 .part v0x7fc51d93bdb0_0, 5, 1;
L_0x7fc51d94ee70 .part L_0x7fc51d955b30, 5, 1;
L_0x7fc51d94f020 .part L_0x7fc51d950450, 5, 1;
L_0x7fc51d94f670 .part v0x7fc51d93bdb0_0, 6, 1;
L_0x7fc51d94f830 .part L_0x7fc51d955b30, 6, 1;
L_0x7fc51d94f950 .part L_0x7fc51d950450, 6, 1;
L_0x7fc51d94ffb0 .part v0x7fc51d93bdb0_0, 7, 1;
L_0x7fc51d9500d0 .part L_0x7fc51d955b30, 7, 1;
L_0x7fc51d9503b0 .part L_0x7fc51d950450, 7, 1;
L_0x7fc51d950a40 .part v0x7fc51d93bdb0_0, 8, 1;
L_0x7fc51d950c30 .part L_0x7fc51d955b30, 8, 1;
L_0x7fc51d9502f0 .part L_0x7fc51d950450, 8, 1;
L_0x7fc51d951380 .part v0x7fc51d93bdb0_0, 9, 1;
L_0x7fc51d9514a0 .part L_0x7fc51d955b30, 9, 1;
L_0x7fc51d9516b0 .part L_0x7fc51d950450, 9, 1;
L_0x7fc51d951c90 .part v0x7fc51d93bdb0_0, 10, 1;
L_0x7fc51d951eb0 .part L_0x7fc51d955b30, 10, 1;
L_0x7fc51d9515c0 .part L_0x7fc51d950450, 10, 1;
L_0x7fc51d9525d0 .part v0x7fc51d93bdb0_0, 11, 1;
L_0x7fc51d9526f0 .part L_0x7fc51d955b30, 11, 1;
L_0x7fc51d952050 .part L_0x7fc51d950450, 11, 1;
L_0x7fc51d952ee0 .part v0x7fc51d93bdb0_0, 12, 1;
L_0x7fc51d952810 .part L_0x7fc51d955b30, 12, 1;
L_0x7fc51d953130 .part L_0x7fc51d950450, 12, 1;
L_0x7fc51d953800 .part v0x7fc51d93bdb0_0, 13, 1;
L_0x7fc51d953920 .part L_0x7fc51d955b30, 13, 1;
L_0x7fc51d953250 .part L_0x7fc51d950450, 13, 1;
L_0x7fc51d954110 .part v0x7fc51d93bdb0_0, 14, 1;
L_0x7fc51d953a40 .part L_0x7fc51d955b30, 14, 1;
L_0x7fc51d954390 .part L_0x7fc51d950450, 14, 1;
LS_0x7fc51d954a40_0_0 .concat8 [ 1 1 1 1], L_0x7fc51d94bcc0, L_0x7fc51d94c780, L_0x7fc51d94d010, L_0x7fc51d94d6e0;
LS_0x7fc51d954a40_0_4 .concat8 [ 1 1 1 1], L_0x7fc51d94e030, L_0x7fc51d94e910, L_0x7fc51d94f160, L_0x7fc51d94faa0;
LS_0x7fc51d954a40_0_8 .concat8 [ 1 1 1 1], L_0x7fc51d950550, L_0x7fc51d950b60, L_0x7fc51d951750, L_0x7fc51d952160;
LS_0x7fc51d954a40_0_12 .concat8 [ 1 1 1 1], L_0x7fc51d952a50, L_0x7fc51d953390, L_0x7fc51d953c30, L_0x7fc51d9542d0;
L_0x7fc51d954a40 .concat8 [ 4 4 4 4], LS_0x7fc51d954a40_0_0, LS_0x7fc51d954a40_0_4, LS_0x7fc51d954a40_0_8, LS_0x7fc51d954a40_0_12;
L_0x7fc51d954f70 .part v0x7fc51d93bdb0_0, 15, 1;
L_0x7fc51d9544b0 .part L_0x7fc51d955b30, 15, 1;
L_0x7fc51d9501f0 .part L_0x7fc51d950450, 15, 1;
LS_0x7fc51d950450_0_0 .concat8 [ 1 1 1 1], L_0x10c545680, L_0x7fc51d94c310, L_0x7fc51d94cb20, L_0x7fc51d94d3b0;
LS_0x7fc51d950450_0_4 .concat8 [ 1 1 1 1], L_0x7fc51d94da40, L_0x7fc51d94e2f0, L_0x7fc51d94ec20, L_0x7fc51d94f540;
LS_0x7fc51d950450_0_8 .concat8 [ 1 1 1 1], L_0x7fc51d94fe80, L_0x7fc51d9508e0, L_0x7fc51d951220, L_0x7fc51d951b30;
LS_0x7fc51d950450_0_12 .concat8 [ 1 1 1 1], L_0x7fc51d952470, L_0x7fc51d952d80, L_0x7fc51d9536a0, L_0x7fc51d953fb0;
LS_0x7fc51d950450_0_16 .concat8 [ 1 0 0 0], L_0x7fc51d9548e0;
LS_0x7fc51d950450_1_0 .concat8 [ 4 4 4 4], LS_0x7fc51d950450_0_0, LS_0x7fc51d950450_0_4, LS_0x7fc51d950450_0_8, LS_0x7fc51d950450_0_12;
LS_0x7fc51d950450_1_4 .concat8 [ 1 0 0 0], LS_0x7fc51d950450_0_16;
L_0x7fc51d950450 .concat8 [ 16 1 0 0], LS_0x7fc51d950450_1_0, LS_0x7fc51d950450_1_4;
L_0x7fc51d955a20 .part L_0x7fc51d950450, 16, 1;
L_0x7fc51d955690 .part L_0x7fc51d950450, 15, 1;
L_0x7fc51d955ca0 .part L_0x7fc51d950450, 16, 1;
S_0x7fc51d929600 .scope generate, "loop_gen_block[0]" "loop_gen_block[0]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d9297c0 .param/l "i" 0 5 19, +C4<00>;
S_0x7fc51d929860 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d929600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94c010 .functor AND 1, L_0x7fc51d94c400, L_0x7fc51d94c520, C4<1>, C4<1>;
L_0x7fc51d94c100 .functor AND 1, L_0x7fc51d94c400, L_0x7fc51d94c640, C4<1>, C4<1>;
L_0x7fc51d94c1b0 .functor OR 1, L_0x7fc51d94c010, L_0x7fc51d94c100, C4<0>, C4<0>;
L_0x7fc51d94c2a0 .functor AND 1, L_0x7fc51d94c520, L_0x7fc51d94c640, C4<1>, C4<1>;
L_0x7fc51d94c310 .functor OR 1, L_0x7fc51d94c1b0, L_0x7fc51d94c2a0, C4<0>, C4<0>;
v0x7fc51d929ac0_0 .net *"_s0", 2 0, L_0x7fc51d94bc20;  1 drivers
v0x7fc51d929b80_0 .net *"_s10", 0 0, L_0x7fc51d94c2a0;  1 drivers
v0x7fc51d929c30_0 .net *"_s4", 0 0, L_0x7fc51d94c010;  1 drivers
v0x7fc51d929cf0_0 .net *"_s6", 0 0, L_0x7fc51d94c100;  1 drivers
v0x7fc51d929da0_0 .net *"_s8", 0 0, L_0x7fc51d94c1b0;  1 drivers
v0x7fc51d929e90_0 .net "a", 0 0, L_0x7fc51d94c400;  1 drivers
v0x7fc51d929f30_0 .net "b", 0 0, L_0x7fc51d94c520;  1 drivers
v0x7fc51d929fd0_0 .net "cin", 0 0, L_0x7fc51d94c640;  1 drivers
v0x7fc51d92a070_0 .net "cout", 0 0, L_0x7fc51d94c310;  1 drivers
v0x7fc51d92a180_0 .net "sum", 0 0, L_0x7fc51d94bcc0;  1 drivers
L_0x7fc51d94bc20 .concat [ 1 1 1 0], L_0x7fc51d94c640, L_0x7fc51d94c520, L_0x7fc51d94c400;
L_0x7fc51d94bcc0 .reduce/xor L_0x7fc51d94bc20;
S_0x7fc51d92a290 .scope generate, "loop_gen_block[1]" "loop_gen_block[1]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92a440 .param/l "i" 0 5 19, +C4<01>;
S_0x7fc51d92a4c0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92a290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94c820 .functor AND 1, L_0x7fc51d94cc10, L_0x7fc51d94cd30, C4<1>, C4<1>;
L_0x7fc51d94c910 .functor AND 1, L_0x7fc51d94cc10, L_0x7fc51d94ce50, C4<1>, C4<1>;
L_0x7fc51d94c9c0 .functor OR 1, L_0x7fc51d94c820, L_0x7fc51d94c910, C4<0>, C4<0>;
L_0x7fc51d94cab0 .functor AND 1, L_0x7fc51d94cd30, L_0x7fc51d94ce50, C4<1>, C4<1>;
L_0x7fc51d94cb20 .functor OR 1, L_0x7fc51d94c9c0, L_0x7fc51d94cab0, C4<0>, C4<0>;
v0x7fc51d92a6f0_0 .net *"_s0", 2 0, L_0x7fc51d94c6e0;  1 drivers
v0x7fc51d92a7a0_0 .net *"_s10", 0 0, L_0x7fc51d94cab0;  1 drivers
v0x7fc51d92a850_0 .net *"_s4", 0 0, L_0x7fc51d94c820;  1 drivers
v0x7fc51d92a910_0 .net *"_s6", 0 0, L_0x7fc51d94c910;  1 drivers
v0x7fc51d92a9c0_0 .net *"_s8", 0 0, L_0x7fc51d94c9c0;  1 drivers
v0x7fc51d92aab0_0 .net "a", 0 0, L_0x7fc51d94cc10;  1 drivers
v0x7fc51d92ab50_0 .net "b", 0 0, L_0x7fc51d94cd30;  1 drivers
v0x7fc51d92abf0_0 .net "cin", 0 0, L_0x7fc51d94ce50;  1 drivers
v0x7fc51d92ac90_0 .net "cout", 0 0, L_0x7fc51d94cb20;  1 drivers
v0x7fc51d92ada0_0 .net "sum", 0 0, L_0x7fc51d94c780;  1 drivers
L_0x7fc51d94c6e0 .concat [ 1 1 1 0], L_0x7fc51d94ce50, L_0x7fc51d94cd30, L_0x7fc51d94cc10;
L_0x7fc51d94c780 .reduce/xor L_0x7fc51d94c6e0;
S_0x7fc51d92aeb0 .scope generate, "loop_gen_block[2]" "loop_gen_block[2]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92b060 .param/l "i" 0 5 19, +C4<010>;
S_0x7fc51d92b0e0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94d0b0 .functor AND 1, L_0x7fc51d94d4a0, L_0x7fc51d9433c0, C4<1>, C4<1>;
L_0x7fc51d94d1a0 .functor AND 1, L_0x7fc51d94d4a0, L_0x7fc51d9434e0, C4<1>, C4<1>;
L_0x7fc51d94d250 .functor OR 1, L_0x7fc51d94d0b0, L_0x7fc51d94d1a0, C4<0>, C4<0>;
L_0x7fc51d94d340 .functor AND 1, L_0x7fc51d9433c0, L_0x7fc51d9434e0, C4<1>, C4<1>;
L_0x7fc51d94d3b0 .functor OR 1, L_0x7fc51d94d250, L_0x7fc51d94d340, C4<0>, C4<0>;
v0x7fc51d92b310_0 .net *"_s0", 2 0, L_0x7fc51d94cf70;  1 drivers
v0x7fc51d92b3d0_0 .net *"_s10", 0 0, L_0x7fc51d94d340;  1 drivers
v0x7fc51d92b480_0 .net *"_s4", 0 0, L_0x7fc51d94d0b0;  1 drivers
v0x7fc51d92b540_0 .net *"_s6", 0 0, L_0x7fc51d94d1a0;  1 drivers
v0x7fc51d92b5f0_0 .net *"_s8", 0 0, L_0x7fc51d94d250;  1 drivers
v0x7fc51d92b6e0_0 .net "a", 0 0, L_0x7fc51d94d4a0;  1 drivers
v0x7fc51d92b780_0 .net "b", 0 0, L_0x7fc51d9433c0;  1 drivers
v0x7fc51d92b820_0 .net "cin", 0 0, L_0x7fc51d9434e0;  1 drivers
v0x7fc51d92b8c0_0 .net "cout", 0 0, L_0x7fc51d94d3b0;  1 drivers
v0x7fc51d92b9d0_0 .net "sum", 0 0, L_0x7fc51d94d010;  1 drivers
L_0x7fc51d94cf70 .concat [ 1 1 1 0], L_0x7fc51d9434e0, L_0x7fc51d9433c0, L_0x7fc51d94d4a0;
L_0x7fc51d94d010 .reduce/xor L_0x7fc51d94cf70;
S_0x7fc51d92bae0 .scope generate, "loop_gen_block[3]" "loop_gen_block[3]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92bc90 .param/l "i" 0 5 19, +C4<011>;
S_0x7fc51d92bd10 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92bae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94d780 .functor AND 1, L_0x7fc51d94db30, L_0x7fc51d94dc50, C4<1>, C4<1>;
L_0x7fc51d94d830 .functor AND 1, L_0x7fc51d94db30, L_0x7fc51d94ddf0, C4<1>, C4<1>;
L_0x7fc51d94d8e0 .functor OR 1, L_0x7fc51d94d780, L_0x7fc51d94d830, C4<0>, C4<0>;
L_0x7fc51d94d9d0 .functor AND 1, L_0x7fc51d94dc50, L_0x7fc51d94ddf0, C4<1>, C4<1>;
L_0x7fc51d94da40 .functor OR 1, L_0x7fc51d94d8e0, L_0x7fc51d94d9d0, C4<0>, C4<0>;
v0x7fc51d92bf40_0 .net *"_s0", 2 0, L_0x7fc51d94d640;  1 drivers
v0x7fc51d92bff0_0 .net *"_s10", 0 0, L_0x7fc51d94d9d0;  1 drivers
v0x7fc51d92c0a0_0 .net *"_s4", 0 0, L_0x7fc51d94d780;  1 drivers
v0x7fc51d92c160_0 .net *"_s6", 0 0, L_0x7fc51d94d830;  1 drivers
v0x7fc51d92c210_0 .net *"_s8", 0 0, L_0x7fc51d94d8e0;  1 drivers
v0x7fc51d92c300_0 .net "a", 0 0, L_0x7fc51d94db30;  1 drivers
v0x7fc51d92c3a0_0 .net "b", 0 0, L_0x7fc51d94dc50;  1 drivers
v0x7fc51d92c440_0 .net "cin", 0 0, L_0x7fc51d94ddf0;  1 drivers
v0x7fc51d92c4e0_0 .net "cout", 0 0, L_0x7fc51d94da40;  1 drivers
v0x7fc51d92c5f0_0 .net "sum", 0 0, L_0x7fc51d94d6e0;  1 drivers
L_0x7fc51d94d640 .concat [ 1 1 1 0], L_0x7fc51d94ddf0, L_0x7fc51d94dc50, L_0x7fc51d94db30;
L_0x7fc51d94d6e0 .reduce/xor L_0x7fc51d94d640;
S_0x7fc51d92c700 .scope generate, "loop_gen_block[4]" "loop_gen_block[4]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92c8f0 .param/l "i" 0 5 19, +C4<0100>;
S_0x7fc51d92c970 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92c700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94e0d0 .functor AND 1, L_0x7fc51d94e420, L_0x7fc51d94e5b0, C4<1>, C4<1>;
L_0x7fc51d94e140 .functor AND 1, L_0x7fc51d94e420, L_0x7fc51d94e6d0, C4<1>, C4<1>;
L_0x7fc51d94e1b0 .functor OR 1, L_0x7fc51d94e0d0, L_0x7fc51d94e140, C4<0>, C4<0>;
L_0x7fc51d94e260 .functor AND 1, L_0x7fc51d94e5b0, L_0x7fc51d94e6d0, C4<1>, C4<1>;
L_0x7fc51d94e2f0 .functor OR 1, L_0x7fc51d94e1b0, L_0x7fc51d94e260, C4<0>, C4<0>;
v0x7fc51d92cba0_0 .net *"_s0", 2 0, L_0x7fc51d94df90;  1 drivers
v0x7fc51d92cc30_0 .net *"_s10", 0 0, L_0x7fc51d94e260;  1 drivers
v0x7fc51d92cce0_0 .net *"_s4", 0 0, L_0x7fc51d94e0d0;  1 drivers
v0x7fc51d92cda0_0 .net *"_s6", 0 0, L_0x7fc51d94e140;  1 drivers
v0x7fc51d92ce50_0 .net *"_s8", 0 0, L_0x7fc51d94e1b0;  1 drivers
v0x7fc51d92cf40_0 .net "a", 0 0, L_0x7fc51d94e420;  1 drivers
v0x7fc51d92cfe0_0 .net "b", 0 0, L_0x7fc51d94e5b0;  1 drivers
v0x7fc51d92d080_0 .net "cin", 0 0, L_0x7fc51d94e6d0;  1 drivers
v0x7fc51d92d120_0 .net "cout", 0 0, L_0x7fc51d94e2f0;  1 drivers
v0x7fc51d92d230_0 .net "sum", 0 0, L_0x7fc51d94e030;  1 drivers
L_0x7fc51d94df90 .concat [ 1 1 1 0], L_0x7fc51d94e6d0, L_0x7fc51d94e5b0, L_0x7fc51d94e420;
L_0x7fc51d94e030 .reduce/xor L_0x7fc51d94df90;
S_0x7fc51d92d340 .scope generate, "loop_gen_block[5]" "loop_gen_block[5]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92d4f0 .param/l "i" 0 5 19, +C4<0101>;
S_0x7fc51d92d570 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94e540 .functor AND 1, L_0x7fc51d94ed50, L_0x7fc51d94ee70, C4<1>, C4<1>;
L_0x7fc51d94e9f0 .functor AND 1, L_0x7fc51d94ed50, L_0x7fc51d94f020, C4<1>, C4<1>;
L_0x7fc51d94eaa0 .functor OR 1, L_0x7fc51d94e540, L_0x7fc51d94e9f0, C4<0>, C4<0>;
L_0x7fc51d94eb90 .functor AND 1, L_0x7fc51d94ee70, L_0x7fc51d94f020, C4<1>, C4<1>;
L_0x7fc51d94ec20 .functor OR 1, L_0x7fc51d94eaa0, L_0x7fc51d94eb90, C4<0>, C4<0>;
v0x7fc51d92d7a0_0 .net *"_s0", 2 0, L_0x7fc51d94e870;  1 drivers
v0x7fc51d92d850_0 .net *"_s10", 0 0, L_0x7fc51d94eb90;  1 drivers
v0x7fc51d92d900_0 .net *"_s4", 0 0, L_0x7fc51d94e540;  1 drivers
v0x7fc51d92d9c0_0 .net *"_s6", 0 0, L_0x7fc51d94e9f0;  1 drivers
v0x7fc51d92da70_0 .net *"_s8", 0 0, L_0x7fc51d94eaa0;  1 drivers
v0x7fc51d92db60_0 .net "a", 0 0, L_0x7fc51d94ed50;  1 drivers
v0x7fc51d92dc00_0 .net "b", 0 0, L_0x7fc51d94ee70;  1 drivers
v0x7fc51d92dca0_0 .net "cin", 0 0, L_0x7fc51d94f020;  1 drivers
v0x7fc51d92dd40_0 .net "cout", 0 0, L_0x7fc51d94ec20;  1 drivers
v0x7fc51d92de50_0 .net "sum", 0 0, L_0x7fc51d94e910;  1 drivers
L_0x7fc51d94e870 .concat [ 1 1 1 0], L_0x7fc51d94f020, L_0x7fc51d94ee70, L_0x7fc51d94ed50;
L_0x7fc51d94e910 .reduce/xor L_0x7fc51d94e870;
S_0x7fc51d92df60 .scope generate, "loop_gen_block[6]" "loop_gen_block[6]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92e110 .param/l "i" 0 5 19, +C4<0110>;
S_0x7fc51d92e190 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92df60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94f200 .functor AND 1, L_0x7fc51d94f670, L_0x7fc51d94f830, C4<1>, C4<1>;
L_0x7fc51d94f310 .functor AND 1, L_0x7fc51d94f670, L_0x7fc51d94f950, C4<1>, C4<1>;
L_0x7fc51d94f3c0 .functor OR 1, L_0x7fc51d94f200, L_0x7fc51d94f310, C4<0>, C4<0>;
L_0x7fc51d94f4b0 .functor AND 1, L_0x7fc51d94f830, L_0x7fc51d94f950, C4<1>, C4<1>;
L_0x7fc51d94f540 .functor OR 1, L_0x7fc51d94f3c0, L_0x7fc51d94f4b0, C4<0>, C4<0>;
v0x7fc51d92e3c0_0 .net *"_s0", 2 0, L_0x7fc51d94f0c0;  1 drivers
v0x7fc51d92e470_0 .net *"_s10", 0 0, L_0x7fc51d94f4b0;  1 drivers
v0x7fc51d92e520_0 .net *"_s4", 0 0, L_0x7fc51d94f200;  1 drivers
v0x7fc51d92e5e0_0 .net *"_s6", 0 0, L_0x7fc51d94f310;  1 drivers
v0x7fc51d92e690_0 .net *"_s8", 0 0, L_0x7fc51d94f3c0;  1 drivers
v0x7fc51d92e780_0 .net "a", 0 0, L_0x7fc51d94f670;  1 drivers
v0x7fc51d92e820_0 .net "b", 0 0, L_0x7fc51d94f830;  1 drivers
v0x7fc51d92e8c0_0 .net "cin", 0 0, L_0x7fc51d94f950;  1 drivers
v0x7fc51d92e960_0 .net "cout", 0 0, L_0x7fc51d94f540;  1 drivers
v0x7fc51d92ea70_0 .net "sum", 0 0, L_0x7fc51d94f160;  1 drivers
L_0x7fc51d94f0c0 .concat [ 1 1 1 0], L_0x7fc51d94f950, L_0x7fc51d94f830, L_0x7fc51d94f670;
L_0x7fc51d94f160 .reduce/xor L_0x7fc51d94f0c0;
S_0x7fc51d92eb80 .scope generate, "loop_gen_block[7]" "loop_gen_block[7]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92ed30 .param/l "i" 0 5 19, +C4<0111>;
S_0x7fc51d92edb0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92eb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94fb40 .functor AND 1, L_0x7fc51d94ffb0, L_0x7fc51d9500d0, C4<1>, C4<1>;
L_0x7fc51d94fc50 .functor AND 1, L_0x7fc51d94ffb0, L_0x7fc51d9503b0, C4<1>, C4<1>;
L_0x7fc51d94fd00 .functor OR 1, L_0x7fc51d94fb40, L_0x7fc51d94fc50, C4<0>, C4<0>;
L_0x7fc51d94fdf0 .functor AND 1, L_0x7fc51d9500d0, L_0x7fc51d9503b0, C4<1>, C4<1>;
L_0x7fc51d94fe80 .functor OR 1, L_0x7fc51d94fd00, L_0x7fc51d94fdf0, C4<0>, C4<0>;
v0x7fc51d92efe0_0 .net *"_s0", 2 0, L_0x7fc51d94f790;  1 drivers
v0x7fc51d92f090_0 .net *"_s10", 0 0, L_0x7fc51d94fdf0;  1 drivers
v0x7fc51d92f140_0 .net *"_s4", 0 0, L_0x7fc51d94fb40;  1 drivers
v0x7fc51d92f200_0 .net *"_s6", 0 0, L_0x7fc51d94fc50;  1 drivers
v0x7fc51d92f2b0_0 .net *"_s8", 0 0, L_0x7fc51d94fd00;  1 drivers
v0x7fc51d92f3a0_0 .net "a", 0 0, L_0x7fc51d94ffb0;  1 drivers
v0x7fc51d92f440_0 .net "b", 0 0, L_0x7fc51d9500d0;  1 drivers
v0x7fc51d92f4e0_0 .net "cin", 0 0, L_0x7fc51d9503b0;  1 drivers
v0x7fc51d92f580_0 .net "cout", 0 0, L_0x7fc51d94fe80;  1 drivers
v0x7fc51d92f690_0 .net "sum", 0 0, L_0x7fc51d94faa0;  1 drivers
L_0x7fc51d94f790 .concat [ 1 1 1 0], L_0x7fc51d9503b0, L_0x7fc51d9500d0, L_0x7fc51d94ffb0;
L_0x7fc51d94faa0 .reduce/xor L_0x7fc51d94f790;
S_0x7fc51d92f7a0 .scope generate, "loop_gen_block[8]" "loop_gen_block[8]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d92c8b0 .param/l "i" 0 5 19, +C4<01000>;
S_0x7fc51d92fa10 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d92f7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d94fbd0 .functor AND 1, L_0x7fc51d950a40, L_0x7fc51d950c30, C4<1>, C4<1>;
L_0x7fc51d950690 .functor AND 1, L_0x7fc51d950a40, L_0x7fc51d9502f0, C4<1>, C4<1>;
L_0x7fc51d950740 .functor OR 1, L_0x7fc51d94fbd0, L_0x7fc51d950690, C4<0>, C4<0>;
L_0x7fc51d950850 .functor AND 1, L_0x7fc51d950c30, L_0x7fc51d9502f0, C4<1>, C4<1>;
L_0x7fc51d9508e0 .functor OR 1, L_0x7fc51d950740, L_0x7fc51d950850, C4<0>, C4<0>;
v0x7fc51d92fc70_0 .net *"_s0", 2 0, L_0x7fc51d94f9f0;  1 drivers
v0x7fc51d92fd10_0 .net *"_s10", 0 0, L_0x7fc51d950850;  1 drivers
v0x7fc51d92fdb0_0 .net *"_s4", 0 0, L_0x7fc51d94fbd0;  1 drivers
v0x7fc51d92fe60_0 .net *"_s6", 0 0, L_0x7fc51d950690;  1 drivers
v0x7fc51d92ff10_0 .net *"_s8", 0 0, L_0x7fc51d950740;  1 drivers
v0x7fc51d930000_0 .net "a", 0 0, L_0x7fc51d950a40;  1 drivers
v0x7fc51d9300a0_0 .net "b", 0 0, L_0x7fc51d950c30;  1 drivers
v0x7fc51d930140_0 .net "cin", 0 0, L_0x7fc51d9502f0;  1 drivers
v0x7fc51d9301e0_0 .net "cout", 0 0, L_0x7fc51d9508e0;  1 drivers
v0x7fc51d9302f0_0 .net "sum", 0 0, L_0x7fc51d950550;  1 drivers
L_0x7fc51d94f9f0 .concat [ 1 1 1 0], L_0x7fc51d9502f0, L_0x7fc51d950c30, L_0x7fc51d950a40;
L_0x7fc51d950550 .reduce/xor L_0x7fc51d94f9f0;
S_0x7fc51d930400 .scope generate, "loop_gen_block[9]" "loop_gen_block[9]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d9305b0 .param/l "i" 0 5 19, +C4<01001>;
S_0x7fc51d930630 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d930400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d950610 .functor AND 1, L_0x7fc51d951380, L_0x7fc51d9514a0, C4<1>, C4<1>;
L_0x7fc51d950fd0 .functor AND 1, L_0x7fc51d951380, L_0x7fc51d9516b0, C4<1>, C4<1>;
L_0x7fc51d951080 .functor OR 1, L_0x7fc51d950610, L_0x7fc51d950fd0, C4<0>, C4<0>;
L_0x7fc51d951190 .functor AND 1, L_0x7fc51d9514a0, L_0x7fc51d9516b0, C4<1>, C4<1>;
L_0x7fc51d951220 .functor OR 1, L_0x7fc51d951080, L_0x7fc51d951190, C4<0>, C4<0>;
v0x7fc51d930890_0 .net *"_s0", 2 0, L_0x7fc51d950eb0;  1 drivers
v0x7fc51d930930_0 .net *"_s10", 0 0, L_0x7fc51d951190;  1 drivers
v0x7fc51d9309d0_0 .net *"_s4", 0 0, L_0x7fc51d950610;  1 drivers
v0x7fc51d930a80_0 .net *"_s6", 0 0, L_0x7fc51d950fd0;  1 drivers
v0x7fc51d930b30_0 .net *"_s8", 0 0, L_0x7fc51d951080;  1 drivers
v0x7fc51d930c20_0 .net "a", 0 0, L_0x7fc51d951380;  1 drivers
v0x7fc51d930cc0_0 .net "b", 0 0, L_0x7fc51d9514a0;  1 drivers
v0x7fc51d930d60_0 .net "cin", 0 0, L_0x7fc51d9516b0;  1 drivers
v0x7fc51d930e00_0 .net "cout", 0 0, L_0x7fc51d951220;  1 drivers
v0x7fc51d930f10_0 .net "sum", 0 0, L_0x7fc51d950b60;  1 drivers
L_0x7fc51d950eb0 .concat [ 1 1 1 0], L_0x7fc51d9516b0, L_0x7fc51d9514a0, L_0x7fc51d951380;
L_0x7fc51d950b60 .reduce/xor L_0x7fc51d950eb0;
S_0x7fc51d931020 .scope generate, "loop_gen_block[10]" "loop_gen_block[10]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d9311d0 .param/l "i" 0 5 19, +C4<01010>;
S_0x7fc51d931250 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d931020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d9517f0 .functor AND 1, L_0x7fc51d951c90, L_0x7fc51d951eb0, C4<1>, C4<1>;
L_0x7fc51d9518e0 .functor AND 1, L_0x7fc51d951c90, L_0x7fc51d9515c0, C4<1>, C4<1>;
L_0x7fc51d951990 .functor OR 1, L_0x7fc51d9517f0, L_0x7fc51d9518e0, C4<0>, C4<0>;
L_0x7fc51d951aa0 .functor AND 1, L_0x7fc51d951eb0, L_0x7fc51d9515c0, C4<1>, C4<1>;
L_0x7fc51d951b30 .functor OR 1, L_0x7fc51d951990, L_0x7fc51d951aa0, C4<0>, C4<0>;
v0x7fc51d9314b0_0 .net *"_s0", 2 0, L_0x7fc51d950dd0;  1 drivers
v0x7fc51d931550_0 .net *"_s10", 0 0, L_0x7fc51d951aa0;  1 drivers
v0x7fc51d9315f0_0 .net *"_s4", 0 0, L_0x7fc51d9517f0;  1 drivers
v0x7fc51d9316a0_0 .net *"_s6", 0 0, L_0x7fc51d9518e0;  1 drivers
v0x7fc51d931750_0 .net *"_s8", 0 0, L_0x7fc51d951990;  1 drivers
v0x7fc51d931840_0 .net "a", 0 0, L_0x7fc51d951c90;  1 drivers
v0x7fc51d9318e0_0 .net "b", 0 0, L_0x7fc51d951eb0;  1 drivers
v0x7fc51d931980_0 .net "cin", 0 0, L_0x7fc51d9515c0;  1 drivers
v0x7fc51d931a20_0 .net "cout", 0 0, L_0x7fc51d951b30;  1 drivers
v0x7fc51d931b30_0 .net "sum", 0 0, L_0x7fc51d951750;  1 drivers
L_0x7fc51d950dd0 .concat [ 1 1 1 0], L_0x7fc51d9515c0, L_0x7fc51d951eb0, L_0x7fc51d951c90;
L_0x7fc51d951750 .reduce/xor L_0x7fc51d950dd0;
S_0x7fc51d931c40 .scope generate, "loop_gen_block[11]" "loop_gen_block[11]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d931df0 .param/l "i" 0 5 19, +C4<01011>;
S_0x7fc51d931e70 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d931c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d951860 .functor AND 1, L_0x7fc51d9525d0, L_0x7fc51d9526f0, C4<1>, C4<1>;
L_0x7fc51d952240 .functor AND 1, L_0x7fc51d9525d0, L_0x7fc51d952050, C4<1>, C4<1>;
L_0x7fc51d9522f0 .functor OR 1, L_0x7fc51d951860, L_0x7fc51d952240, C4<0>, C4<0>;
L_0x7fc51d9523e0 .functor AND 1, L_0x7fc51d9526f0, L_0x7fc51d952050, C4<1>, C4<1>;
L_0x7fc51d952470 .functor OR 1, L_0x7fc51d9522f0, L_0x7fc51d9523e0, C4<0>, C4<0>;
v0x7fc51d9320d0_0 .net *"_s0", 2 0, L_0x7fc51d951db0;  1 drivers
v0x7fc51d932170_0 .net *"_s10", 0 0, L_0x7fc51d9523e0;  1 drivers
v0x7fc51d932210_0 .net *"_s4", 0 0, L_0x7fc51d951860;  1 drivers
v0x7fc51d9322c0_0 .net *"_s6", 0 0, L_0x7fc51d952240;  1 drivers
v0x7fc51d932370_0 .net *"_s8", 0 0, L_0x7fc51d9522f0;  1 drivers
v0x7fc51d932460_0 .net "a", 0 0, L_0x7fc51d9525d0;  1 drivers
v0x7fc51d932500_0 .net "b", 0 0, L_0x7fc51d9526f0;  1 drivers
v0x7fc51d9325a0_0 .net "cin", 0 0, L_0x7fc51d952050;  1 drivers
v0x7fc51d932640_0 .net "cout", 0 0, L_0x7fc51d952470;  1 drivers
v0x7fc51d932750_0 .net "sum", 0 0, L_0x7fc51d952160;  1 drivers
L_0x7fc51d951db0 .concat [ 1 1 1 0], L_0x7fc51d952050, L_0x7fc51d9526f0, L_0x7fc51d9525d0;
L_0x7fc51d952160 .reduce/xor L_0x7fc51d951db0;
S_0x7fc51d932860 .scope generate, "loop_gen_block[12]" "loop_gen_block[12]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d932a10 .param/l "i" 0 5 19, +C4<01100>;
S_0x7fc51d932a90 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d932860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d9520f0 .functor AND 1, L_0x7fc51d952ee0, L_0x7fc51d952810, C4<1>, C4<1>;
L_0x7fc51d952b30 .functor AND 1, L_0x7fc51d952ee0, L_0x7fc51d953130, C4<1>, C4<1>;
L_0x7fc51d952be0 .functor OR 1, L_0x7fc51d9520f0, L_0x7fc51d952b30, C4<0>, C4<0>;
L_0x7fc51d952cf0 .functor AND 1, L_0x7fc51d952810, L_0x7fc51d953130, C4<1>, C4<1>;
L_0x7fc51d952d80 .functor OR 1, L_0x7fc51d952be0, L_0x7fc51d952cf0, C4<0>, C4<0>;
v0x7fc51d932cf0_0 .net *"_s0", 2 0, L_0x7fc51d9529b0;  1 drivers
v0x7fc51d932d90_0 .net *"_s10", 0 0, L_0x7fc51d952cf0;  1 drivers
v0x7fc51d932e30_0 .net *"_s4", 0 0, L_0x7fc51d9520f0;  1 drivers
v0x7fc51d932ee0_0 .net *"_s6", 0 0, L_0x7fc51d952b30;  1 drivers
v0x7fc51d932f90_0 .net *"_s8", 0 0, L_0x7fc51d952be0;  1 drivers
v0x7fc51d933080_0 .net "a", 0 0, L_0x7fc51d952ee0;  1 drivers
v0x7fc51d933120_0 .net "b", 0 0, L_0x7fc51d952810;  1 drivers
v0x7fc51d9331c0_0 .net "cin", 0 0, L_0x7fc51d953130;  1 drivers
v0x7fc51d933260_0 .net "cout", 0 0, L_0x7fc51d952d80;  1 drivers
v0x7fc51d933370_0 .net "sum", 0 0, L_0x7fc51d952a50;  1 drivers
L_0x7fc51d9529b0 .concat [ 1 1 1 0], L_0x7fc51d953130, L_0x7fc51d952810, L_0x7fc51d952ee0;
L_0x7fc51d952a50 .reduce/xor L_0x7fc51d9529b0;
S_0x7fc51d933480 .scope generate, "loop_gen_block[13]" "loop_gen_block[13]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d933630 .param/l "i" 0 5 19, +C4<01101>;
S_0x7fc51d9336b0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d933480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d9530a0 .functor AND 1, L_0x7fc51d953800, L_0x7fc51d953920, C4<1>, C4<1>;
L_0x7fc51d953470 .functor AND 1, L_0x7fc51d953800, L_0x7fc51d953250, C4<1>, C4<1>;
L_0x7fc51d953520 .functor OR 1, L_0x7fc51d9530a0, L_0x7fc51d953470, C4<0>, C4<0>;
L_0x7fc51d953610 .functor AND 1, L_0x7fc51d953920, L_0x7fc51d953250, C4<1>, C4<1>;
L_0x7fc51d9536a0 .functor OR 1, L_0x7fc51d953520, L_0x7fc51d953610, C4<0>, C4<0>;
v0x7fc51d933910_0 .net *"_s0", 2 0, L_0x7fc51d953000;  1 drivers
v0x7fc51d9339b0_0 .net *"_s10", 0 0, L_0x7fc51d953610;  1 drivers
v0x7fc51d933a50_0 .net *"_s4", 0 0, L_0x7fc51d9530a0;  1 drivers
v0x7fc51d933b00_0 .net *"_s6", 0 0, L_0x7fc51d953470;  1 drivers
v0x7fc51d933bb0_0 .net *"_s8", 0 0, L_0x7fc51d953520;  1 drivers
v0x7fc51d933ca0_0 .net "a", 0 0, L_0x7fc51d953800;  1 drivers
v0x7fc51d933d40_0 .net "b", 0 0, L_0x7fc51d953920;  1 drivers
v0x7fc51d933de0_0 .net "cin", 0 0, L_0x7fc51d953250;  1 drivers
v0x7fc51d933e80_0 .net "cout", 0 0, L_0x7fc51d9536a0;  1 drivers
v0x7fc51d933f90_0 .net "sum", 0 0, L_0x7fc51d953390;  1 drivers
L_0x7fc51d953000 .concat [ 1 1 1 0], L_0x7fc51d953250, L_0x7fc51d953920, L_0x7fc51d953800;
L_0x7fc51d953390 .reduce/xor L_0x7fc51d953000;
S_0x7fc51d9340a0 .scope generate, "loop_gen_block[14]" "loop_gen_block[14]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d934250 .param/l "i" 0 5 19, +C4<01110>;
S_0x7fc51d9342d0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d9340a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d953cd0 .functor AND 1, L_0x7fc51d954110, L_0x7fc51d953a40, C4<1>, C4<1>;
L_0x7fc51d953d80 .functor AND 1, L_0x7fc51d954110, L_0x7fc51d954390, C4<1>, C4<1>;
L_0x7fc51d953e30 .functor OR 1, L_0x7fc51d953cd0, L_0x7fc51d953d80, C4<0>, C4<0>;
L_0x7fc51d953f20 .functor AND 1, L_0x7fc51d953a40, L_0x7fc51d954390, C4<1>, C4<1>;
L_0x7fc51d953fb0 .functor OR 1, L_0x7fc51d953e30, L_0x7fc51d953f20, C4<0>, C4<0>;
v0x7fc51d934530_0 .net *"_s0", 2 0, L_0x7fc51d953b90;  1 drivers
v0x7fc51d9345d0_0 .net *"_s10", 0 0, L_0x7fc51d953f20;  1 drivers
v0x7fc51d934670_0 .net *"_s4", 0 0, L_0x7fc51d953cd0;  1 drivers
v0x7fc51d934720_0 .net *"_s6", 0 0, L_0x7fc51d953d80;  1 drivers
v0x7fc51d9347d0_0 .net *"_s8", 0 0, L_0x7fc51d953e30;  1 drivers
v0x7fc51d9348c0_0 .net "a", 0 0, L_0x7fc51d954110;  1 drivers
v0x7fc51d934960_0 .net "b", 0 0, L_0x7fc51d953a40;  1 drivers
v0x7fc51d934a00_0 .net "cin", 0 0, L_0x7fc51d954390;  1 drivers
v0x7fc51d934aa0_0 .net "cout", 0 0, L_0x7fc51d953fb0;  1 drivers
v0x7fc51d934bb0_0 .net "sum", 0 0, L_0x7fc51d953c30;  1 drivers
L_0x7fc51d953b90 .concat [ 1 1 1 0], L_0x7fc51d954390, L_0x7fc51d953a40, L_0x7fc51d954110;
L_0x7fc51d953c30 .reduce/xor L_0x7fc51d953b90;
S_0x7fc51d934cc0 .scope generate, "loop_gen_block[15]" "loop_gen_block[15]" 5 19, 5 19 0, S_0x7fc51d929300;
 .timescale 0 0;
P_0x7fc51d934e70 .param/l "i" 0 5 19, +C4<01111>;
S_0x7fc51d934ef0 .scope module, "my_adder" "FULL_ADDER" 5 20, 6 5 0, S_0x7fc51d934cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7fc51d954620 .functor AND 1, L_0x7fc51d954f70, L_0x7fc51d9544b0, C4<1>, C4<1>;
L_0x7fc51d954690 .functor AND 1, L_0x7fc51d954f70, L_0x7fc51d9501f0, C4<1>, C4<1>;
L_0x7fc51d954740 .functor OR 1, L_0x7fc51d954620, L_0x7fc51d954690, C4<0>, C4<0>;
L_0x7fc51d954850 .functor AND 1, L_0x7fc51d9544b0, L_0x7fc51d9501f0, C4<1>, C4<1>;
L_0x7fc51d9548e0 .functor OR 1, L_0x7fc51d954740, L_0x7fc51d954850, C4<0>, C4<0>;
v0x7fc51d935150_0 .net *"_s0", 2 0, L_0x7fc51d954230;  1 drivers
v0x7fc51d9351f0_0 .net *"_s10", 0 0, L_0x7fc51d954850;  1 drivers
v0x7fc51d935290_0 .net *"_s4", 0 0, L_0x7fc51d954620;  1 drivers
v0x7fc51d935340_0 .net *"_s6", 0 0, L_0x7fc51d954690;  1 drivers
v0x7fc51d9353f0_0 .net *"_s8", 0 0, L_0x7fc51d954740;  1 drivers
v0x7fc51d9354e0_0 .net "a", 0 0, L_0x7fc51d954f70;  1 drivers
v0x7fc51d935580_0 .net "b", 0 0, L_0x7fc51d9544b0;  1 drivers
v0x7fc51d935620_0 .net "cin", 0 0, L_0x7fc51d9501f0;  1 drivers
v0x7fc51d9356c0_0 .net "cout", 0 0, L_0x7fc51d9548e0;  1 drivers
v0x7fc51d9357d0_0 .net "sum", 0 0, L_0x7fc51d9542d0;  1 drivers
L_0x7fc51d954230 .concat [ 1 1 1 0], L_0x7fc51d9501f0, L_0x7fc51d9544b0, L_0x7fc51d954f70;
L_0x7fc51d9542d0 .reduce/xor L_0x7fc51d954230;
S_0x7fc51d9364d0 .scope module, "c" "MULTIPLIER_N_BIT" 4 52, 8 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x7fc51d9366a0 .param/l "MSB" 1 8 3, +C4<000000000000000000000000000001111>;
P_0x7fc51d9366e0 .param/l "size" 0 8 2, +C4<00000000000000000000000000010000>;
L_0x7fc51d956550 .functor XNOR 1, L_0x7fc51d9563d0, L_0x7fc51d956470, C4<0>, C4<0>;
L_0x7fc51d9567d0 .functor XOR 1, L_0x7fc51d956640, L_0x7fc51d9566e0, C4<0>, C4<0>;
L_0x7fc51d956880 .functor AND 1, L_0x7fc51d956550, L_0x7fc51d9567d0, C4<1>, C4<1>;
L_0x10c545758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc51d9368d0_0 .net *"_s10", 0 0, L_0x10c545758;  1 drivers
v0x7fc51d936960_0 .net *"_s12", 16 0, L_0x7fc51d9562b0;  1 drivers
v0x7fc51d9369f0_0 .net *"_s14", 0 0, L_0x7fc51d9563d0;  1 drivers
v0x7fc51d936a90_0 .net *"_s16", 0 0, L_0x7fc51d956470;  1 drivers
v0x7fc51d936b40_0 .net *"_s17", 0 0, L_0x7fc51d956550;  1 drivers
v0x7fc51d936c20_0 .net *"_s20", 0 0, L_0x7fc51d956640;  1 drivers
v0x7fc51d936cd0_0 .net *"_s22", 0 0, L_0x7fc51d9566e0;  1 drivers
v0x7fc51d936d80_0 .net *"_s23", 0 0, L_0x7fc51d9567d0;  1 drivers
v0x7fc51d936e30_0 .net *"_s3", 16 0, L_0x7fc51d9560f0;  1 drivers
L_0x10c545710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc51d936f40_0 .net *"_s6", 0 0, L_0x10c545710;  1 drivers
v0x7fc51d936ff0_0 .net *"_s7", 16 0, L_0x7fc51d9561d0;  1 drivers
v0x7fc51d9370a0_0 .net "cout", 0 0, L_0x7fc51d955f70;  1 drivers
v0x7fc51d937140_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d9371e0_0 .net "in_b", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d937280_0 .net "out", 15 0, L_0x7fc51d956010;  alias, 1 drivers
v0x7fc51d937330_0 .net "overflow", 0 0, L_0x7fc51d956880;  1 drivers
L_0x7fc51d955f70 .part L_0x7fc51d9562b0, 16, 1;
L_0x7fc51d956010 .part L_0x7fc51d9562b0, 0, 16;
L_0x7fc51d9560f0 .concat [ 16 1 0 0], v0x7fc51d93bdb0_0, L_0x10c545710;
L_0x7fc51d9561d0 .concat [ 16 1 0 0], v0x7fc51d93bf80_0, L_0x10c545758;
L_0x7fc51d9562b0 .arith/mult 17, L_0x7fc51d9560f0, L_0x7fc51d9561d0;
L_0x7fc51d9563d0 .part v0x7fc51d93bdb0_0, 15, 1;
L_0x7fc51d956470 .part v0x7fc51d93bf80_0, 15, 1;
L_0x7fc51d956640 .part v0x7fc51d93bdb0_0, 15, 1;
L_0x7fc51d9566e0 .part L_0x7fc51d956010, 15, 1;
S_0x7fc51d937450 .scope module, "d" "OR_BITWISE_N_BIT" 4 53, 9 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7fc51d937600 .param/l "size" 0 9 2, +C4<00000000000000000000000000010000>;
L_0x7fc51d956a90 .functor OR 16, v0x7fc51d93bdb0_0, v0x7fc51d93bf80_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc51d937750_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d9377f0_0 .net "in_b", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d937890_0 .net "out", 15 0, L_0x7fc51d956a90;  alias, 1 drivers
S_0x7fc51d937960 .scope module, "e" "AND_BITWISE_N_BIT" 4 54, 10 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7fc51d937b50 .param/l "size" 0 10 2, +C4<00000000000000000000000000010000>;
L_0x7fc51d956b40 .functor AND 16, v0x7fc51d93bdb0_0, v0x7fc51d93bf80_0, C4<1111111111111111>, C4<1111111111111111>;
v0x7fc51d937ca0_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d937d50_0 .net "in_b", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d937df0_0 .net "out", 15 0, L_0x7fc51d956b40;  alias, 1 drivers
S_0x7fc51d937ec0 .scope module, "f" "XOR_BITWISE_N_BIT" 4 55, 11 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in_a"
    .port_info 2 /INPUT 16 "in_b"
P_0x7fc51d938070 .param/l "size" 0 11 2, +C4<00000000000000000000000000010000>;
L_0x7fc51d956bf0 .functor XOR 16, v0x7fc51d93bdb0_0, v0x7fc51d93bf80_0, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc51d9381e0_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d938290_0 .net "in_b", 15 0, v0x7fc51d93bf80_0;  alias, 1 drivers
v0x7fc51d938330_0 .net "out", 15 0, L_0x7fc51d956bf0;  alias, 1 drivers
S_0x7fc51d9383c0 .scope module, "g" "RIGHT_SHIFTER_N_BIT" 4 56, 12 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7fc51d938570 .param/l "m" 0 12 3, +C4<00000000000000000000000000000101>;
P_0x7fc51d9385b0 .param/l "size" 0 12 2, +C4<00000000000000000000000000010000>;
v0x7fc51d938790_0 .net *"_s2", 31 0, L_0x7fc51d956d80;  1 drivers
L_0x10c5457a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d938850_0 .net *"_s5", 26 0, L_0x10c5457a0;  1 drivers
L_0x10c5457e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc51d9388f0_0 .net/2u *"_s6", 31 0, L_0x10c5457e8;  1 drivers
v0x7fc51d938980_0 .net *"_s8", 31 0, L_0x7fc51d956e60;  1 drivers
v0x7fc51d938a10_0 .net "cout", 0 0, L_0x7fc51d956fa0;  1 drivers
v0x7fc51d938ae0_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d938b70_0 .net "out", 15 0, L_0x7fc51d956ca0;  alias, 1 drivers
v0x7fc51d938c20_0 .net "shift", 4 0, v0x7fc51d93ad30_0;  alias, 1 drivers
L_0x7fc51d956ca0 .shift/r 16, v0x7fc51d93bdb0_0, v0x7fc51d93ad30_0;
L_0x7fc51d956d80 .concat [ 5 27 0 0], v0x7fc51d93ad30_0, L_0x10c5457a0;
L_0x7fc51d956e60 .arith/sub 32, L_0x7fc51d956d80, L_0x10c5457e8;
L_0x7fc51d956fa0 .part/v v0x7fc51d93bdb0_0, L_0x7fc51d956e60, 1;
S_0x7fc51d938d10 .scope module, "h" "LEFT_SHIFTER_N_BIT" 4 57, 13 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7fc51d938ec0 .param/l "m" 0 13 3, +C4<00000000000000000000000000000101>;
P_0x7fc51d938f00 .param/l "size" 0 13 2, +C4<00000000000000000000000000010000>;
L_0x10c545830 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d9390e0_0 .net/2u *"_s2", 31 0, L_0x10c545830;  1 drivers
v0x7fc51d9391a0_0 .net *"_s4", 31 0, L_0x7fc51d957160;  1 drivers
L_0x10c545878 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d939240_0 .net *"_s7", 26 0, L_0x10c545878;  1 drivers
v0x7fc51d9392d0_0 .net *"_s8", 31 0, L_0x7fc51d957300;  1 drivers
v0x7fc51d939360_0 .net "cout", 0 0, L_0x7fc51d957400;  1 drivers
v0x7fc51d939430_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d9395c0_0 .net "out", 15 0, L_0x7fc51d957080;  alias, 1 drivers
v0x7fc51d939650_0 .net "shift", 4 0, v0x7fc51d93ad30_0;  alias, 1 drivers
L_0x7fc51d957080 .shift/l 16, v0x7fc51d93bdb0_0, v0x7fc51d93ad30_0;
L_0x7fc51d957160 .concat [ 5 27 0 0], v0x7fc51d93ad30_0, L_0x10c545878;
L_0x7fc51d957300 .arith/sub 32, L_0x10c545830, L_0x7fc51d957160;
L_0x7fc51d957400 .part/v v0x7fc51d93bdb0_0, L_0x7fc51d957300, 1;
S_0x7fc51d939710 .scope module, "i" "RIGHT_ROTATER_N_BIT" 4 58, 14 1 0, S_0x7fc51d90c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 16 "out"
    .port_info 2 /INPUT 16 "in_a"
    .port_info 3 /INPUT 5 "shift"
P_0x7fc51d939940 .param/l "m" 0 14 3, +C4<00000000000000000000000000000101>;
P_0x7fc51d939980 .param/l "size" 0 14 2, +C4<00000000000000000000000000010000>;
v0x7fc51d939b00_0 .net *"_s1", 4 0, L_0x7fc51d9574e0;  1 drivers
v0x7fc51d939bb0_0 .net *"_s3", 10 0, L_0x7fc51d957580;  1 drivers
v0x7fc51d939c50_0 .net "cout", 0 0, L_0x7fc51d957780;  1 drivers
v0x7fc51d939ce0_0 .net "in_a", 15 0, v0x7fc51d93bdb0_0;  alias, 1 drivers
v0x7fc51d939d70_0 .net "out", 15 0, L_0x7fc51d957620;  alias, 1 drivers
o0x10c519ae8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fc51d939e20_0 .net "shift", 4 0, o0x10c519ae8;  0 drivers
L_0x7fc51d9574e0 .part v0x7fc51d93bdb0_0, 0, 5;
L_0x7fc51d957580 .part v0x7fc51d93bdb0_0, 5, 11;
L_0x7fc51d957620 .concat [ 11 5 0 0], L_0x7fc51d957580, L_0x7fc51d9574e0;
L_0x7fc51d957780 .part v0x7fc51d93bdb0_0, 4, 1;
S_0x7fc51d93aaa0 .scope module, "DECODER" "DECODER" 3 106, 15 18 0, S_0x7fc51d90bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "raw_instruction"
    .port_info 1 /OUTPUT 2 "condition"
    .port_info 2 /OUTPUT 4 "op_code"
    .port_info 3 /OUTPUT 3 "dest_reg"
    .port_info 4 /OUTPUT 3 "source_reg_one"
    .port_info 5 /OUTPUT 3 "source_reg_two"
    .port_info 6 /OUTPUT 5 "bits_to_shift"
    .port_info 7 /INPUT 1 "clk"
v0x7fc51d93ad30_0 .var "bits_to_shift", 4 0;
v0x7fc51d93ade0_0 .net "clk", 0 0, L_0x7fc51d940d10;  alias, 1 drivers
v0x7fc51d93ae80_0 .var "condition", 1 0;
v0x7fc51d93af40_0 .var "dest_reg", 2 0;
v0x7fc51d93aff0_0 .var "op_code", 3 0;
v0x7fc51d93b0d0_0 .net "raw_instruction", 15 0, L_0x7fc51d957da0;  alias, 1 drivers
v0x7fc51d93b170_0 .var "source_reg_one", 2 0;
v0x7fc51d93b220_0 .var "source_reg_two", 2 0;
E_0x7fc51d93ad00 .event posedge, v0x7fc51d93ade0_0;
S_0x7fc51d93b390 .scope module, "RAM_i" "RAM" 3 134, 16 1 0, S_0x7fc51d90bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 3 "out_data_1_sel"
    .port_info 2 /INPUT 3 "out_data_2_sel"
    .port_info 3 /INPUT 3 "in_data_1_sel"
    .port_info 4 /OUTPUT 16 "out_data_1"
    .port_info 5 /OUTPUT 16 "out_data_2"
    .port_info 6 /INPUT 16 "in_data_1"
    .port_info 7 /INPUT 1 "ce"
    .port_info 8 /INPUT 1 "rr"
    .port_info 9 /INPUT 1 "clk"
P_0x7fc51d93b560 .param/l "add_length" 0 16 16, +C4<00000000000000000000000000000011>;
P_0x7fc51d93b5a0 .param/l "mem_length" 0 16 15, +C4<00000000000000000000000000001000>;
P_0x7fc51d93b5e0 .param/l "mem_width" 0 16 14, +C4<00000000000000000000000000010000>;
v0x7fc51d93b940_0 .net "ce", 0 0, v0x7fc51d93eeb0_0;  1 drivers
o0x10c51a298 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc51d93b9f0_0 .net "clk", 0 0, o0x10c51a298;  0 drivers
v0x7fc51d93ba90_0 .var/i "i", 31 0;
v0x7fc51d93bb20_0 .net "in_data_1", 15 0, v0x7fc51d939f10_0;  alias, 1 drivers
o0x10c51a2f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fc51d93bbb0_0 .net "in_data_1_sel", 2 0, o0x10c51a2f8;  0 drivers
v0x7fc51d93bc80_0 .net "load", 0 0, v0x7fc51d93eab0_0;  1 drivers
v0x7fc51d93bd10 .array "mem", 7 0, 15 0;
v0x7fc51d93bdb0_0 .var "out_data_1", 15 0;
v0x7fc51d93be50_0 .net "out_data_1_sel", 2 0, v0x7fc51d93b170_0;  alias, 1 drivers
v0x7fc51d93bf80_0 .var "out_data_2", 15 0;
v0x7fc51d93c010_0 .net "out_data_2_sel", 2 0, v0x7fc51d93b220_0;  alias, 1 drivers
v0x7fc51d93c0a0_0 .net "rr", 0 0, L_0x7fc51d940300;  alias, 1 drivers
E_0x7fc51d93b8c0 .event posedge, v0x7fc51d93bc80_0;
E_0x7fc51d93b900 .event posedge, v0x7fc51d93b9f0_0;
S_0x7fc51d93c200 .scope module, "ROM" "ROM" 3 104, 17 3 0, S_0x7fc51d90bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address"
    .port_info 1 /OUTPUT 16 "data"
    .port_info 2 /INPUT 1 "ce"
P_0x7fc51d93c360 .param/l "add_length" 0 17 11, +C4<00000000000000000000000000000011>;
P_0x7fc51d93c3a0 .param/l "mem_length" 0 17 10, +C4<00000000000000000000000000010000>;
P_0x7fc51d93c3e0 .param/l "mem_width" 0 17 9, +C4<00000000000000000000000000010000>;
L_0x7fc51d957da0 .functor BUFT 16, L_0x7fc51d941810, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc51d93c630_0 .net *"_s0", 15 0, L_0x7fc51d941810;  1 drivers
v0x7fc51d93c6f0_0 .net *"_s2", 5 0, L_0x7fc51d9418b0;  1 drivers
L_0x10c5455a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93c790_0 .net *"_s5", 2 0, L_0x10c5455a8;  1 drivers
v0x7fc51d93c820_0 .net "address", 2 0, v0x7fc51d93ee00_0;  alias, 1 drivers
L_0x10c5455f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc51d93c8b0_0 .net "ce", 0 0, L_0x10c5455f0;  1 drivers
v0x7fc51d93c980_0 .net "data", 15 0, L_0x7fc51d957da0;  alias, 1 drivers
v0x7fc51d93ca10 .array "mem", 15 0, 15 0;
L_0x7fc51d941810 .array/port v0x7fc51d93ca10, L_0x7fc51d9418b0;
L_0x7fc51d9418b0 .concat [ 3 3 0 0], v0x7fc51d93ee00_0, L_0x10c5455a8;
    .scope S_0x7fc51d93c200;
T_0 ;
    %vpi_call 17 25 "$readmemb", "data.txt", v0x7fc51d93ca10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc51d93aaa0;
T_1 ;
    %wait E_0x7fc51d93ad00;
    %load/vec4 v0x7fc51d93b0d0_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x7fc51d93ae80_0, 0;
    %load/vec4 v0x7fc51d93b0d0_0;
    %parti/s 4, 10, 5;
    %assign/vec4 v0x7fc51d93aff0_0, 0;
    %load/vec4 v0x7fc51d93b0d0_0;
    %parti/s 3, 7, 4;
    %assign/vec4 v0x7fc51d93af40_0, 0;
    %load/vec4 v0x7fc51d93b0d0_0;
    %parti/s 3, 4, 4;
    %assign/vec4 v0x7fc51d93b170_0, 0;
    %load/vec4 v0x7fc51d93b0d0_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x7fc51d93b220_0, 0;
    %load/vec4 v0x7fc51d93b0d0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %assign/vec4 v0x7fc51d93ad30_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc51d90c110;
T_2 ;
    %wait E_0x7fc51d900880;
    %load/vec4 v0x7fc51d93a690_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fc51d93a1a0, 4;
    %store/vec4 v0x7fc51d939f10_0, 0, 16;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc51d90c110;
T_3 ;
    %wait E_0x7fc51d900880;
    %load/vec4 v0x7fc51d93a690_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fc51d93a460_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fc51d93a3d0_0, 0, 1;
    %load/vec4 v0x7fc51d93a7c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fc51d93a720_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc51d93a690_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc51d93a690_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fc51d93a460_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fc51d93a3d0_0, 0, 1;
    %load/vec4 v0x7fc51d93a7c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fc51d93a720_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fc51d93a690_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fc51d93a460_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7fc51d93a3d0_0, 0, 1;
    %load/vec4 v0x7fc51d93a7c0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7fc51d93a720_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fc51d93a690_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fc51d93a460_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fc51d93a3d0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fc51d93a690_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7fc51d93a460_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7fc51d93a3d0_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fc51d93a690_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x7fc51d93a460_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7fc51d93a3d0_0, 0, 1;
T_3.10 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc51d93b390;
T_4 ;
    %wait E_0x7fc51d93b900;
    %load/vec4 v0x7fc51d93b940_0;
    %load/vec4 v0x7fc51d93c0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fc51d93bb20_0;
    %load/vec4 v0x7fc51d93bbb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fc51d93bd10, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc51d93b390;
T_5 ;
    %wait E_0x7fc51d93b900;
    %load/vec4 v0x7fc51d93b940_0;
    %load/vec4 v0x7fc51d93c0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x7fc51d93be50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fc51d93bd10, 4;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x7fc51d93bdb0_0, 0, 16;
    %load/vec4 v0x7fc51d93b940_0;
    %load/vec4 v0x7fc51d93c0a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x7fc51d93c010_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fc51d93bd10, 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v0x7fc51d93bf80_0, 0, 16;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc51d93b390;
T_6 ;
    %wait E_0x7fc51d93b8c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc51d93ba90_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fc51d93ba90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x7fc51d93ba90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7fc51d93ba90_0;
    %store/vec4a v0x7fc51d93bd10, 4, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fc51d93ba90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fc51d93bd10, 4;
    %addi 1, 0, 16;
    %ix/getv/s 4, v0x7fc51d93ba90_0;
    %store/vec4a v0x7fc51d93bd10, 4, 0;
T_6.3 ;
    %load/vec4 v0x7fc51d93ba90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc51d93ba90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc51d90bc10;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc51d93eeb0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fc51d90bc10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc51d93eab0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fc51d90bc10;
T_9 ;
    %wait E_0x7fc51d900ae0;
    %load/vec4 v0x7fc51d93ec10_0;
    %assign/vec4 v0x7fc51d93e830_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fc51d90bc10;
T_10 ;
    %wait E_0x7fc51d9002e0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc51d93ee00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc51d93e830_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc51d93eab0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc51d90bc10;
T_11 ;
    %wait E_0x7fc51d9042c0;
    %load/vec4 v0x7fc51d93ee00_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fc51d93ee00_0, 0, 3;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fc51d90bc10;
T_12 ;
    %vpi_call 3 147 "$monitor", $time, "current_state=%d", v0x7fc51d93e830_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fc51d90bab0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc51d93f730_0, 0, 1;
T_13.0 ;
    %delay 2, 0;
    %load/vec4 v0x7fc51d93f730_0;
    %inv;
    %store/vec4 v0x7fc51d93f730_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x7fc51d90bab0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc51d93fd70_0, 0, 1;
    %vpi_func 2 27 "$fopen" 32, "CPU.txt", "w" {0 0 0};
    %store/vec4 v0x7fc51d93f880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc51d93fc60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc51d93fc60_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc51d93fd70_0, 0, 1;
    %delay 2, 0;
    %end;
    .thread T_14;
    .scope S_0x7fc51d90bab0;
T_15 ;
    %vpi_call 2 39 "$monitor", $time, "      clk= %b, raw_instruction=%b, CS=%d, pc=%d, op_code=%b, source_reg_one=%b, ram_out_data_1=%b, ram_in_data_1=%b", v0x7fc51d93f730_0, v0x7fc51d93fbd0_0, v0x7fc51d93f7f0_0, v0x7fc51d93f9a0_0, v0x7fc51d93f910_0, v0x7fc51d93fe00_0, v0x7fc51d93fb40_0, v0x7fc51d93fab0_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fc51d90bab0;
T_16 ;
    %wait E_0x7fc51d904560;
    %delay 1, 0;
    %vpi_call 2 44 "$fwrite", v0x7fc51d93f880_0, "clk= %b, raw_instruction=%b, CS=%d\012", v0x7fc51d93f730_0, v0x7fc51d93fbd0_0, v0x7fc51d93f7f0_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc51d90bab0;
T_17 ;
    %wait E_0x7fc51d9066e0;
    %vpi_call 2 48 "$fclose", v0x7fc51d93f880_0 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_TB.v";
    "./CPU.v";
    "./ALU/ALU.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/ADDER_N_BIT//ADDER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/FULL_ADDER//FULL_ADDER.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/SUBTRACTOR_N_BIT//SUBTRACTOR_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/MULTIPLIER_N_BIT//MULTIPLIER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/OR_BITWISE_N_BIT//OR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/AND_BITWISE_N_BIT//AND_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/XOR_BITWISE_N_BIT//XOR_BITWISE_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_SHIFTER_N_BIT//RIGHT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/LEFT_SHIFTER_N_BIT//LEFT_SHIFTER_N_BIT.v";
    "/Users/loreliegordon/Documents/UBCO/UBCO Year 4/ENGR 468 Advanced Digital Systems//Processor-Verilog/src/ALU/RIGHT_ROTATER_N_BIT//RIGHT_ROTATER_N_BIT.v";
    "./DECODER.v";
    "./RAM/RAM.v";
    "./ROM/ROM.v";
