{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761753499507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761753499507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 10:58:19 2025 " "Processing started: Wed Oct 29 10:58:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761753499507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753499507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color -c color " "Command: quartus_map --read_settings_files=on --write_settings_files=off color -c color" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753499507 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1761753499708 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1761753499708 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761753499871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761753499872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/vgaClock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505604 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "null color.v(121) " "Verilog HDL Declaration warning at color.v(121): \"null\" is SystemVerilog-2005 keyword" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 121 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1761753505606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.v 3 3 " "Found 3 design units, including 3 entities, in source file color.v" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505606 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock1280x800 " "Found entity 2: clock1280x800" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505606 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller_1280x800 " "Found entity 3: vga_controller_1280x800" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file font_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_renderer " "Found entity 1: font_renderer" {  } { { "font_renderer.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_renderer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761753505608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753505608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "color " "Elaborating entity \"color\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761753505649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 color.v(90) " "Verilog HDL assignment warning at color.v(90): truncated value with size 32 to match size of target (4)" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761753505654 "|color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 color.v(94) " "Verilog HDL assignment warning at color.v(94): truncated value with size 32 to match size of target (4)" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761753505654 "|color"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 color.v(95) " "Verilog HDL assignment warning at color.v(95): truncated value with size 32 to match size of target (3)" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761753505654 "|color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje.data_a 0 color.v(69) " "Net \"mensaje.data_a\" at color.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761753505655 "|color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje.waddr_a 0 color.v(69) " "Net \"mensaje.waddr_a\" at color.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761753505655 "|color"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mensaje.we_a 0 color.v(69) " "Net \"mensaje.we_a\" at color.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761753505655 "|color"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1280x800 clock1280x800:vgaclock " "Elaborating entity \"clock1280x800\" for hierarchy \"clock1280x800:vgaclock\"" {  } { { "color.v" "vgaclock" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock clock1280x800:vgaclock\|vgaClock:clk " "Elaborating entity \"vgaClock\" for hierarchy \"clock1280x800:vgaclock\|vgaClock:clk\"" {  } { { "color.v" "clk" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0 clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0 " "Elaborating entity \"vgaClock_video_pll_0\" for hierarchy \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\"" {  } { { "vgaClock/synthesis/vgaClock.v" "video_pll_0" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/vgaClock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0_video_pll clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll " "Elaborating entity \"vgaClock_video_pll_0_video_pll\" for hierarchy \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "video_pll" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "altera_pll_i" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505738 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1761753505755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 83.333333 MHz " "Parameter \"output_clock_frequency1\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 32.894736 MHz " "Parameter \"output_clock_frequency2\" = \"32.894736 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761753505771 ""}  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761753505771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "reset_from_locked" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_1280x800 vga_controller_1280x800:ctrl " "Elaborating entity \"vga_controller_1280x800\" for hierarchy \"vga_controller_1280x800:ctrl\"" {  } { { "color.v" "ctrl" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color.v(166) " "Verilog HDL assignment warning at color.v(166): truncated value with size 32 to match size of target (10)" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761753505778 "|color|vga_controller_1280x800:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 color.v(168) " "Verilog HDL assignment warning at color.v(168): truncated value with size 32 to match size of target (11)" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761753505778 "|color|vga_controller_1280x800:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_renderer font_renderer:font_inst " "Elaborating entity \"font_renderer\" for hierarchy \"font_renderer:font_inst\"" {  } { { "color.v" "font_inst" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 font_renderer.v(18) " "Verilog HDL assignment warning at font_renderer.v(18): truncated value with size 12 to match size of target (11)" {  } { { "font_renderer.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_renderer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761753505785 "|color|font_renderer:font_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_renderer:font_inst\|font_rom:rom_inst " "Elaborating entity \"font_rom\" for hierarchy \"font_renderer:font_inst\|font_rom:rom_inst\"" {  } { { "font_renderer.v" "rom_inst" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_renderer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753505790 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1520 0 2047 font_rom.v(15) " "Verilog HDL warning at font_rom.v(15): number of words (1520) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "font_rom.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_rom.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1761753505794 "|color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 font_rom.v(12) " "Net \"mem.data_a\" at font_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761753505806 "|color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 font_rom.v(12) " "Net \"mem.waddr_a\" at font_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761753505806 "|color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 font_rom.v(12) " "Net \"mem.we_a\" at font_rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "font_rom.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761753505807 "|color|font_renderer:font_inst|font_rom:rom_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } } { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/vgaClock/synthesis/vgaClock.v" 18 0 0 } } { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 127 0 0 } } { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1761753506031 "|color|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1761753506031 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1761753506031 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mensaje " "RAM logic \"mensaje\" is uninferred due to inappropriate RAM size" {  } { { "color.v" "mensaje" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761753506211 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "font_renderer:font_inst\|font_rom:rom_inst\|mem " "RAM logic \"font_renderer:font_inst\|font_rom:rom_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "font_rom.v" "mem" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/font_rom.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761753506211 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761753506211 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/db/color.ram0_color_6584c78.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/db/color.ram0_color_6584c78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1761753506212 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/db/color.ram0_font_rom_e26a0106.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/db/color.ram0_font_rom_e26a0106.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1761753506220 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761753506373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761753506524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761753507246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761753507246 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1761753507328 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1761753507328 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761753507355 "|color|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761753507355 "|color|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761753507355 "|color|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761753507355 "|color|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "color.v" "" { Text "C:/Users/risin/Desktop/Sexto Semestre/Arquitectura de Computadores/Assambler/RISCVI_assembler/VGA/color.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761753507355 "|color|sw5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761753507355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761753507356 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761753507356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761753507356 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761753507356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761753507356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761753507379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 10:58:27 2025 " "Processing ended: Wed Oct 29 10:58:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761753507379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761753507379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761753507379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761753507379 ""}
