// Seed: 3814310743
module module_0;
endmodule
module module_1;
  assign id_1 = "";
  module_0();
  wire id_2;
endmodule
module module_2 (
    input tri1 id_0
);
  module_0();
endmodule
module module_3 (
    input tri1 id_0,
    input tri  id_1
);
  wire id_3;
  module_0();
endmodule
module module_4 (
    input wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input wire id_4,
    output tri id_5,
    input tri id_6,
    output tri0 id_7,
    output wand id_8,
    output wand id_9,
    input wand id_10,
    input tri id_11,
    output tri id_12,
    input supply0 id_13,
    input wor id_14,
    output tri id_15,
    output wor id_16,
    input uwire id_17,
    input wand id_18,
    input tri1 id_19,
    input tri1 id_20,
    output tri0 id_21,
    input wand id_22,
    input supply1 id_23,
    input tri id_24
);
  wire id_26, id_27, id_28, id_29, id_30, id_31;
  nor (
      id_1,
      id_10,
      id_11,
      id_13,
      id_14,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_4,
      id_6);
  module_0();
endmodule
