# Full Adder
![Full Adder Simulation](https://github.com/shivamsingha/hardware-lab-verilog/raw/main/full_adder/full_adder.png)