Model {
  Name			  "rexduino_masks"
  Version		  3.00
  SimParamPage		  "Solver"
  SampleTimeColors	  off
  InvariantConstants	  off
  WideVectorLines	  off
  ShowLineWidths	  off
  ShowPortDataTypes	  off
  StartTime		  "0.0"
  StopTime		  "10.0"
  SolverMode		  "SingleTasking"
  Solver		  "ode45"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  Refine		  "1"
  MaxStep		  "auto"
  InitialStep		  "auto"
  FixedStep		  "auto"
  MaxOrder		  5
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Matrix"
  LimitMaxRows		  off
  MaxRows		  "1000"
  Decimation		  "1"
  AlgebraicLoopMsg	  "warning"
  MinStepSizeMsg	  "warning"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  IntegerOverflowMsg	  "warning"
  UnnecessaryDatatypeConvMsg "none"
  Int32ToFloatConvMsg	  "warning"
  SignalLabelMismatchMsg  "none"
  ConsistencyChecking	  "off"
  ZeroCross		  on
  SimulationMode	  "normal"
  BlockDataTips		  on
  BlockParametersDataTip  off
  BlockAttributesDataTip  off
  BlockPortWidthsDataTip  off
  BlockDescriptionStringDataTip	off
  BlockMaskParametersDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  OptimizeBlockIOStorage  on
  BufferReuse		  on
  BooleanDataType	  off
  RTWSystemTargetFile	  "grt.tlc"
  RTWInlineParameters	  off
  RTWRetainRTWFile	  off
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  Created		  "Mon Mar 04 19:02:50 2013"
  Creator		  "jsobota"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "XPMUser"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon May 05 18:05:26 2014"
  ModelVersionFormat	  "1.%<AutoIncrement:17>"
  ConfigurationManager	  "None"
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "rexduino_masks"
    Location		    [81, 151, 879, 824]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    ZoomFactor		    "100"
    AutoZoom		    on
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "AI_demux"
      Ports		      [1, 3, 0, 0, 0]
      Position		      [340, 1018, 410, 1052]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"AI_demux"
	Location		[87, 105, 469, 319]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "AI_data"
	  Position		  [10, 23, 40, 37]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 98, 150, 122]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 23, 150, 47]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [210, 103, 235, 127]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [190, 163, 215, 187]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_4"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [255, 168, 280, 192]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [65, 57, 95, 73]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "1023"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [70, 108, 85, 122]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "10"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AIa"
	  Position		  [325, 28, 355, 42]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AIb"
	  Position		  [325, 108, 355, 122]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AIc"
	  Position		  [325, 173, 355, 187]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "AI_data"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "BITOP_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "BITOP_10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "BITOP_2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "BITOP_3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  DstBlock		  "AIa"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  DstBlock		  "AIb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_4"
	  SrcPort		  1
	  DstBlock		  "AIc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP_10"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [75, 0; 0, 55]
	    Branch {
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 25; 50, 0; 0, 40]
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI_1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP_1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "BITOP_3"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Arduino_MEGA2560"
      Ports		      [21, 36, 0, 0, 0]
      Position		      [530, 31, 680, 399]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskPromptString	      "Serial device, e.g. COM7, /dev/ttyACM0, /dev/tt"
"yUSB0 etc.|Pin 2 mode|Pin 3 mode|Pin 4 mode|Pin 5 mode|Pin 6 mode|Pin 9 mode|"
"Pin 10 mode|Pin 11 mode|Analog pin A0 mode|Analog pin A1 mode|Analog pin A2 m"
"ode|Analog pin A3 mode|Analog pin A4 mode|Analog pin A5 mode"
      MaskStyleString	      "edit,popup(1: Not connected|2: Digital output|3"
": Digital input|4: Digital input with internal pull-up|5: PWM (analog output)"
"|6: --- N/A for this pin ---|7: 1-Wire temperature|8: Counter|9: Encoder),pop"
"up(1: Not connected|2: Digital output|3: Digital input|4: Digital input with "
"internal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire"
" temperature|8: Counter|9: Encoder),popup(1: Not connected|2: Digital output|"
"3: Digital input|4: Digital input with internal pull-up|5: PWM (analog output"
")|6: --- N/A for this pin ---|7: 1-Wire temperature|8: --- N/A for this pin -"
"--|9: --- N/A for this pin ---|10: Counter DIR / Encoder B),popup(1: Not conn"
"ected|2: Digital output|3: Digital input|4: Digital input with internal pull-"
"up|5: PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire temperature|8"
": --- N/A for this pin ---|9: --- N/A for this pin ---|10: Counter DIR / Enco"
"der B),popup(1: Not connected|2: Digital output|3: Digital input|4: Digital i"
"nput with internal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---"
"|7: 1-Wire temperature),popup(1: Not connected|2: Digital output|3: Digital i"
"nput|4: Digital input with internal pull-up|5: PWM (analog output)|6: --- N/A"
" for this pin ---|7: 1-Wire temperature),popup(1: Not connected|2: Digital ou"
"tput|3: Digital input|4: Digital input with internal pull-up|5: PWM (analog o"
"utput)|6: --- N/A for this pin ---|7: 1-Wire temperature),popup(1: Not connec"
"ted|2: Digital output|3: Digital input|4: Digital input with internal pull-up"
"|5: PWM (analog output)|6: --- N/A for this pin|7: 1-Wire temperature),popup("
"1: Not connected|2: Digital output|3: Digital input|4: Digital input with int"
"ernal pull-up|5: --- N/A for this pin ---|6: Analog input|7: 1-Wire temperatu"
"re),popup(1: Not connected|2: Digital output|3: Digital input|4: Digital inpu"
"t with internal pull-up|5: --- N/A for this pin ---|6: Analog input|7: 1-Wire"
" temperature),popup(1: Not connected|2: Digital output|3: Digital input|4: Di"
"gital input with internal pull-up|5: --- N/A for this pin ---|6: Analog input"
"|7: 1-Wire temperature),popup(1: Not connected|2: Digital output|3: Digital i"
"nput|4: Digital input with internal pull-up|5: --- N/A for this pin ---|6: An"
"alog input|7: 1-Wire temperature),popup(1: Not connected|2: Digital output|3:"
" Digital input|4: Digital input with internal pull-up|5: --- N/A for this pin"
" ---|6: Analog input|7: 1-Wire temperature),popup(1: Not connected|2: Digital"
" output|3: Digital input|4: Digital input with internal pull-up|5: --- N/A fo"
"r this pin ---|6: Analog input|7: 1-Wire temperature)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "REXduino_mask_comPort = get_param(gcb,'comPort'"
");\nREXduino_mask_comPort = sscanf(fliplr(REXduino_mask_comPort),'%u',1);\nif"
" ( ~isempty(REXduino_mask_comPort) & (REXduino_mask_comPort<100) )\nset_param"
"([gcb '/CNI_comPort'],'icn',fliplr(num2str(REXduino_mask_comPort)))\nelse\nse"
"t_param([gcb '/CNI_comPort'],'icn','15')    \nend\nclear REXduino_mask_comPor"
"t||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVariables	      "comPort=&1;pinmode2=@2;pinmode3=@3;pinmode4=@4;"
"pinmode5=@5;pinmode6=@6;pinmode9=@7;pinmode10=@8;pinmode11=@9;pinmodeA0=@10;p"
"inmodeA1=@11;pinmodeA2=@12;pinmodeA3=@13;pinmodeA4=@14;pinmodeA5=@15"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "/dev/ttyACM0|1: Not connected|1: Not connected|"
"1: Not connected|1: Not connected|1: Not connected|1: Not connected|1: Not co"
"nnected|1: Not connected|1: Not connected|1: Not connected|1: Not connected|1"
": Not connected|1: Not connected|1: Not connected"
      System {
	Name			"Arduino_MEGA2560"
	Location		[158, 82, 1378, 849]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "DO2_PWM"
	  Position		  [20, 103, 50, 117]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO3_PWM"
	  Position		  [20, 133, 50, 147]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO4_PWM"
	  Position		  [20, 163, 50, 177]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO5_PWM"
	  Position		  [20, 193, 50, 207]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO6_PWM"
	  Position		  [20, 223, 50, 237]
	  Port			  "5"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO9_PWM"
	  Position		  [20, 313, 50, 327]
	  Port			  "6"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO10_PWM"
	  Position		  [20, 343, 50, 357]
	  Port			  "7"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO11_PWM"
	  Position		  [20, 373, 50, 387]
	  Port			  "8"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO12"
	  Position		  [20, 403, 50, 417]
	  Port			  "9"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO13"
	  Position		  [20, 433, 50, 447]
	  Port			  "10"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A0"
	  Position		  [20, 463, 50, 477]
	  Port			  "11"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A1"
	  Position		  [20, 493, 50, 507]
	  Port			  "12"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A2"
	  Position		  [20, 548, 50, 562]
	  Port			  "13"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A3"
	  Position		  [20, 578, 50, 592]
	  Port			  "14"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A4"
	  Position		  [20, 608, 50, 622]
	  Port			  "15"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A5"
	  Position		  [20, 638, 50, 652]
	  Port			  "16"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2R"
	  Position		  [35, 1063, 65, 1077]
	  Port			  "17"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2E"
	  Position		  [35, 1093, 65, 1107]
	  Port			  "18"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3R"
	  Position		  [35, 1123, 65, 1137]
	  Port			  "19"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3E"
	  Position		  [35, 1153, 65, 1167]
	  Port			  "20"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "userSend"
	  Position		  [35, 1183, 65, 1197]
	  Port			  "21"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux1"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [920, 798, 1020, 832]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux1"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux2"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [920, 873, 1020, 907]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux2"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux3"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [920, 953, 1020, 987]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux3"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [315, 268, 340, 292]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_INCOMING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [85, 1283, 105, 1297]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_OUTGOING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [85, 1313, 105, 1327]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI0"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [440, 363, 460, 377]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [465, 373, 485, 387]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_comPort"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [505, 338, 530, 352]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "15"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CNT_mux"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [145, 1063, 235, 1107]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CNT_mux"
	    Location		    [193, 173, 465, 335]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2R"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2E"
	      Position		      [20, 53, 50, 67]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3R"
	      Position		      [20, 78, 50, 92]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3E"
	      Position		      [20, 103, 50, 117]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OCTBM"
	      Ports		      [8, 1, 0, 0, 0]
	      Position		      [135, 21, 170, 109]
	      SourceBlock	      "logiclib/BMOCT"
	      SourceType	      "BMOCT"
	      shift		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cntCmd"
	      Position		      [215, 58, 245, 72]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNT2E"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "OCTBM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNT2R"
	      SrcPort		      1
	      DstBlock		      "OCTBM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNT3E"
	      SrcPort		      1
	      Points		      [45, 0; 0, -50]
	      DstBlock		      "OCTBM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CNT3R"
	      SrcPort		      1
	      Points		      [35, 0; 0, -35]
	      DstBlock		      "OCTBM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "OCTBM"
	      SrcPort		      1
	      DstBlock		      "cntCmd"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ERR_demux"
	  Ports			  [1, 4, 0, 0, 0]
	  Position		  [920, 1132, 1020, 1178]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ERR_demux"
	    Location		    [87, 105, 565, 382]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 83, 150, 107]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 88, 235, 112]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [345, 198, 370, 222]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 128, 235, 152]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [305, 133, 330, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 193, 295, 217]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 93, 85, 107]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [260, 143, 275, 157]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [220, 203, 235, 217]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [270, 233, 300, 247]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_code"
	      Position		      [410, 93, 440, 107]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_subcode"
	      Position		      [410, 28, 440, 42]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      Position		      [410, 138, 440, 152]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata"
	      Position		      [410, 203, 440, 217]
	      Port		      "4"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "err_subcode"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "err_code"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 40]
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"BITOP_5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBD"
	  Ports			  [1, 16, 0, 0, 0]
	  Position		  [935, 46, 980, 514]
	  SourceBlock		  "logiclib/BDHEXD"
	  SourceType		  "BDHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBM"
	  Ports			  [16, 1, 0, 0, 0]
	  Position		  [185, 42, 235, 508]
	  SourceBlock		  "logiclib/BMHEXD"
	  SourceType		  "BMHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ISSW"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [560, 363, 590, 397]
	  SourceBlock		  "logiclib/ISSW"
	  SourceType		  "ISSW"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_FORCE_RECONNECT"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [90, 1223, 105, 1237]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_MASTER_VERSION"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [90, 1343, 105, 1357]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_PINMODES"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [90, 1253, 105, 1267]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBD"
	  Ports			  [1, 8, 0, 0, 0]
	  Position		  [935, 538, 980, 772]
	  SourceBlock		  "logiclib/BDOCT"
	  SourceType		  "BDOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [185, 538, 235, 782]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM_DEBUG"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [180, 1213, 230, 1457]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PWM_mux1"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [185, 826, 290, 874]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "PWM_mux1"
	    Location		    [304, 395, 797, 625]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata1"
	      Position		      [55, 13, 85, 27]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata2"
	      Position		      [55, 68, 85, 82]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata3"
	      Position		      [55, 108, 85, 122]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata4"
	      Position		      [55, 148, 85, 162]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 108, 150, 132]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 68, 150, 92]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 28, 150, 52]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 148, 150, 172]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_11"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 118, 295, 142]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_14"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 73, 235, 97]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_15"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 33, 295, 57]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [330, 78, 355, 102]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 113, 235, 137]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_9"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 153, 235, 177]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [15, 37, 40, 53]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 123, 190, 137]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 163, 190, 177]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "24"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_5"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 83, 190, 97]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PWM_data"
	      Position		      [380, 83, 410, 97]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP1"
	      SrcPort		      1
	      DstBlock		      "BITOP_14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP2"
	      SrcPort		      1
	      DstBlock		      "BITOP_15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_11"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_14"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "BITOP_15"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_15"
	      SrcPort		      1
	      Points		      [10, 0; 0, 40]
	      DstBlock		      "BITOP_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "PWM_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "BITOP_11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_9"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "BITOP_11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		DstBlock		"BITOP2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "BITOP"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "BITOP_1"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "BITOP1"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_5"
	      SrcPort		      1
	      DstBlock		      "BITOP_14"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PWMdata1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "BITOP2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata2"
	      SrcPort		      1
	      DstBlock		      "BITOP1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata3"
	      SrcPort		      1
	      DstBlock		      "BITOP"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata4"
	      SrcPort		      1
	      DstBlock		      "BITOP_1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PWM_mux2"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [185, 901, 290, 949]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "PWM_mux2"
	    Location		    [304, 395, 797, 625]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata1"
	      Position		      [55, 13, 85, 27]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata2"
	      Position		      [55, 68, 85, 82]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata3"
	      Position		      [55, 108, 85, 122]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata4"
	      Position		      [55, 148, 85, 162]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 108, 150, 132]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 68, 150, 92]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 28, 150, 52]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 148, 150, 172]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_11"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 118, 295, 142]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_14"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 73, 235, 97]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_15"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 33, 295, 57]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [330, 78, 355, 102]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 113, 235, 137]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_9"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 153, 235, 177]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [15, 37, 40, 53]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 123, 190, 137]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 163, 190, 177]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "24"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_5"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 83, 190, 97]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PWM_data"
	      Position		      [380, 83, 410, 97]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP1"
	      SrcPort		      1
	      DstBlock		      "BITOP_14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP2"
	      SrcPort		      1
	      DstBlock		      "BITOP_15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_11"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_14"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "BITOP_15"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_15"
	      SrcPort		      1
	      Points		      [10, 0; 0, 40]
	      DstBlock		      "BITOP_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "PWM_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "BITOP_11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_9"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "BITOP_11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "BITOP1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "BITOP"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "BITOP_1"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		DstBlock		"BITOP2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_5"
	      SrcPort		      1
	      DstBlock		      "BITOP_14"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PWMdata1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "BITOP2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata2"
	      SrcPort		      1
	      DstBlock		      "BITOP1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata3"
	      SrcPort		      1
	      DstBlock		      "BITOP"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata4"
	      SrcPort		      1
	      DstBlock		      "BITOP_1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PWM_mux3"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [185, 971, 290, 1019]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "PWM_mux3"
	    Location		    [304, 395, 797, 625]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata1"
	      Position		      [55, 13, 85, 27]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata2"
	      Position		      [55, 68, 85, 82]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata3"
	      Position		      [55, 108, 85, 122]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "PWMdata4"
	      Position		      [55, 148, 85, 162]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 108, 150, 132]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 68, 150, 92]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 28, 150, 52]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 148, 150, 172]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_11"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 118, 295, 142]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_14"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 73, 235, 97]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_15"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 33, 295, 57]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [330, 78, 355, 102]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 113, 235, 137]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_9"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 153, 235, 177]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [15, 37, 40, 53]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 123, 190, 137]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 163, 190, 177]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "24"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_5"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 83, 190, 97]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "PWM_data"
	      Position		      [380, 83, 410, 97]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP1"
	      SrcPort		      1
	      DstBlock		      "BITOP_14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP2"
	      SrcPort		      1
	      DstBlock		      "BITOP_15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_11"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_14"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "BITOP_15"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_15"
	      SrcPort		      1
	      Points		      [10, 0; 0, 40]
	      DstBlock		      "BITOP_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "PWM_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "BITOP_11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_9"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "BITOP_11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [55, 0]
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "BITOP1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "BITOP"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "BITOP_1"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		DstBlock		"BITOP2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_5"
	      SrcPort		      1
	      DstBlock		      "BITOP_14"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "PWMdata1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "BITOP2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata2"
	      SrcPort		      1
	      DstBlock		      "BITOP1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata3"
	      SrcPort		      1
	      DstBlock		      "BITOP"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "PWMdata4"
	      SrcPort		      1
	      DstBlock		      "BITOP_1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "REXLANG_REXduino"
	  Ports			  [17, 17, 0, 0, 0]
	  Position		  [620, 260, 670, 440]
	  SourceBlock		  "speclib/REXLANG"
	  SourceType		  "REXLANG"
	  tab_matlab		  "MORE"
	  srcname		  "REXduino_master.stl"
	  srctype		  "1: STL"
	  stack			  "0"
	  debug			  "1: No check"
	  fname			  "comPort"
	  p0			  "0"
	  p1			  "pinmode2"
	  p2			  "pinmode3"
	  p3			  "pinmode4"
	  p4			  "pinmode5"
	  p5			  "pinmode6"
	  p6			  "pinmode9"
	  p7			  "pinmode10"
	  p8			  "pinmode11"
	  p9			  "pinmodeA0"
	  p10			  "pinmodeA1"
	  p11			  "pinmodeA2"
	  p12			  "pinmodeA3"
	  p13			  "pinmodeA4"
	  p14			  "pinmodeA5"
	  p15			  "3"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation_Detector"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [490, 382, 505, 398]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Simulation_Detector"
	    Location		    [50, 69, 1224, 553]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "automatic"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Reference
	      Name		      "CNI3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [20, 23, 40, 37]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "Unknown"
	      icn		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [65, 23, 95, 37]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNI3"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "comm_status"
	  Position		  [1070, 1193, 1100, 1207]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_code"
	  Position		  [1070, 1133, 1100, 1147]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_subcode"
	  Position		  [1070, 1163, 1100, 1177]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI2"
	  Position		  [1010, 108, 1040, 122]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI3"
	  Position		  [1010, 138, 1040, 152]
	  Port			  "5"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI4"
	  Position		  [1010, 168, 1040, 182]
	  Port			  "6"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI5"
	  Position		  [1010, 198, 1040, 212]
	  Port			  "7"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI6"
	  Position		  [1010, 228, 1040, 242]
	  Port			  "8"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI7"
	  Position		  [1010, 258, 1040, 272]
	  Port			  "9"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI8"
	  Position		  [1010, 288, 1040, 302]
	  Port			  "10"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI9"
	  Position		  [1010, 318, 1040, 332]
	  Port			  "11"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI10"
	  Position		  [1010, 348, 1040, 362]
	  Port			  "12"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI11"
	  Position		  [1010, 378, 1040, 392]
	  Port			  "13"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A0"
	  Position		  [1010, 468, 1040, 482]
	  Port			  "14"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A1"
	  Position		  [1010, 498, 1040, 512]
	  Port			  "15"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A2"
	  Position		  [1010, 543, 1040, 557]
	  Port			  "16"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A3"
	  Position		  [1010, 573, 1040, 587]
	  Port			  "17"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A4"
	  Position		  [1010, 603, 1040, 617]
	  Port			  "18"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A5"
	  Position		  [1010, 633, 1040, 647]
	  Port			  "19"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI0"
	  Position		  [1075, 798, 1105, 812]
	  Port			  "20"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI1"
	  Position		  [1075, 823, 1105, 837]
	  Port			  "21"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI2"
	  Position		  [1075, 848, 1105, 862]
	  Port			  "22"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI3"
	  Position		  [1075, 873, 1105, 887]
	  Port			  "23"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI4"
	  Position		  [1075, 898, 1105, 912]
	  Port			  "24"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI5"
	  Position		  [1075, 923, 1105, 937]
	  Port			  "25"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI6"
	  Position		  [1075, 953, 1105, 967]
	  Port			  "26"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI7"
	  Position		  [1075, 978, 1105, 992]
	  Port			  "27"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT2"
	  Position		  [1070, 1058, 1100, 1072]
	  Port			  "28"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT3"
	  Position		  [1070, 1088, 1100, 1102]
	  Port			  "29"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_2_3_data"
	  Position		  [1070, 1248, 1100, 1262]
	  Port			  "30"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_4_5_data"
	  Position		  [1070, 1278, 1100, 1292]
	  Port			  "31"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_6_9_data"
	  Position		  [1070, 1308, 1100, 1322]
	  Port			  "32"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_10_11_data"
	  Position		  [1070, 1338, 1100, 1352]
	  Port			  "33"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A0_A1_data"
	  Position		  [1070, 1368, 1100, 1382]
	  Port			  "34"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A2_A3_data"
	  Position		  [1070, 1398, 1100, 1412]
	  Port			  "35"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "userRecv"
	  Position		  [1070, 1428, 1100, 1442]
	  Port			  "36"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  1
	  DstBlock		  "AI0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  1
	  DstBlock		  "AI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux3"
	  SrcPort		  1
	  DstBlock		  "AI6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux3"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNB_LOG_INCOMING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNB_LOG_OUTGOING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNI0"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI1"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_comPort"
	  SrcPort		  1
	  Points		  [65, 0; 0, 25]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "CNT2E"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "CNT_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNT2R"
	  SrcPort		  1
	  DstBlock		  "CNT_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNT3E"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "CNT_mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNT3R"
	  SrcPort		  1
	  Points		  [50, 0; 0, -40]
	  DstBlock		  "CNT_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNT_mux"
	  SrcPort		  1
	  Points		  [265, 0; 0, -665]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO10_PWM"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    11
	  }
	  Branch {
	    Points		    [0, 630]
	    DstBlock		    "PWM_mux3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DO11_PWM"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    12
	  }
	  Branch {
	    Points		    [0, 610]
	    DstBlock		    "PWM_mux3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "DO12"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "DO13"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "DO2_PWM"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 725]
	    DstBlock		    "PWM_mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DO3_PWM"
	  SrcPort		  1
	  Points		  [90, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 705]
	    DstBlock		    "PWM_mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "DO4_PWM"
	  SrcPort		  1
	  Points		  [80, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 685]
	    DstBlock		    "PWM_mux1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "DO5_PWM"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [0, 665]
	    DstBlock		    "PWM_mux1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "DO6_PWM"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    7
	  }
	  Branch {
	    Points		    [0, 680]
	    DstBlock		    "PWM_mux2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DO9_PWM"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    10
	  }
	  Branch {
	    Points		    [0, 620]
	    DstBlock		    "PWM_mux2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "DO_A0"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "DO_A1"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO_A2"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DO_A3"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DO_A4"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO_A5"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  1
	  DstBlock		  "err_code"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "err_subcode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  3
	  Points		  [20, 0; 0, 40]
	  DstBlock		  "comm_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  3
	  DstBlock		  "DI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  4
	  DstBlock		  "DI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  5
	  DstBlock		  "DI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  6
	  DstBlock		  "DI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  7
	  DstBlock		  "DI6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  8
	  DstBlock		  "DI7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  9
	  DstBlock		  "DI8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  10
	  DstBlock		  "DI9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  11
	  DstBlock		  "DI10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  12
	  DstBlock		  "DI11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  15
	  DstBlock		  "DI_A0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  16
	  DstBlock		  "DI_A1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBM"
	  SrcPort		  1
	  DstBlock		  "BITOP_10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISSW"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "MP_FORCE_RECONNECT"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MP_LOG_MASTER_VERSION"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "MP_LOG_PINMODES"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  1
	  DstBlock		  "DI_A2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  2
	  DstBlock		  "DI_A3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  3
	  DstBlock		  "DI_A4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  4
	  DstBlock		  "DI_A5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBM"
	  SrcPort		  1
	  Points		  [35, 0; 0, -375]
	  DstBlock		  "BITOP_10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBM_DEBUG"
	  SrcPort		  1
	  Points		  [335, 0; 0, -925]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "PWM_mux1"
	  SrcPort		  1
	  Points		  [105, 0; 0, -540]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "PWM_mux3"
	  SrcPort		  1
	  Points		  [115, 0; 0, -675]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  2
	  Points		  [235, 0]
	  Branch {
	    DstBlock		    "HEXDBD"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 375]
	    DstBlock		    "OCTBD"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  5
	  Points		  [225, 0; 0, 505]
	  DstBlock		  "AI_demux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  6
	  Points		  [215, 0; 0, 570]
	  DstBlock		  "AI_demux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  7
	  Points		  [205, 0; 0, 640]
	  DstBlock		  "AI_demux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  8
	  Points		  [170, 0; 0, 725]
	  DstBlock		  "CNT2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  9
	  Points		  [160, 0; 0, 745]
	  DstBlock		  "CNT3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  10
	  Points		  [150, 0; 0, 795]
	  DstBlock		  "ERR_demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  11
	  Points		  [140, 0; 0, 885]
	  DstBlock		  "OW_2_3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  12
	  Points		  [130, 0; 0, 905]
	  DstBlock		  "OW_4_5_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  13
	  Points		  [120, 0; 0, 925]
	  DstBlock		  "OW_6_9_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  14
	  Points		  [110, 0; 0, 945]
	  DstBlock		  "OW_10_11_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  15
	  Points		  [100, 0; 0, 965]
	  DstBlock		  "OW_A0_A1_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  16
	  Points		  [90, 0; 0, 985]
	  DstBlock		  "OW_A2_A3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  17
	  Points		  [80, 0; 0, 1005]
	  DstBlock		  "userRecv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation_Detector"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "userSend"
	  SrcPort		  1
	  Points		  [445, 0; 0, -760]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  17
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Arduino_MEGA2560_ADV"
      Ports		      [14, 21, 0, 0, 0]
      Position		      [525, 506, 710, 854]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskPromptString	      "Serial device, e.g. COM7, /dev/ttyACM0, /dev/tt"
"yUSB0 etc.|Pin modes 0 to 7 (0 and 1 ignored)|Pin modes 8 to 15|Pin modes 16 "
"to 23|Pin modes 24 to 31|Pin modes 32 to 39|Pin modes 40 to 47|Pin modes 48 t"
"o 53|Pin modes A0 to A7|Pin modes A8 to A15"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,ed"
"it"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "REXduino_mask_comPort = get_param(gcb,'comPort'"
");\nREXduino_mask_comPort = sscanf(fliplr(REXduino_mask_comPort),'%u',1);\nif"
" ( ~isempty(REXduino_mask_comPort) & (REXduino_mask_comPort<100) )\nset_param"
"([gcb '/CNI_comPort'],'icn',fliplr(num2str(REXduino_mask_comPort)))\nelse\nse"
"t_param([gcb '/CNI_comPort'],'icn','15')    \nend\nclear REXduino_mask_comPor"
"t|||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
      MaskVariables	      "comPort=&1;pinmodes_00_07=@2;pinmodes_08_15=@3;"
"pinmodes_16_23=@4;pinmodes_24_31=@5;pinmodes_32_39=@6;pinmodes_40_47=@7;pinmo"
"des_48_53=@8;pinmodes_A0_A7=@9;pinmodes_A8_A15=@10"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "/dev/ttyACM0|0|0|0|0|0|0|0|0|0"
      System {
	Name			"Arduino_MEGA2560_ADV"
	Location		[133, 104, 1014, 871]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "DO_00_15"
	  Position		  [25, 58, 55, 72]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_16_31"
	  Position		  [25, 88, 55, 102]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_32_47"
	  Position		  [25, 113, 55, 127]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_48_53"
	  Position		  [25, 138, 55, 152]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A0_A15"
	  Position		  [25, 163, 55, 177]
	  Port			  "5"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWM_02_05"
	  Position		  [25, 193, 55, 207]
	  Port			  "6"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWM_06_09"
	  Position		  [25, 223, 55, 237]
	  Port			  "7"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWM_10_13"
	  Position		  [25, 253, 55, 267]
	  Port			  "8"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWM_44_46"
	  Position		  [25, 283, 55, 297]
	  Port			  "9"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2R"
	  Position		  [25, 343, 55, 357]
	  Port			  "10"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2E"
	  Position		  [25, 373, 55, 387]
	  Port			  "11"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3R"
	  Position		  [25, 403, 55, 417]
	  Port			  "12"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3E"
	  Position		  [25, 433, 55, 447]
	  Port			  "13"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "userSend"
	  Position		  [25, 553, 55, 567]
	  Port			  "14"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_INCOMING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 658, 100, 672]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_OUTGOING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 688, 100, 702]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI0"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [175, 253, 195, 267]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [200, 263, 220, 277]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_comPort"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [240, 233, 265, 247]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "15"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CNT_mux"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [125, 363, 215, 407]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CNT_mux"
	    Location		    [191, 175, 463, 337]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2R"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2E"
	      Position		      [20, 53, 50, 67]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3R"
	      Position		      [20, 78, 50, 92]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3E"
	      Position		      [20, 103, 50, 117]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OCTBM"
	      Ports		      [8, 1, 0, 0, 0]
	      Position		      [135, 21, 170, 109]
	      SourceBlock	      "logiclib/BMOCT"
	      SourceType	      "BMOCT"
	      SID		      "495"
	      shift		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cntCmd"
	      Position		      [215, 58, 245, 72]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNT2E"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "OCTBM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNT2R"
	      SrcPort		      1
	      DstBlock		      "OCTBM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNT3E"
	      SrcPort		      1
	      Points		      [45, 0; 0, -50]
	      DstBlock		      "OCTBM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CNT3R"
	      SrcPort		      1
	      Points		      [35, 0; 0, -35]
	      DstBlock		      "OCTBM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "OCTBM"
	      SrcPort		      1
	      DstBlock		      "cntCmd"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DI_decompose1"
	  Ports			  [3, 5, 0, 0, 0]
	  Position		  [630, 114, 750, 176]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "DI_decompose1"
	    Location		    [96, 111, 542, 486]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "DI_00_31"
	      Position		      [25, 78, 55, 92]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DI_32_63"
	      Position		      [20, 198, 50, 212]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DI_64_95"
	      Position		      [15, 308, 45, 322]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [155, 78, 180, 102]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [160, 18, 185, 42]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [310, 258, 335, 282]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [215, 63, 240, 87]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [150, 198, 175, 222]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [155, 133, 180, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 178, 235, 202]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [145, 308, 170, 332]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [150, 258, 175, 282]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_8"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [240, 313, 265, 337]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_9"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [240, 253, 265, 277]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [110, 88, 125, 102]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [95, 28, 130, 42]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "65535"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [105, 208, 120, 222]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [90, 143, 125, 157]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "65535"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [100, 318, 115, 332]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_5"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [105, 268, 120, 282]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "22"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_6"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [95, 178, 130, 192]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_7"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [185, 238, 220, 252]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_8"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [195, 323, 210, 337]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DI_00_15"
	      Position		      [275, 23, 305, 37]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DI_16_31"
	      Position		      [275, 68, 305, 82]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DI_32_47"
	      Position		      [270, 138, 300, 152]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DI_48_53"
	      Position		      [270, 183, 300, 197]
	      Port		      "4"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DI_A0_A15"
	      Position		      [375, 263, 405, 277]
	      Port		      "5"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP"
	      SrcPort		      1
	      Points		      [5, 0; 0, -10]
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      DstBlock		      "DI_00_15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "DI_A0_A15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "DI_16_31"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "BITOP_5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "DI_32_47"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      DstBlock		      "DI_48_53"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "BITOP_8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_8"
	      SrcPort		      1
	      Points		      [15, 0; 0, -50]
	      DstBlock		      "BITOP_10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_9"
	      SrcPort		      1
	      DstBlock		      "BITOP_10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      DstBlock		      "BITOP"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_5"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_6"
	      SrcPort		      1
	      DstBlock		      "BITOP_5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI_8"
	      SrcPort		      1
	      DstBlock		      "BITOP_8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DI_00_31"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"BITOP"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "DI_32_63"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"BITOP_4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "DI_64_95"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "DO_mux1"
	  Ports			  [5, 3, 0, 0, 0]
	  Position		  [115, 100, 240, 180]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "DO_mux1"
	    Location		    [482, 119, 955, 471]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "DO_00_15"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DO_16_31"
	      Position		      [20, 73, 50, 87]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DO_32_47"
	      Position		      [20, 123, 50, 137]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DO_48_53"
	      Position		      [20, 178, 50, 192]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DO_A0_A15"
	      Position		      [20, 283, 50, 297]
	      Port		      "5"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [135, 73, 160, 97]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [355, 133, 380, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_11"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [295, 288, 320, 312]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_12"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [295, 248, 320, 272]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_13"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [290, 128, 315, 152]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [225, 78, 250, 102]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [135, 23, 160, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [135, 123, 160, 147]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [130, 283, 155, 307]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [290, 73, 315, 97]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "2: Bit OR"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [150, 243, 175, 267]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_8"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [135, 178, 160, 202]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_9"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [225, 183, 250, 207]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "5: Shift Left"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 88, 200, 102]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_11"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [75, 83, 110, 97]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "65535"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_12"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [95, 253, 130, 267]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_13"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [245, 258, 270, 272]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "22"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [80, 33, 115, 47]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "65535"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [75, 133, 110, 147]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "65535"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [75, 293, 110, 307]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "64512"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_5"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 188, 105, 202]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_6"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [175, 193, 200, 207]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_7"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [245, 298, 270, 312]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DO_00_31"
	      Position		      [410, 78, 440, 92]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DO_32_63"
	      Position		      [410, 138, 440, 152]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "DO_64_95"
	      Position		      [410, 293, 440, 307]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "DO_32_63"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_11"
	      SrcPort		      1
	      DstBlock		      "DO_64_95"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_12"
	      SrcPort		      1
	      Points		      [10, 0; 0, -110]
	      DstBlock		      "BITOP_10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_13"
	      SrcPort		      1
	      DstBlock		      "BITOP_10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "BITOP_6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "BITOP_13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      DstBlock		      "BITOP_11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "DO_00_31"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_8"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_9"
	      SrcPort		      1
	      Points		      [10, 0; 0, -50]
	      DstBlock		      "BITOP_13"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_11"
	      SrcPort		      1
	      DstBlock		      "BITOP_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_12"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_13"
	      SrcPort		      1
	      DstBlock		      "BITOP_12"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      DstBlock		      "BITOP_5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_5"
	      SrcPort		      1
	      DstBlock		      "BITOP_8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_6"
	      SrcPort		      1
	      DstBlock		      "BITOP_9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DO_00_15"
	      SrcPort		      1
	      DstBlock		      "BITOP_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DO_16_31"
	      SrcPort		      1
	      DstBlock		      "BITOP_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DO_32_47"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DO_48_53"
	      SrcPort		      1
	      DstBlock		      "BITOP_8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DO_A0_A15"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	      Branch {
		Points			[0, -40]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ERR_demux"
	  Ports			  [1, 4, 0, 0, 0]
	  Position		  [585, 342, 685, 388]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ERR_demux"
	    Location		    [87, 105, 565, 382]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 83, 150, 107]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 88, 235, 112]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [345, 198, 370, 222]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 128, 235, 152]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [305, 133, 330, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 193, 295, 217]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 93, 85, 107]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [260, 143, 275, 157]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [220, 203, 235, 217]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [270, 233, 300, 247]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_code"
	      Position		      [410, 93, 440, 107]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_subcode"
	      Position		      [410, 28, 440, 42]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      Position		      [410, 138, 440, 152]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata"
	      Position		      [410, 203, 440, 217]
	      Port		      "4"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "err_subcode"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "err_code"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 40]
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"BITOP_5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "ISSW"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [295, 253, 325, 287]
	  SourceBlock		  "logiclib/ISSW"
	  SourceType		  "ISSW"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_FORCE_RECONNECT"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [85, 598, 100, 612]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_MASTER_VERSION"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [85, 718, 100, 732]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_PINMODES"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [85, 628, 100, 642]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM_DEBUG"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [175, 588, 225, 832]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "REXLANG_REXduino"
	  Ports			  [17, 17, 0, 0, 0]
	  Position		  [365, 150, 415, 330]
	  SourceBlock		  "speclib/REXLANG"
	  SourceType		  "REXLANG"
	  tab_matlab		  "MORE"
	  srcname		  "REXduino_master.stl"
	  srctype		  "1: STL"
	  stack			  "0"
	  debug			  "1: No check"
	  fname			  "comPort"
	  p0			  "0"
	  p1			  "pinmodes_00_07"
	  p2			  "pinmodes_08_15"
	  p3			  "pinmodes_16_23"
	  p4			  "pinmodes_24_31"
	  p5			  "pinmodes_32_39"
	  p6			  "pinmodes_40_47"
	  p7			  "pinmodes_48_53"
	  p8			  "pinmodes_A0_A7"
	  p9			  "pinmodes_A8_A15"
	  p10			  "0"
	  p11			  "0"
	  p12			  "0"
	  p13			  "0"
	  p14			  "0"
	  p15			  "4"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation_Detector"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [225, 272, 240, 288]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Simulation_Detector"
	    Location		    [50, 69, 1224, 553]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "automatic"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Reference
	      Name		      "CNI3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [20, 23, 40, 37]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "Unknown"
	      icn		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [65, 23, 95, 37]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNI3"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "comm_status"
	  Position		  [735, 403, 765, 417]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_code"
	  Position		  [735, 343, 765, 357]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_subcode"
	  Position		  [735, 373, 765, 387]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_00_15"
	  Position		  [815, 38, 845, 52]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_16_31"
	  Position		  [815, 68, 845, 82]
	  Port			  "5"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_32_47"
	  Position		  [815, 98, 845, 112]
	  Port			  "6"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_48_53"
	  Position		  [815, 128, 845, 142]
	  Port			  "7"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A0_A15"
	  Position		  [815, 158, 845, 172]
	  Port			  "8"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI_00_02"
	  Position		  [735, 193, 765, 207]
	  Port			  "9"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI_03_05"
	  Position		  [735, 223, 765, 237]
	  Port			  "10"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI_06_08"
	  Position		  [735, 253, 765, 267]
	  Port			  "11"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI_09_11"
	  Position		  [735, 283, 765, 297]
	  Port			  "12"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI_12_14"
	  Position		  [735, 313, 765, 327]
	  Port			  "13"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI15"
	  Position		  [735, 433, 765, 447]
	  Port			  "14"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_22_23_data_CNT2"
	  Position		  [735, 463, 765, 477]
	  Port			  "15"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_24_25_data_CNT3"
	  Position		  [735, 493, 765, 507]
	  Port			  "16"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_26_27_data"
	  Position		  [735, 523, 765, 537]
	  Port			  "17"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_28_29_data"
	  Position		  [735, 553, 765, 567]
	  Port			  "18"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_30_31_data"
	  Position		  [735, 583, 765, 597]
	  Port			  "19"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_32_33_data"
	  Position		  [735, 613, 765, 627]
	  Port			  "20"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "userRecv"
	  Position		  [735, 643, 765, 657]
	  Port			  "21"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "CNB_LOG_INCOMING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNB_LOG_OUTGOING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNI0"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI1"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_comPort"
	  SrcPort		  1
	  Points		  [65, 0; 0, 20]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "CNT2E"
	  SrcPort		  1
	  DstBlock		  "CNT_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNT2R"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "CNT_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNT3E"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "CNT_mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNT3R"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "CNT_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNT_mux"
	  SrcPort		  1
	  Points		  [20, 0; 0, -75]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DI_decompose1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -80]
	  DstBlock		  "DI_00_15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DI_decompose1"
	  SrcPort		  2
	  Points		  [25, 0; 0, -60]
	  DstBlock		  "DI_16_31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DI_decompose1"
	  SrcPort		  3
	  Points		  [35, 0; 0, -40]
	  DstBlock		  "DI_32_47"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DI_decompose1"
	  SrcPort		  4
	  Points		  [45, 0]
	  DstBlock		  "DI_48_53"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DI_decompose1"
	  SrcPort		  5
	  DstBlock		  "DI_A0_A15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DO_00_15"
	  SrcPort		  1
	  Points		  [40, 0]
	  DstBlock		  "DO_mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DO_16_31"
	  SrcPort		  1
	  Points		  [30, 0; 0, 30]
	  DstBlock		  "DO_mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DO_32_47"
	  SrcPort		  1
	  Points		  [20, 0; 0, 20]
	  DstBlock		  "DO_mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO_48_53"
	  SrcPort		  1
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "DO_mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "DO_A0_A15"
	  SrcPort		  1
	  DstBlock		  "DO_mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DO_mux1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DO_mux1"
	  SrcPort		  2
	  Points		  [10, 0; 0, 40]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO_mux1"
	  SrcPort		  3
	  Points		  [0, 25]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  1
	  DstBlock		  "err_code"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "err_subcode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  3
	  Points		  [20, 0; 0, 40]
	  DstBlock		  "comm_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  4
	  Points		  [10, 0; 0, 60]
	  DstBlock		  "AI15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISSW"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "MP_FORCE_RECONNECT"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MP_LOG_MASTER_VERSION"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "MP_LOG_PINMODES"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBM_DEBUG"
	  SrcPort		  1
	  Points		  [105, 0; 0, -410]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "PWM_02_05"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "PWM_06_09"
	  SrcPort		  1
	  Points		  [80, 0; 0, -20]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "PWM_10_13"
	  SrcPort		  1
	  Points		  [90, 0; 0, -40]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "PWM_44_46"
	  SrcPort		  1
	  Points		  [100, 0; 0, -60]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  2
	  Points		  [175, 0; 0, -45]
	  DstBlock		  "DI_decompose1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  3
	  Points		  [185, 0; 0, -35]
	  DstBlock		  "DI_decompose1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  4
	  Points		  [195, 0]
	  DstBlock		  "DI_decompose1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  5
	  DstBlock		  "AI_00_02"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  6
	  Points		  [295, 0; 0, 20]
	  DstBlock		  "AI_03_05"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  7
	  Points		  [285, 0; 0, 40]
	  DstBlock		  "AI_06_08"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  8
	  Points		  [275, 0; 0, 60]
	  DstBlock		  "AI_09_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  9
	  Points		  [265, 0; 0, 80]
	  DstBlock		  "AI_12_14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  10
	  Points		  [125, 0; 0, 115]
	  DstBlock		  "ERR_demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  11
	  Points		  [115, 0; 0, 210]
	  DstBlock		  "OW_22_23_data_CNT2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  12
	  Points		  [105, 0; 0, 230]
	  DstBlock		  "OW_24_25_data_CNT3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  13
	  Points		  [95, 0; 0, 250]
	  DstBlock		  "OW_26_27_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  14
	  Points		  [85, 0; 0, 270]
	  DstBlock		  "OW_28_29_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  15
	  Points		  [75, 0; 0, 290]
	  DstBlock		  "OW_30_31_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  16
	  Points		  [65, 0; 0, 310]
	  DstBlock		  "OW_32_33_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  17
	  Points		  [55, 0; 0, 330]
	  DstBlock		  "userRecv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation_Detector"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "userSend"
	  SrcPort		  1
	  Points		  [195, 0; 0, -240]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  17
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Arduino_UNO"
      Ports		      [21, 34, 0, 0, 0]
      Position		      [345, 51, 490, 399]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskPromptString	      "Serial device, e.g. COM7, /dev/ttyACM0, /dev/tt"
"yUSB0 etc.|Pin 2 mode|Pin 3 mode|Pin 4 mode|Pin 5 mode|Pin 6 mode|Pin 9 mode|"
"Pin 10 mode|Pin 11 mode|Analog pin A0 mode|Analog pin A1 mode|Analog pin A2 m"
"ode|Analog pin A3 mode|Analog pin A4 mode|Analog pin A5 mode"
      MaskStyleString	      "edit,popup(1: Not connected|2: Digital output|3"
": Digital input|4: Digital input with internal pull-up|5: --- N/A for this pi"
"n ---|6: --- N/A for this pin ---|7: 1-Wire temperature|8: Counter|9: Encoder"
" A),popup(1: Not connected|2: Digital output|3: Digital input|4: Digital inpu"
"t with internal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7:"
" 1-Wire temperature|8: Counter|9: Encoder A),popup(1: Not connected|2: Digita"
"l output|3: Digital input|4: Digital input with internal pull-up|5: --- N/A f"
"or this pin ---|6: --- N/A for this pin ---|7: 1-Wire temperature|8: --- N/A "
"for this pin ---|9: --- N/A for this pin ---|10: Counter DIR / Encoder B),pop"
"up(1: Not connected|2: Digital output|3: Digital input|4: Digital input with "
"internal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire"
" temperature|8: --- N/A for this pin ---|9: --- N/A for this pin ---|10: Coun"
"ter DIR / Encoder B),popup(1: Not connected|2: Digital output|3: Digital inpu"
"t|4: Digital input with internal pull-up|5: PWM (analog output)|6: --- N/A fo"
"r this pin ---|7: 1-Wire temperature),popup(1: Not connected|2: Digital outpu"
"t|3: Digital input|4: Digital input with internal pull-up|5: PWM (analog outp"
"ut)|6: --- N/A for this pin ---|7: 1-Wire temperature),popup(1: Not connected"
"|2: Digital output|3: Digital input|4: Digital input with internal pull-up|5:"
" PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire temperature),popup"
"(1: Not connected|2: Digital output|3: Digital input|4: Digital input with in"
"ternal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire t"
"emperature),popup(1: Not connected|2: Digital output|3: Digital input|4: Digi"
"tal input with internal pull-up|5: --- N/A for this pin ---|6: Analog input|7"
": 1-Wire temperature),popup(1: Not connected|2: Digital output|3: Digital inp"
"ut|4: Digital input with internal pull-up|5: --- N/A for this pin ---|6: Anal"
"og input|7: 1-Wire temperature),popup(1: Not connected|2: Digital output|3: D"
"igital input|4: Digital input with internal pull-up|5: --- N/A for this pin -"
"--|6: Analog input|7: 1-Wire temperature),popup(1: Not connected|2: Digital o"
"utput|3: Digital input|4: Digital input with internal pull-up|5: --- N/A for "
"this pin ---|6: Analog input|7: 1-Wire temperature),popup(1: Not connected|2:"
" Digital output|3: Digital input|4: Digital input with internal pull-up|5: --"
"- N/A for this pin ---|6: Analog input|7: 1-Wire temperature),popup(1: Not co"
"nnected|2: Digital output|3: Digital input|4: Digital input with internal pul"
"l-up|5: --- N/A for this pin ---|6: Analog input|7: 1-Wire temperature)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "REXduino_mask_comPort = get_param(gcb,'comPort'"
");\nREXduino_mask_comPort = sscanf(fliplr(REXduino_mask_comPort),'%u',1);\nif"
" ( ~isempty(REXduino_mask_comPort) & (REXduino_mask_comPort<100) )\nset_param"
"([gcb '/CNI_comPort'],'icn',fliplr(num2str(REXduino_mask_comPort)))\nelse\nse"
"t_param([gcb '/CNI_comPort'],'icn','15')    \nend\nclear REXduino_mask_comPor"
"t||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVariables	      "comPort=&1;pinmode2=@2;pinmode3=@3;pinmode4=@4;"
"pinmode5=@5;pinmode6=@6;pinmode9=@7;pinmode10=@8;pinmode11=@9;pinmodeA0=@10;p"
"inmodeA1=@11;pinmodeA2=@12;pinmodeA3=@13;pinmodeA4=@14;pinmodeA5=@15"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "/dev/ttyACM0|1: Not connected|1: Not connected|"
"1: Not connected|1: Not connected|1: Not connected|1: Not connected|1: Not co"
"nnected|1: Not connected|1: Not connected|1: Not connected|1: Not connected|1"
": Not connected|1: Not connected|1: Not connected"
      System {
	Name			"Arduino_UNO"
	Location		[43, 93, 1371, 860]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "DO2"
	  Position		  [20, 103, 50, 117]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO3_PWM"
	  Position		  [20, 133, 50, 147]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO4"
	  Position		  [20, 163, 50, 177]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO5_PWM"
	  Position		  [20, 193, 50, 207]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO6_PWM"
	  Position		  [20, 223, 50, 237]
	  Port			  "5"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO9_PWM"
	  Position		  [20, 313, 50, 327]
	  Port			  "6"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO10_PWM"
	  Position		  [20, 343, 50, 357]
	  Port			  "7"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO11_PWM"
	  Position		  [20, 373, 50, 387]
	  Port			  "8"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO12"
	  Position		  [20, 403, 50, 417]
	  Port			  "9"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO13"
	  Position		  [20, 433, 50, 447]
	  Port			  "10"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A0"
	  Position		  [20, 463, 50, 477]
	  Port			  "11"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A1"
	  Position		  [20, 493, 50, 507]
	  Port			  "12"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A2"
	  Position		  [20, 548, 50, 562]
	  Port			  "13"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A3"
	  Position		  [20, 578, 50, 592]
	  Port			  "14"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A4"
	  Position		  [20, 608, 50, 622]
	  Port			  "15"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A5"
	  Position		  [20, 638, 50, 652]
	  Port			  "16"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2R"
	  Position		  [15, 1078, 45, 1092]
	  Port			  "17"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2E"
	  Position		  [15, 1108, 45, 1122]
	  Port			  "18"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3R"
	  Position		  [15, 1138, 45, 1152]
	  Port			  "19"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3E"
	  Position		  [15, 1168, 45, 1182]
	  Port			  "20"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "userSend"
	  Position		  [15, 1203, 45, 1217]
	  Port			  "21"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux1"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [900, 798, 1000, 832]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux1"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux2"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [900, 873, 1000, 907]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux2"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 833, 225, 857]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 873, 225, 897]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [295, 268, 320, 292]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_11"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [345, 843, 370, 867]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_12"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [345, 918, 370, 942]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_13"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [345, 998, 370, 1022]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 913, 225, 937]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 953, 225, 977]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_4"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 993, 225, 1017]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_5"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 1033, 225, 1057]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_6"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 838, 310, 862]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_7"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 1038, 310, 1062]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_8"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 958, 310, 982]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_9"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 878, 310, 902]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_INCOMING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [200, 1293, 220, 1307]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_OUTGOING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [200, 1323, 220, 1337]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [135, 842, 160, 858]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "255"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI0"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [425, 363, 445, 377]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [450, 373, 470, 387]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 848, 265, 862]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_2"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 1048, 265, 1062]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_3"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 968, 265, 982]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_4"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 888, 265, 902]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_comPort"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [490, 338, 515, 352]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "15"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CNT_mux"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [115, 1098, 205, 1142]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CNT_mux"
	    Location		    [193, 173, 465, 335]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2R"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2E"
	      Position		      [20, 53, 50, 67]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3R"
	      Position		      [20, 78, 50, 92]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3E"
	      Position		      [20, 103, 50, 117]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OCTBM"
	      Ports		      [8, 1, 0, 0, 0]
	      Position		      [135, 21, 170, 109]
	      SourceBlock	      "logiclib/BMOCT"
	      SourceType	      "BMOCT"
	      shift		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cntCmd"
	      Position		      [215, 58, 245, 72]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNT2E"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "OCTBM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNT2R"
	      SrcPort		      1
	      DstBlock		      "OCTBM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNT3E"
	      SrcPort		      1
	      Points		      [45, 0; 0, -50]
	      DstBlock		      "OCTBM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CNT3R"
	      SrcPort		      1
	      Points		      [35, 0; 0, -35]
	      DstBlock		      "OCTBM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "OCTBM"
	      SrcPort		      1
	      DstBlock		      "cntCmd"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ERR_demux"
	  Ports			  [1, 4, 0, 0, 0]
	  Position		  [900, 962, 1000, 1008]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ERR_demux"
	    Location		    [89, 103, 567, 380]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 83, 150, 107]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 88, 235, 112]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [345, 198, 370, 222]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 128, 235, 152]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [305, 133, 330, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 193, 295, 217]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 93, 85, 107]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [260, 143, 275, 157]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [220, 203, 235, 217]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [270, 233, 300, 247]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_code"
	      Position		      [410, 93, 440, 107]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_subcode"
	      Position		      [410, 28, 440, 42]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      Position		      [410, 138, 440, 152]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata"
	      Position		      [410, 203, 440, 217]
	      Port		      "4"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "err_subcode"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "err_code"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 40]
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"BITOP_5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBD"
	  Ports			  [1, 16, 0, 0, 0]
	  Position		  [915, 46, 960, 514]
	  SourceBlock		  "logiclib/BDHEXD"
	  SourceType		  "BDHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBM"
	  Ports			  [16, 1, 0, 0, 0]
	  Position		  [165, 42, 215, 508]
	  SourceBlock		  "logiclib/BMHEXD"
	  SourceType		  "BMHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ISSW"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [545, 363, 575, 397]
	  SourceBlock		  "logiclib/ISSW"
	  SourceType		  "ISSW"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_FORCE_RECONNECT"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [205, 1233, 220, 1247]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_MASTER_VERSION"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [205, 1353, 220, 1367]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_PINMODES"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [205, 1263, 220, 1277]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBD"
	  Ports			  [1, 8, 0, 0, 0]
	  Position		  [915, 538, 960, 772]
	  SourceBlock		  "logiclib/BDOCT"
	  SourceType		  "BDOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [165, 538, 215, 782]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM_DEBUG"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [295, 1223, 345, 1467]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "REXLANG_REXduino"
	  Ports			  [17, 17, 0, 0, 0]
	  Position		  [600, 260, 650, 440]
	  SourceBlock		  "speclib/REXLANG"
	  SourceType		  "REXLANG"
	  tab_matlab		  "MORE"
	  srcname		  "REXduino_master.stl"
	  srctype		  "1: STL"
	  stack			  "0"
	  debug			  "1: No check"
	  fname			  "comPort"
	  p0			  "0"
	  p1			  "pinmode2"
	  p2			  "pinmode3"
	  p3			  "pinmode4"
	  p4			  "pinmode5"
	  p5			  "pinmode6"
	  p6			  "pinmode9"
	  p7			  "pinmode10"
	  p8			  "pinmode11"
	  p9			  "pinmodeA0"
	  p10			  "pinmodeA1"
	  p11			  "pinmodeA2"
	  p12			  "pinmodeA3"
	  p13			  "pinmodeA4"
	  p14			  "pinmodeA5"
	  p15			  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation_Detector"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [475, 382, 490, 398]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Simulation_Detector"
	    Location		    [50, 69, 1224, 553]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "automatic"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Reference
	      Name		      "CNI3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [20, 23, 40, 37]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "Unknown"
	      icn		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [65, 23, 95, 37]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNI3"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "comm_status"
	  Position		  [1050, 1023, 1080, 1037]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_code"
	  Position		  [1050, 963, 1080, 977]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_subcode"
	  Position		  [1050, 993, 1080, 1007]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI2"
	  Position		  [990, 108, 1020, 122]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI3"
	  Position		  [990, 138, 1020, 152]
	  Port			  "5"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI4"
	  Position		  [990, 168, 1020, 182]
	  Port			  "6"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI5"
	  Position		  [990, 198, 1020, 212]
	  Port			  "7"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI6"
	  Position		  [990, 228, 1020, 242]
	  Port			  "8"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI7"
	  Position		  [990, 258, 1020, 272]
	  Port			  "9"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI8"
	  Position		  [990, 288, 1020, 302]
	  Port			  "10"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI9"
	  Position		  [990, 318, 1020, 332]
	  Port			  "11"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI10"
	  Position		  [990, 348, 1020, 362]
	  Port			  "12"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI11"
	  Position		  [990, 378, 1020, 392]
	  Port			  "13"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A0"
	  Position		  [990, 468, 1020, 482]
	  Port			  "14"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A1"
	  Position		  [990, 498, 1020, 512]
	  Port			  "15"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A2"
	  Position		  [990, 543, 1020, 557]
	  Port			  "16"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A3"
	  Position		  [990, 573, 1020, 587]
	  Port			  "17"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A4"
	  Position		  [990, 603, 1020, 617]
	  Port			  "18"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A5"
	  Position		  [990, 633, 1020, 647]
	  Port			  "19"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI0"
	  Position		  [1055, 798, 1085, 812]
	  Port			  "20"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI1"
	  Position		  [1055, 823, 1085, 837]
	  Port			  "21"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI2"
	  Position		  [1055, 848, 1085, 862]
	  Port			  "22"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI3"
	  Position		  [1055, 873, 1085, 887]
	  Port			  "23"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI4"
	  Position		  [1055, 898, 1085, 912]
	  Port			  "24"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI5"
	  Position		  [1055, 923, 1085, 937]
	  Port			  "25"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT2"
	  Position		  [1050, 1078, 1080, 1092]
	  Port			  "26"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT3"
	  Position		  [1050, 1108, 1080, 1122]
	  Port			  "27"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_2_3_data"
	  Position		  [1050, 1163, 1080, 1177]
	  Port			  "28"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_4_5_data"
	  Position		  [1050, 1188, 1080, 1202]
	  Port			  "29"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_6_9_data"
	  Position		  [1050, 1218, 1080, 1232]
	  Port			  "30"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_10_11_data"
	  Position		  [1050, 1248, 1080, 1262]
	  Port			  "31"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A0_A1_data"
	  Position		  [1050, 1278, 1080, 1292]
	  Port			  "32"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A2_A3_data"
	  Position		  [1050, 1308, 1080, 1322]
	  Port			  "33"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "userRecv"
	  Position		  [1050, 1338, 1080, 1352]
	  Port			  "34"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  1
	  DstBlock		  "AI0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  1
	  DstBlock		  "AI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_11"
	  SrcPort		  1
	  Points		  [5, 0; 0, -545]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "BITOP_12"
	  SrcPort		  1
	  Points		  [15, 0; 0, -610]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "BITOP_13"
	  SrcPort		  1
	  Points		  [25, 0; 0, -680]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_5"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_6"
	  SrcPort		  1
	  DstBlock		  "BITOP_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_7"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "BITOP_13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_8"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "BITOP_12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_9"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "BITOP_11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNB_LOG_INCOMING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNB_LOG_OUTGOING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNI"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "BITOP_1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "BITOP_3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "BITOP_4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "BITOP_5"
		    DstPort		    2
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI0"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI1"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_comPort"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "CNT2E"
	  SrcPort		  1
	  DstBlock		  "CNT_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNT2R"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "CNT_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNT3E"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "CNT_mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNT3R"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "CNT_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNT_mux"
	  SrcPort		  1
	  Points		  [275, 0; 0, -700]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO10_PWM"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 650]
	    DstBlock		    "BITOP_4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    11
	  }
	}
	Line {
	  SrcBlock		  "DO11_PWM"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 660]
	    DstBlock		    "BITOP_5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    12
	  }
	}
	Line {
	  SrcBlock		  "DO12"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "DO13"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "DO2"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO3_PWM"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 700]
	    DstBlock		    "BITOP"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "DO4"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DO5_PWM"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [0, 680]
	    DstBlock		    "BITOP_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "DO6_PWM"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 690]
	    DstBlock		    "BITOP_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "DO9_PWM"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 640]
	    DstBlock		    "BITOP_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    10
	  }
	}
	Line {
	  SrcBlock		  "DO_A0"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "DO_A1"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO_A2"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DO_A3"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DO_A4"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO_A5"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  1
	  DstBlock		  "err_code"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "err_subcode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  3
	  Points		  [20, 0; 0, 40]
	  DstBlock		  "comm_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  3
	  DstBlock		  "DI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  4
	  DstBlock		  "DI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  5
	  DstBlock		  "DI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  6
	  DstBlock		  "DI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  7
	  DstBlock		  "DI6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  8
	  DstBlock		  "DI7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  9
	  DstBlock		  "DI8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  10
	  DstBlock		  "DI9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  11
	  DstBlock		  "DI10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  12
	  DstBlock		  "DI11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  15
	  DstBlock		  "DI_A0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  16
	  DstBlock		  "DI_A1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBM"
	  SrcPort		  1
	  DstBlock		  "BITOP_10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISSW"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "MP_FORCE_RECONNECT"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MP_LOG_MASTER_VERSION"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "MP_LOG_PINMODES"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  1
	  DstBlock		  "DI_A2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  2
	  DstBlock		  "DI_A3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  3
	  DstBlock		  "DI_A4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  4
	  DstBlock		  "DI_A5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBM"
	  SrcPort		  1
	  Points		  [35, 0; 0, -375]
	  DstBlock		  "BITOP_10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBM_DEBUG"
	  SrcPort		  1
	  Points		  [200, 0; 0, -935]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  2
	  Points		  [235, 0]
	  Branch {
	    DstBlock		    "HEXDBD"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 375]
	    DstBlock		    "OCTBD"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  5
	  Points		  [225, 0; 0, 505]
	  DstBlock		  "AI_demux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  6
	  Points		  [215, 0; 0, 570]
	  DstBlock		  "AI_demux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  8
	  Points		  [160, 0; 0, 745]
	  DstBlock		  "CNT2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  9
	  Points		  [150, 0; 0, 765]
	  DstBlock		  "CNT3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  10
	  Points		  [205, 0; 0, 625]
	  DstBlock		  "ERR_demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  11
	  Points		  [100, 0; 0, 800]
	  DstBlock		  "OW_2_3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  12
	  Points		  [90, 0; 0, 815]
	  DstBlock		  "OW_4_5_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  13
	  Points		  [80, 0; 0, 835]
	  DstBlock		  "OW_6_9_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  14
	  Points		  [70, 0; 0, 855]
	  DstBlock		  "OW_10_11_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  15
	  Points		  [60, 0; 0, 875]
	  DstBlock		  "OW_A0_A1_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  16
	  Points		  [50, 0; 0, 895]
	  DstBlock		  "OW_A2_A3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  17
	  Points		  [40, 0; 0, 915]
	  DstBlock		  "userRecv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation_Detector"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "userSend"
	  SrcPort		  1
	  Points		  [445, 0; 0, -780]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  17
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Arduino_UNO_ADV"
      Ports		      [23, 39, 0, 0, 0]
      Position		      [345, 461, 490, 859]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskPromptString	      "Serial device, e.g. COM7, /dev/ttyACM0, /dev/tt"
"yUSB0 etc.|Pin modes 0 to 7 (0 and 1 ignored)|Pin modes 8 to 13|Pin modes A0 "
"to A5"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "REXduino_mask_comPort = get_param(gcb,'comPort'"
");\nREXduino_mask_comPort = sscanf(fliplr(REXduino_mask_comPort),'%u',1);\nif"
" ( ~isempty(REXduino_mask_comPort) & (REXduino_mask_comPort<100) )\nset_param"
"([gcb '/CNI_comPort'],'icn',fliplr(num2str(REXduino_mask_comPort)))\nelse\nse"
"t_param([gcb '/CNI_comPort'],'icn','15')    \nend\nclear REXduino_mask_comPor"
"t|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskVariables	      "comPort=&1;pinmodes_00_07=@2;pinmodes_08_13=@3;"
"pinmodes_A0_A5=@4"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "/dev/ttyACM0|0|0|0"
      System {
	Name			"Arduino_UNO_ADV"
	Location		[12, 153, 1164, 872]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "DO2"
	  Position		  [20, 103, 50, 117]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO3_PWM"
	  Position		  [20, 133, 50, 147]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO4"
	  Position		  [20, 163, 50, 177]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO5_PWM"
	  Position		  [20, 193, 50, 207]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO6_PWM"
	  Position		  [20, 223, 50, 237]
	  Port			  "5"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO7"
	  Position		  [20, 253, 50, 267]
	  Port			  "6"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO8"
	  Position		  [20, 283, 50, 297]
	  Port			  "7"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO9_PWM"
	  Position		  [20, 313, 50, 327]
	  Port			  "8"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO10_PWM"
	  Position		  [20, 343, 50, 357]
	  Port			  "9"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO11_PWM"
	  Position		  [20, 373, 50, 387]
	  Port			  "10"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO12"
	  Position		  [20, 403, 50, 417]
	  Port			  "11"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO13"
	  Position		  [20, 433, 50, 447]
	  Port			  "12"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A0"
	  Position		  [20, 463, 50, 477]
	  Port			  "13"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A1"
	  Position		  [20, 493, 50, 507]
	  Port			  "14"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A2"
	  Position		  [20, 548, 50, 562]
	  Port			  "15"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A3"
	  Position		  [20, 578, 50, 592]
	  Port			  "16"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A4"
	  Position		  [20, 608, 50, 622]
	  Port			  "17"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A5"
	  Position		  [20, 638, 50, 652]
	  Port			  "18"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2R"
	  Position		  [15, 1078, 45, 1092]
	  Port			  "19"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2E"
	  Position		  [15, 1108, 45, 1122]
	  Port			  "20"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3R"
	  Position		  [15, 1138, 45, 1152]
	  Port			  "21"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3E"
	  Position		  [15, 1168, 45, 1182]
	  Port			  "22"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "userSend"
	  Position		  [15, 1203, 45, 1217]
	  Port			  "23"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux1"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [900, 798, 1000, 832]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux1"
	    Location		    [89, 103, 471, 317]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux2"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [900, 873, 1000, 907]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux2"
	    Location		    [89, 103, 471, 317]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 833, 225, 857]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 873, 225, 897]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [295, 268, 320, 292]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_11"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [345, 843, 370, 867]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_12"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [345, 918, 370, 942]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_13"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [345, 998, 370, 1022]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 913, 225, 937]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 953, 225, 977]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_4"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 993, 225, 1017]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_5"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [200, 1033, 225, 1057]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_6"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 838, 310, 862]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_7"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 1038, 310, 1062]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_8"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 958, 310, 982]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_9"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [285, 878, 310, 902]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_INCOMING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [175, 1293, 195, 1307]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_OUTGOING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [175, 1323, 195, 1337]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [135, 842, 160, 858]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "255"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI0"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [420, 363, 440, 377]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [445, 373, 465, 387]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 848, 265, 862]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_2"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 1048, 265, 1062]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_3"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 968, 265, 982]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_4"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [250, 888, 265, 902]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_comPort"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [485, 338, 510, 352]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "15"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CNT_mux"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [115, 1098, 205, 1142]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CNT_mux"
	    Location		    [195, 171, 467, 333]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2R"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2E"
	      Position		      [20, 53, 50, 67]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3R"
	      Position		      [20, 78, 50, 92]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3E"
	      Position		      [20, 103, 50, 117]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OCTBM"
	      Ports		      [8, 1, 0, 0, 0]
	      Position		      [135, 21, 170, 109]
	      SourceBlock	      "logiclib/BMOCT"
	      SourceType	      "BMOCT"
	      shift		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cntCmd"
	      Position		      [215, 58, 245, 72]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNT2E"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "OCTBM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNT2R"
	      SrcPort		      1
	      DstBlock		      "OCTBM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNT3E"
	      SrcPort		      1
	      Points		      [45, 0; 0, -50]
	      DstBlock		      "OCTBM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CNT3R"
	      SrcPort		      1
	      Points		      [35, 0; 0, -35]
	      DstBlock		      "OCTBM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "OCTBM"
	      SrcPort		      1
	      DstBlock		      "cntCmd"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ERR_demux"
	  Ports			  [1, 4, 0, 0, 0]
	  Position		  [900, 962, 1000, 1008]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ERR_demux"
	    Location		    [89, 103, 567, 380]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 83, 150, 107]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 88, 235, 112]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [345, 198, 370, 222]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 128, 235, 152]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [305, 133, 330, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 193, 295, 217]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 93, 85, 107]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [260, 143, 275, 157]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [220, 203, 235, 217]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [270, 233, 300, 247]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_code"
	      Position		      [410, 93, 440, 107]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_subcode"
	      Position		      [410, 28, 440, 42]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      Position		      [410, 138, 440, 152]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata"
	      Position		      [410, 203, 440, 217]
	      Port		      "4"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "err_subcode"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "err_code"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 40]
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"BITOP_5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBD"
	  Ports			  [1, 16, 0, 0, 0]
	  Position		  [915, 46, 960, 514]
	  SourceBlock		  "logiclib/BDHEXD"
	  SourceType		  "BDHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBM"
	  Ports			  [16, 1, 0, 0, 0]
	  Position		  [165, 42, 215, 508]
	  SourceBlock		  "logiclib/BMHEXD"
	  SourceType		  "BMHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ISSW"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [540, 363, 570, 397]
	  SourceBlock		  "logiclib/ISSW"
	  SourceType		  "ISSW"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_FORCE_RECONNECT"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [180, 1233, 195, 1247]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_MASTER_VERSION"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [180, 1353, 195, 1367]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_PINMODES"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [180, 1263, 195, 1277]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBD"
	  Ports			  [1, 8, 0, 0, 0]
	  Position		  [915, 538, 960, 772]
	  SourceBlock		  "logiclib/BDOCT"
	  SourceType		  "BDOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [165, 538, 215, 782]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM_DEBUG"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [270, 1223, 320, 1467]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "REXLANG_REXduino"
	  Ports			  [17, 17, 0, 0, 0]
	  Position		  [600, 260, 650, 440]
	  SourceBlock		  "speclib/REXLANG"
	  SourceType		  "REXLANG"
	  tab_matlab		  "MORE"
	  srcname		  "REXduino_master.stl"
	  srctype		  "1: STL"
	  stack			  "0"
	  debug			  "1: No check"
	  fname			  "comPort"
	  p0			  "0"
	  p1			  "pinmodes_00_07"
	  p2			  "pinmodes_08_13"
	  p3			  "pinmodes_A0_A5"
	  p4			  "0"
	  p5			  "0"
	  p6			  "0"
	  p7			  "0"
	  p8			  "0"
	  p9			  "0"
	  p10			  "0"
	  p11			  "0"
	  p12			  "0"
	  p13			  "0"
	  p14			  "0"
	  p15			  "2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation_Detector"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [470, 382, 485, 398]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Simulation_Detector"
	    Location		    [50, 69, 1224, 553]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "automatic"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Reference
	      Name		      "CNI3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [20, 23, 40, 37]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "Unknown"
	      icn		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [65, 23, 95, 37]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNI3"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "comm_status"
	  Position		  [1050, 1023, 1080, 1037]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_code"
	  Position		  [1050, 963, 1080, 977]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_subcode"
	  Position		  [1050, 993, 1080, 1007]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI2"
	  Position		  [990, 108, 1020, 122]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI3"
	  Position		  [990, 138, 1020, 152]
	  Port			  "5"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI4"
	  Position		  [990, 168, 1020, 182]
	  Port			  "6"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI5"
	  Position		  [990, 198, 1020, 212]
	  Port			  "7"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI6"
	  Position		  [990, 228, 1020, 242]
	  Port			  "8"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI7"
	  Position		  [990, 258, 1020, 272]
	  Port			  "9"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI8"
	  Position		  [990, 288, 1020, 302]
	  Port			  "10"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI9"
	  Position		  [990, 318, 1020, 332]
	  Port			  "11"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI10"
	  Position		  [990, 348, 1020, 362]
	  Port			  "12"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI11"
	  Position		  [990, 378, 1020, 392]
	  Port			  "13"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI1"
	  Position		  [990, 408, 1020, 422]
	  Port			  "14"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI12"
	  Position		  [990, 438, 1020, 452]
	  Port			  "15"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A0"
	  Position		  [990, 468, 1020, 482]
	  Port			  "16"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A1"
	  Position		  [990, 498, 1020, 512]
	  Port			  "17"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A2"
	  Position		  [990, 543, 1020, 557]
	  Port			  "18"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A3"
	  Position		  [990, 573, 1020, 587]
	  Port			  "19"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A4"
	  Position		  [990, 603, 1020, 617]
	  Port			  "20"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A5"
	  Position		  [990, 633, 1020, 647]
	  Port			  "21"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI0"
	  Position		  [1055, 798, 1085, 812]
	  Port			  "22"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI1"
	  Position		  [1055, 823, 1085, 837]
	  Port			  "23"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI2"
	  Position		  [1055, 848, 1085, 862]
	  Port			  "24"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI3"
	  Position		  [1055, 873, 1085, 887]
	  Port			  "25"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI4"
	  Position		  [1055, 898, 1085, 912]
	  Port			  "26"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI5"
	  Position		  [1055, 923, 1085, 937]
	  Port			  "27"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT2"
	  Position		  [1050, 1078, 1080, 1092]
	  Port			  "28"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT3"
	  Position		  [1050, 1108, 1080, 1122]
	  Port			  "29"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_2_3_data"
	  Position		  [1050, 1163, 1080, 1177]
	  Port			  "30"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_4_5_data"
	  Position		  [1050, 1188, 1080, 1202]
	  Port			  "31"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_6_7_data"
	  Position		  [1050, 1218, 1080, 1232]
	  Port			  "32"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_8_9_data"
	  Position		  [1050, 1248, 1080, 1262]
	  Port			  "33"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_10_11_data"
	  Position		  [1050, 1278, 1080, 1292]
	  Port			  "34"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_12_data"
	  Position		  [1050, 1308, 1080, 1322]
	  Port			  "35"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A0_A1_data"
	  Position		  [1050, 1338, 1080, 1352]
	  Port			  "36"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A2_A3_data"
	  Position		  [1050, 1368, 1080, 1382]
	  Port			  "37"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A4_A5_data"
	  Position		  [1050, 1398, 1080, 1412]
	  Port			  "38"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "userRecv"
	  Position		  [1050, 1428, 1080, 1442]
	  Port			  "39"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  1
	  DstBlock		  "AI0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  1
	  DstBlock		  "AI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_11"
	  SrcPort		  1
	  Points		  [5, 0; 0, -545]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "BITOP_12"
	  SrcPort		  1
	  Points		  [15, 0; 0, -610]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "BITOP_13"
	  SrcPort		  1
	  Points		  [25, 0; 0, -680]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_5"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_6"
	  SrcPort		  1
	  DstBlock		  "BITOP_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_7"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "BITOP_13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_8"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "BITOP_12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_9"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "BITOP_11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNB_LOG_INCOMING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNB_LOG_OUTGOING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNI"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "BITOP_1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "BITOP_3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "BITOP_4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "BITOP_5"
		    DstPort		    2
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI0"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI1"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_comPort"
	  SrcPort		  1
	  Points		  [65, 0; 0, 25]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "CNT2E"
	  SrcPort		  1
	  DstBlock		  "CNT_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNT2R"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "CNT_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNT3E"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "CNT_mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNT3R"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "CNT_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNT_mux"
	  SrcPort		  1
	  Points		  [275, 0; 0, -700]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO10_PWM"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 650]
	    DstBlock		    "BITOP_4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    11
	  }
	}
	Line {
	  SrcBlock		  "DO11_PWM"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 660]
	    DstBlock		    "BITOP_5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    12
	  }
	}
	Line {
	  SrcBlock		  "DO12"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "DO13"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "DO2"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO3_PWM"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 700]
	    DstBlock		    "BITOP"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "DO4"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DO5_PWM"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [0, 680]
	    DstBlock		    "BITOP_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "DO6_PWM"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 690]
	    DstBlock		    "BITOP_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "DO7"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "DO8"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "DO9_PWM"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 640]
	    DstBlock		    "BITOP_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    10
	  }
	}
	Line {
	  SrcBlock		  "DO_A0"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "DO_A1"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO_A2"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DO_A3"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DO_A4"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO_A5"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  1
	  DstBlock		  "err_code"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "err_subcode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  3
	  Points		  [20, 0; 0, 40]
	  DstBlock		  "comm_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  3
	  DstBlock		  "DI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  4
	  DstBlock		  "DI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  5
	  DstBlock		  "DI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  6
	  DstBlock		  "DI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  7
	  DstBlock		  "DI6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  8
	  DstBlock		  "DI7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  9
	  DstBlock		  "DI8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  10
	  DstBlock		  "DI9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  11
	  DstBlock		  "DI10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  12
	  DstBlock		  "DI11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  13
	  DstBlock		  "DI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  14
	  DstBlock		  "DI12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  15
	  DstBlock		  "DI_A0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  16
	  DstBlock		  "DI_A1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBM"
	  SrcPort		  1
	  DstBlock		  "BITOP_10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISSW"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "MP_FORCE_RECONNECT"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MP_LOG_MASTER_VERSION"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "MP_LOG_PINMODES"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  1
	  DstBlock		  "DI_A2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  2
	  DstBlock		  "DI_A3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  3
	  DstBlock		  "DI_A4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  4
	  DstBlock		  "DI_A5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBM"
	  SrcPort		  1
	  Points		  [35, 0; 0, -375]
	  DstBlock		  "BITOP_10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBM_DEBUG"
	  SrcPort		  1
	  Points		  [200, 0; 0, -935]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  2
	  Points		  [235, 0]
	  Branch {
	    DstBlock		    "HEXDBD"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 375]
	    DstBlock		    "OCTBD"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  3
	  Points		  [225, 0; 0, 525]
	  DstBlock		  "AI_demux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  4
	  Points		  [215, 0; 0, 590]
	  DstBlock		  "AI_demux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  5
	  Points		  [140, 0; 0, 860]
	  DstBlock		  "OW_2_3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  6
	  Points		  [130, 0; 0, 875]
	  DstBlock		  "OW_4_5_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  7
	  Points		  [120, 0; 0, 895]
	  DstBlock		  "OW_6_7_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  8
	  Points		  [195, 0; 0, 745]
	  DstBlock		  "CNT2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  9
	  Points		  [185, 0; 0, 765]
	  DstBlock		  "CNT3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  10
	  Points		  [205, 0; 0, 625]
	  DstBlock		  "ERR_demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  11
	  Points		  [110, 0; 0, 885]
	  DstBlock		  "OW_8_9_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  12
	  Points		  [100, 0; 0, 905]
	  DstBlock		  "OW_10_11_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  13
	  Points		  [90, 0; 0, 925]
	  DstBlock		  "OW_12_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  14
	  Points		  [80, 0; 0, 945]
	  DstBlock		  "OW_A0_A1_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  15
	  Points		  [70, 0; 0, 965]
	  DstBlock		  "OW_A2_A3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  16
	  Points		  [60, 0; 0, 985]
	  DstBlock		  "OW_A4_A5_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  17
	  Points		  [40, 0; 0, 1005]
	  DstBlock		  "userRecv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation_Detector"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "userSend"
	  SrcPort		  1
	  Points		  [445, 0; 0, -780]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  17
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_decompose"
      Ports		      [1, 4, 0, 0, 0]
      Position		      [25, 937, 165, 983]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_decompose"
	Location		[241, 167, 649, 408]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "OW_data"
	  Position		  [10, 23, 40, 37]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 83, 150, 107]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 23, 150, 47]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [240, 88, 265, 112]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [240, 28, 265, 52]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_5"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [130, 128, 155, 152]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_6"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [240, 133, 265, 157]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_7"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [240, 183, 265, 207]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_8"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [130, 178, 155, 202]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 93, 95, 107]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_2"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [185, 143, 200, 157]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_5"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 58, 95, 72]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "20"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_6"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 138, 95, 152]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "12"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_7"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 188, 95, 202]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "28"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GAIN"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [295, 33, 320, 47]
	  SourceBlock		  "mathlib/GAIN"
	  SourceType		  "GAIN"
	  k			  "0.0625"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GAIN_1"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [295, 93, 320, 107]
	  SourceBlock		  "mathlib/GAIN"
	  SourceType		  "GAIN"
	  k			  "0.0625"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchA_Temp"
	  Position		  [350, 33, 380, 47]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchA_nSensor"
	  Position		  [345, 138, 375, 152]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchB_Temp"
	  Position		  [350, 93, 380, 107]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchB_nSensor"
	  Position		  [345, 188, 375, 202]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  DstBlock		  "BITOP_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  DstBlock		  "GAIN_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  DstBlock		  "GAIN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_5"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_6"
	  SrcPort		  1
	  DstBlock		  "branchA_nSensor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_7"
	  SrcPort		  1
	  DstBlock		  "branchB_nSensor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_8"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "BITOP_6"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "BITOP_7"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "CNI_5"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP_10"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      Points		      [0, 40]
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -20]
	      DstBlock		      "BITOP_3"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI_6"
	  SrcPort		  1
	  DstBlock		  "BITOP_5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_7"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "GAIN"
	  SrcPort		  1
	  DstBlock		  "branchA_Temp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GAIN_1"
	  SrcPort		  1
	  DstBlock		  "branchB_Temp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OW_data"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "BITOP_10"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      DstBlock		      "BITOP_1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 45]
	      Branch {
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"BITOP_8"
		DstPort			1
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_sensors_13_15"
      Ports		      [2, 3, 0, 0, 0]
      Position		      [200, 1148, 290, 1182]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_sensors_13_15"
	Location		[302, 87, 823, 380]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "Temp"
	  Position		  [15, 12, 45, 28]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "nSensor"
	  Position		  [15, 57, 45, 73]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ITOI_1"
	  Ports			  [5, 5, 0, 0, 0]
	  Position		  [85, 57, 120, 113]
	  SourceBlock		  "logiclib/ITOI"
	  SourceType		  "ITOI"
	  BINF			  "off"
	  fktab			  "[0 0 0 0 0 0 0 0 0 0 0 0 1 2 4]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 58, 265, 92]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD2"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 113, 265, 147]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD3"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 168, 265, 202]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor13"
	  Position		  [455, 68, 485, 82]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor14"
	  Position		  [455, 124, 485, 136]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor15"
	  Position		  [455, 178, 485, 192]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  2
	  DstBlock		  "SHLD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "SHLD2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "SHLD3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SHLD1"
	  SrcPort		  1
	  DstBlock		  "Sensor13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD2"
	  SrcPort		  1
	  DstBlock		  "Sensor14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD3"
	  SrcPort		  1
	  DstBlock		  "Sensor15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Temp"
	  SrcPort		  1
	  Points		  [140, 0; 0, 45]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      DstBlock		      "SHLD2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "SHLD3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "SHLD1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "nSensor"
	  SrcPort		  1
	  DstBlock		  "ITOI_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_sensors_1_4"
      Ports		      [2, 4, 0, 0, 0]
      Position		      [200, 937, 290, 983]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_sensors_1_4"
	Location		[302, 87, 823, 380]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "Temp"
	  Position		  [15, 12, 45, 28]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "nSensor"
	  Position		  [15, 57, 45, 73]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ITOI_1"
	  Ports			  [5, 5, 0, 0, 0]
	  Position		  [85, 57, 120, 113]
	  SourceBlock		  "logiclib/ITOI"
	  SourceType		  "ITOI"
	  BINF			  "off"
	  fktab			  "[0 1 2 4 8 0 0 0 0 0 0 0 0 0 0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 58, 265, 92]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD2"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 113, 265, 147]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD3"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 168, 265, 202]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD4"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 223, 265, 257]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor1"
	  Position		  [455, 68, 485, 82]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor2"
	  Position		  [455, 124, 485, 136]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor3"
	  Position		  [455, 178, 485, 192]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor4"
	  Position		  [455, 233, 485, 247]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  2
	  DstBlock		  "SHLD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "SHLD2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "SHLD3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  5
	  Points		  [20, 0; 0, 135]
	  DstBlock		  "SHLD4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SHLD1"
	  SrcPort		  1
	  DstBlock		  "Sensor1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD2"
	  SrcPort		  1
	  DstBlock		  "Sensor2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD3"
	  SrcPort		  1
	  DstBlock		  "Sensor3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD4"
	  SrcPort		  1
	  DstBlock		  "Sensor4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Temp"
	  SrcPort		  1
	  Points		  [140, 0; 0, 45]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		DstBlock		"SHLD3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"SHLD4"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "SHLD2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "SHLD1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "nSensor"
	  SrcPort		  1
	  DstBlock		  "ITOI_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_sensors_5_8"
      Ports		      [2, 4, 0, 0, 0]
      Position		      [200, 1007, 290, 1053]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_sensors_5_8"
	Location		[302, 87, 823, 380]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "Temp"
	  Position		  [15, 12, 45, 28]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "nSensor"
	  Position		  [15, 57, 45, 73]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ITOI_1"
	  Ports			  [5, 5, 0, 0, 0]
	  Position		  [85, 57, 120, 113]
	  SourceBlock		  "logiclib/ITOI"
	  SourceType		  "ITOI"
	  BINF			  "off"
	  fktab			  "[0 1 2 4 8 0 0 0 0 0 0 0 0 0 0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 58, 265, 92]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD2"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 113, 265, 147]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD3"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 168, 265, 202]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD4"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 223, 265, 257]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor5"
	  Position		  [455, 68, 485, 82]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor6"
	  Position		  [455, 124, 485, 136]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor7"
	  Position		  [455, 178, 485, 192]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor8"
	  Position		  [455, 233, 485, 247]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  2
	  DstBlock		  "SHLD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "SHLD2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "SHLD3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  5
	  Points		  [20, 0; 0, 135]
	  DstBlock		  "SHLD4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SHLD1"
	  SrcPort		  1
	  DstBlock		  "Sensor5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD2"
	  SrcPort		  1
	  DstBlock		  "Sensor6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD3"
	  SrcPort		  1
	  DstBlock		  "Sensor7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD4"
	  SrcPort		  1
	  DstBlock		  "Sensor8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Temp"
	  SrcPort		  1
	  Points		  [140, 0; 0, 45]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		DstBlock		"SHLD3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"SHLD4"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "SHLD2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "SHLD1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "nSensor"
	  SrcPort		  1
	  DstBlock		  "ITOI_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_sensors_9_12"
      Ports		      [2, 4, 0, 0, 0]
      Position		      [200, 1077, 290, 1123]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_sensors_9_12"
	Location		[302, 87, 823, 380]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "Temp"
	  Position		  [15, 12, 45, 28]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "nSensor"
	  Position		  [15, 57, 45, 73]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ITOI_1"
	  Ports			  [5, 5, 0, 0, 0]
	  Position		  [85, 57, 120, 113]
	  SourceBlock		  "logiclib/ITOI"
	  SourceType		  "ITOI"
	  BINF			  "off"
	  fktab			  "[0 0 0 0 0 0 0 0 0 1 2 4 8 0 0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 58, 265, 92]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD2"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 113, 265, 147]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD3"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 168, 265, 202]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD4"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 223, 265, 257]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor9"
	  Position		  [455, 68, 485, 82]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor10"
	  Position		  [455, 124, 485, 136]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor11"
	  Position		  [455, 178, 485, 192]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor12"
	  Position		  [455, 233, 485, 247]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  2
	  DstBlock		  "SHLD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "SHLD2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "SHLD3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  5
	  Points		  [20, 0; 0, 135]
	  DstBlock		  "SHLD4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SHLD1"
	  SrcPort		  1
	  DstBlock		  "Sensor9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD2"
	  SrcPort		  1
	  DstBlock		  "Sensor10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD3"
	  SrcPort		  1
	  DstBlock		  "Sensor11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD4"
	  SrcPort		  1
	  DstBlock		  "Sensor12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Temp"
	  SrcPort		  1
	  Points		  [140, 0; 0, 45]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		DstBlock		"SHLD3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"SHLD4"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "SHLD2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "SHLD1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "nSensor"
	  SrcPort		  1
	  DstBlock		  "ITOI_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PWM_mux"
      Ports		      [4, 1, 0, 0, 0]
      Position		      [330, 937, 425, 983]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"PWM_mux"
	Location		[211, 219, 681, 409]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "PWMa"
	  Position		  [15, 13, 45, 27]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWMb"
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWMc"
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "PWMd"
	  Position		  [15, 133, 45, 147]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ADD"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [270, 18, 295, 42]
	  SourceBlock		  "mathlib/ADD"
	  SourceType		  "ADD"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ADD_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [270, 103, 295, 127]
	  SourceBlock		  "mathlib/ADD"
	  SourceType		  "ADD"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ADD_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [320, 23, 345, 47]
	  SourceBlock		  "mathlib/ADD"
	  SourceType		  "ADD"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 13, 150, 37]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 53, 150, 77]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 93, 150, 117]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [210, 58, 235, 82]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_4"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [210, 98, 235, 122]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_5"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 133, 150, 157]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_6"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [210, 138, 235, 162]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [65, 23, 95, 37]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "255"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_3"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [170, 68, 190, 82]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_4"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [170, 108, 190, 122]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_6"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [170, 148, 190, 162]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RTOI"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [365, 28, 390, 42]
	  SourceBlock		  "mathlib/RTOI"
	  SourceType		  "RTOI"
	}
	Block {
	  BlockType		  Outport
	  Name			  "PWMdata"
	  Position		  [415, 28, 445, 42]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ADD"
	  SrcPort		  1
	  DstBlock		  "ADD_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ADD_1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "ADD_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ADD_2"
	  SrcPort		  1
	  DstBlock		  "RTOI"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP"
	  SrcPort		  1
	  DstBlock		  "ADD"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "ADD"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_4"
	  SrcPort		  1
	  DstBlock		  "ADD_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_5"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_6"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "ADD_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "BITOP"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "BITOP_1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_5"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_6"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PWMa"
	  SrcPort		  1
	  DstBlock		  "BITOP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PWMb"
	  SrcPort		  1
	  DstBlock		  "BITOP_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PWMc"
	  SrcPort		  1
	  DstBlock		  "BITOP_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "PWMd"
	  SrcPort		  1
	  DstBlock		  "BITOP_5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "RTOI"
	  SrcPort		  1
	  DstBlock		  "PWMdata"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Position		      [65, 20]
      Text		      "Basic masks"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Position		      [160, 135]
      HorizontalAlignment     "left"
      Text		      "PWM range 0..255\n\nAnalog input (AI) range 0.."
"1023\n\n1-Wire bus must be enabled in the REXduino slave\nto allow switching "
"pins to 1-Wire mode\n(OneWire library for Arduino is required)\n\nMax 15 1-Wi"
"re devices per branch\n\nIf I2C is enabled in the REXduino slave, some pins "
"\nmight be unusable\n\nSee REXduino.ino and REXduino_master.stl for error cod"
"es"
    }
    Annotation {
      Position		      [80, 445]
      Text		      "Advanced masks"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Position		      [169, 555]
      HorizontalAlignment     "left"
      Text		      "Pin modes are configured by HEX mask\n   (e.g. "
"0x753A2900 in REX or hex2dec('753A2900') in Simulink)\n\nPin modes:\n0: Not c"
"onnected\n1: Not connected\n2: Digital output\n3: Digital input\n4: Digital i"
"nput with internal pull-up\n5: Analog output (PWM) \n6: Analog input\n7: 1-Wi"
"re temperature\n8: Counter (only pins 2 and 3)\n9: Encoder A (only pins 2 and"
" 3)\nA: Counter DIR / Encoder B (only pins 4 and 5)"
    }
    Annotation {
      Position		      [80, 890]
      Text		      "Supporting blocks"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Position		      [190, 915]
      HorizontalAlignment     "left"
      Text		      "Use these blocks to compose/decompose data ente"
"ring/leaving the blocks"
    }
    Annotation {
      Position		      [170, 285]
      HorizontalAlignment     "left"
      Text		      "Due to limited number of parameters:\npins 7 an"
"d 8 are digital inputs with pull-up\npins 12 and 13 are digital outputs\npins"
" A6 and A7 are analog inputs (MEGA only)\n(this can be changed in the REXduin"
"o_master.stl file if needed)"
    }
  }
}
