ri microprocessor mips ri microprocessor technical backgrounder preliminary chapter ri technical summary  preformatted  performance specint specfp isa compatibility mipsi mipsii mipsiii master clock frequency mhz min mhz max pipeline clock mhz min mhz max x x x x master clock system interface clock mhz max cache kb icache kb dcache tlb double entry variable page size kb mb x increment power dissipation  watt typ max operating frequency supply voltage min  v typ  v max  v packaging pin plastic quad flat pack pqfp die size mm process technology  micron levelmetal cmos  preformatted  chapter overview paper introduces risc ri microprocessor mips technology inc mti information presented paper discus ri differs previous microprocessor mti chapter provides general information ri including ÿÿÿ introduction ÿÿÿ ri microprocessor ÿÿÿ packaging design support ÿÿÿ future upgrade introduction reduced instructionset computer risc architecture differ older complex instructionset computer cisc architecture optimizing performance available silicon area mips architecture developed mti firmly established leading risc architecture today mips ri microprocessor extends benefit risc performance consumer electronics ri microprocessor also delivers high performance existing embedded computing application low cost low cost high performance provided ri needed latest consumer application interactive television game beginning risc microprocessor typically used high performance application lately processor found way embedded system market well today mips risc processor used network controller laser printer xterminals among application migration mips risc processor application facilitated lower cost well high integration various functional block single die ri deliver time integer performance vax  specint  cost approaching le per specint ri also designed low power offered low cost plastic package make ri strong candidate consumer embedded application three generation mips architecture introduced widely adopted first commercial mips processor r ran mhz used bit architecture r family raised system speed mhz r family us bit architecture boost instruction throughput increase available address space also add multilevel cache multiprocessor capability r family rpc rsc rmc rpc rsc currently work pipeline speed mhz recently mti announced mips r microprocessor offer industry leading performance scientific database application mti semiconductor partner successfully implemented mips standard processor variety semiconductor process introduced numerous derivative product mti semiconductor partner include integrated device technology inc lsi logic corp nec corporation performance semiconductor inc siemens toshiba corporation user mips architecture include cisco control data nec network computing device pyramid technology qms siemens nixdorf silicon graphic sony texas instrument tektronix ri microprocessor ri us variety technique provide high performance low cost low power consumption technique include power reduction feature power management feature costreduction feature architectural optimization major ri characteristic include bit processing mhz internal pipeline clock frequency lowvoltage operation powersaving mode plastic packaging single data path integer floating point operation ri implement mipsiii instruction set architecture fully software compatible existing mips processor chapter provides complete description architectural enhancement ri previous mips microprocessor family r family member ri family ri first member family microprocessor ri family us high integration power management virtual memory implementation bring high performance low cost consumer market future ri family member planned increase option available system developer ri designed welldefined basic block simplify implementation ri core logic new product example removing cache memorymanagement unit system interface highperformance risc core available integration derivative processor asic packaging design support ri made available single pin pqfp package pin plastic quad flat pack pqfp offer lowcost package surfacemount assembly decreasing processor cost benefit embedded application low profile suitable consumer application future upgrade anticipated higher frequency version ri become available future provide extra performance boost low price point current ri chapter implementation ri differs r family four main category category discussed next section ÿÿÿ power reduction feature ÿÿÿ power management feature ÿÿÿ cost reduction feature ÿÿÿ architectural optimization ÿÿÿ system bus interface feature combine achieve typical power dissipation  watt reduced power mode dissipation  watt power mode processor turned feature also allow die size le mm side maintaining full bit operation power reduction feature ri designed using lowpower design technique technique reduce power dissipation running standard task example lowpower design technique discussed ÿÿÿ volt operation ÿÿÿ dynamic logic design ÿÿÿ cache bank partitioning ÿÿÿ writeback data cache ÿÿÿ cache prefetching ÿÿÿ micro tlb volt operation ri designed operation v reduce power consumption cmos power dissipation increase square potential difference power vdd ground v lower voltage level however threshold voltage logic signal switch zero one change redesign gate physical widthtolength ratio necessary maintain logic speed lower voltage slightly increase total power dissipation sum reducing railtorail voltage difference  volt reduces overall comparative power dissipation lower railtorail vdd v voltage difference also increase chip sensitivity electrical noise smaller noise margin around threshold voltage mti designed ri interface using lowvoltage cmos lvcmos characterization ensure noise immunity reliable signal operation dynamic logic design ri us dynamic rather static logic design reduce transistor count power dissipation ri power management function make dynamic logic design approach suitable use consumer application cache bank partitioning instruction data cache access exhibit spatial temporal locality reference ri instruction data cache split four bank one four bank instruction data cache powered one time save power every cache access cycle performance degradation cache bank miss enabling cache bank entirely transparent system operation writeback cache ri us writeback policy write operation write back policy data cache written main memory cache line replaced cache line replaced whenever new data different address loaded cache cache line invalidated writeback cache policy reduces store activity system bus improves system performance simplifies memory subsystem design cache prefetching instruction read usually sequential ri fetch two consecutive bit word instruction every time read instruction cache dual instruction access cache reduces frequency cache enabling instruction access reduces power dissipation tlb micro instructiontlb memory management unit mmu translates virtual address physical address looking address correspondence  page table  processor maintains complete page table main memory access main memory slow translation lookaside buffer tlb keep copy page table entry onchip accelerates virtualtophysical address translation tlb structure large consumes power enabled ri therefore includes  micro tlb  chip contains page table entry two recently referenced instruction page power management feature ri also builtin power management feature addition power reduction feature power management used peak performance required allows processor operate different mode mode require le power therefore reduce average power consumption period time power management mode discussed ÿÿÿ standard operating mode ÿÿÿ sleep mode ÿÿÿ powerdown mode standard operating mode mode processor operates maximum mhz pipeline speed mhz external interface speed power dissipation maximum frequency mode estimated  watt sleep mode feature allows processor change dynamically one quarter normal speed example pipeline operates normally mhz would operate mhz sleep mode typically chipset logic trigger mode detects user activity predetermined amount time keystroke mouse movement reduced power mode power dissipation fall  watt one quarter normal powerdown mode ri variable register readable writable powerdown state processor therefore written nonvolatile ram powerup register restored state  instanton  capability allows processor activated millisecond instead many second normally required boot operating system reduces power consumption power saving benefit consumer cost reduction feature ri designed low cost main area contributing microprocessor cost packaging test assembly die cost packaging cost reduction low cost application ri available  pin plastic quad flat package pqfp highperformance microprocessor normally require expensive ceramic metal package enhanced thermal dissipation higher power requirement reduction system bus width bit bit elimination control signal resulted low pincount package offering lower power dissipation facilitated use plastic package test assembly cost reduction ri implement column redundancy instruction data cache column redundancy reduces chip sensitivity defect cache test process first test integrity bit column cache polysilicon fuse chip blown swap redundant bit column defective bit column column redundancy increase die yield test stage turn decrease testing cost good die die cost reduction die area reduced following technique ÿÿÿhighdensity  micron design rule ÿÿÿuse transistor ram cell cache ÿÿÿunified cpufpu data path ÿÿÿreduced configurability ÿÿÿoptimized cache tlb size last three cost reduction strategy fall category architectural optimization discussed architectural optimization ri fully implement current isa mipsiii standard mips r r processor onchip cp coprocessor contains mmu virtual address translation exception processing control system addressdata bus interface different r series processor ri bit multiplexed addressdata bus bit command bus flush buffer added r increased graphic performance retained ri ri also includes onchip clock frequency division circuitry support internal mhz operation external mhz clock ri option operating internally  time frequency external clock addition ri eliminates rclock existed r output clock syncout tclock turned power saving allows high microprocessor performance also simplifies system design difference r discussed ÿÿÿ combined integerfloatingpoint data path ÿÿÿ optimized stage pipeline ÿÿÿ optimized cache tlb size ÿÿÿ reduced physical address space ÿÿÿ additional instruction trace support ÿÿÿ simplified processor initialization unified integerfloatingpoint data path ri integer unit share data path fpu unit cpu floatingpoint instruction executed stage pipeline represents considerable saving die area corresponding power dissipation optimized pipeline pipelining allows multiple instruction overlap execution greater throughput processor operation require five basic operation instruction fetch instruction decode instruction execution accessing data writing result operation split pipeline several instruction treated concurrently one instruction decoded another fetched ri us fivestage pipeline instead eightstage pipeline found r series processor eightstage pipeline allows r series processor reach higher speed however shorter pipeline achieves greater efficiency given speed longer counterpart load store jump branch resolved fewer cycle exception processing simplified le control logic mean reduced die area optimized cache tlb size ri us separate instruction data cache instruction cache size impact performance greater extent owing locality instruction code combination kbytes instruction cache kbytes data cache give optimum performance fixed total cache size onchip tlb also reduced entrypairs r entrypairs size selected extensive simulation give ri best tradeoff high performance small die area tlbs critical implementing virtual memory system consumer application settops existence tlbs allow implementation security well fast context switching time running multiple process addition virtual page size kb kb kb kb mb mb mb supported r series processor reduced physical address space physical address space reduced bit bit still support physical address range gbytes enough consumer application additional instruction trace support ri includes additional debugging mode called instruction trace support mode let user find physical address cpu branched jumped whenever branch jump exception taken simplified processor initialization processor initialization simplified reflecting lower degree configurability ri two hardware pin configuration reset initialization sequence configuration register cp used set option data rate endianess chapter benefit summary main benefit ri discussed ÿÿÿ priceperformance ÿÿÿ low power ÿÿÿ low cost ÿÿÿ compatibility priceperformance ri dramatically improves priceperformance system designer endusers ri achieves priceperformance ten time better existing microprocessor ri first commercially available processor deliver le specint mark low power ri specifically designed highperformance consumer application including reduced power power management feature ÿÿÿreducedpower feature perform traditional task ÿÿÿin way reduces power consumption ÿÿÿpower management feature architectural enhancement ÿÿÿfurther reduce internal systemwide power consumption ÿÿÿswitching mode combination reducedpower powermanagement feature allows ri fit inexpensive plastic package low cost practice good priceperformance usually mean increased performance given price point ri contrast brings existing highperformance level unprecedented low pricepoint system manufacturer decrease component cost thereby increasing margin offer product lower price thereby stimulating demand pricesensitive consumer application game interactive television benefit particularly low cost highspeed microprocessor factory automation robotics also likely application ri compatibility software compatibility fundamental requirement preserve investment software time mips processor maintain software compatibility program compiled linked run r processor run ri appendix glossary cache onchip temporary storage area containing copy main memory fragment cache access much faster main memory access cisc complex instruction set computing design approach attempt achieve performance gain complex instruction data type hardware controlled memory management cpu central processing unit part microprocessor majority instruction executed die silicon chip cut wafer packaged flush buffer also called write buffer flush buffer temporary storage location data written pipeline cache main memory flush buffer allows processor continue executing instruction data written main memory fpu floatingpoint unit dedicated logic accelerate calculation using floatingpoint number iu integer unit part cpu performs calculation using integer arithmetic lvcmos lowvoltage cmos ieee standard lowvoltage logic design mmu memory management unit part microprocessor implement virtualtophysical address translation memory system hierarchy including cache memory mti mips technology inc developer mips risc architecture leading risc architecture worldwide page table area main memory containing set virtual address corresponding physical address protection data risc reduced instruction set computing design philosophy avoids implementing complex function silicon realizes large performance increase executing simpler standardized instruction faster efficient rate pipeline mechanism allow multiple instruction overlap execution greater throughput fivestage pipeline offer peak performance five time nonpipelined processor pqfp plastic quad flat pack plastic package pin four edge cheaper cpga tlb translation lookaside buffer onchip  page table  cache containing copy page table used mmu virtual tophysical address translation bit processor processor address data path bit wide leadingedge application require bit processor today bit capability bit processor important manage smooth transition bit mips r r ri mpus run either bit bit mode appendix b bibliography following related document available mips technology inc mips r microprocessor technology backgrounder mips technology inc corporate backgrounder nec corporation corporate backgrounder r r user manual prentice hall mips risc architecture kane hall prentice hall contact mips technology inc complete list publication available risc technology mips architecture mips technology inc information service  go mips  inside u  outside u world wide web url http wwwmipscom mips mips technology logo r registered trademark r r r r trademark mips technology inc window nt trademark microsoft corp                                      htmlcon conversion statistic information                                      total byte processed    total line processed    total link processed    total image processed    total string replaced    total filter used     reference preserved   false rough formatting preserved   false space compressed used    true rough line break used    