// Seed: 1596302003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_5 | 1;
  wor  id_6;
  wire id_7;
  assign id_4 = id_1 ? id_1 + id_6 : id_1 ? id_6 : 1;
  wire id_8;
  assign id_5 = 1'b0;
  assign module_1.type_0 = 0;
  always @(posedge 1 or posedge id_4) release id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1,
    input tri1 id_2,
    input wand id_3
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  tri0 id_6 = 1 + 1;
  tri0 id_7;
  assign id_7 = id_1;
endmodule
