module wideexpr_00438(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = &(3'sb001);
  assign y1 = $signed(-(1'sb1));
  assign y2 = s1;
  assign y3 = u6;
  assign y4 = -(+(-(((-(5'sb01011))>>>(3'sb111))-((4'sb0011)>>>(((ctrl[1]?(6'sb110011)^(s6):3'sb000))^(5'sb11001))))));
  assign y5 = ((s2)&((+((ctrl[3]?u3:6'b010000)))+(-((2'sb10)<<<(s7)))))>>((((ctrl[1]?(s0)&(5'b11000):{s6,u1,u4,2'sb11}))<=($unsigned((u7)>>(5'sb10010))))>>>((s2)|(5'sb11101)));
  assign y6 = {4{$signed(+(6'sb001101))}};
  assign y7 = $signed(((ctrl[6]?s7:$signed(($signed($signed(+(-(1'b0)))))|((ctrl[5]?(($signed(s3))>>({2{5'sb01000}}))<<<(((1'sb0)<<(3'sb100))^~((2'sb01)-(s7))):s1)))))>>>((ctrl[6]?s3:2'sb10)));
endmodule
