<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-2_Vitis-HLS_fxp_sqrt/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/impl/gwsynthesis/fxp_sqrt_top_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-2_Vitis-HLS_fxp_sqrt/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-2_Vitis-HLS_fxp_sqrt/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Mar 28 08:14:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>887</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1184</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>222.997(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>76.895(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>986.995</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>12.970</td>
</tr>
<tr>
<td>2</td>
<td>987.062</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>12.886</td>
</tr>
<tr>
<td>3</td>
<td>987.062</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>12.886</td>
</tr>
<tr>
<td>4</td>
<td>987.130</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>12.835</td>
</tr>
<tr>
<td>5</td>
<td>987.312</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>12.634</td>
</tr>
<tr>
<td>6</td>
<td>987.886</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.014</td>
<td>12.064</td>
</tr>
<tr>
<td>7</td>
<td>988.186</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>11.814</td>
</tr>
<tr>
<td>8</td>
<td>988.217</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>11.749</td>
</tr>
<tr>
<td>9</td>
<td>988.456</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.002</td>
<td>11.556</td>
</tr>
<tr>
<td>10</td>
<td>988.505</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.045</td>
<td>11.476</td>
</tr>
<tr>
<td>11</td>
<td>988.713</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.027</td>
<td>11.250</td>
</tr>
<tr>
<td>12</td>
<td>988.789</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.029</td>
<td>11.250</td>
</tr>
<tr>
<td>13</td>
<td>988.928</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.051</td>
<td>10.958</td>
</tr>
<tr>
<td>14</td>
<td>988.957</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>10.999</td>
</tr>
<tr>
<td>15</td>
<td>988.982</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>10.969</td>
</tr>
<tr>
<td>16</td>
<td>989.112</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.027</td>
<td>10.851</td>
</tr>
<tr>
<td>17</td>
<td>989.123</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>10.832</td>
</tr>
<tr>
<td>18</td>
<td>989.149</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.048</td>
<td>10.835</td>
</tr>
<tr>
<td>19</td>
<td>989.239</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.048</td>
<td>10.649</td>
</tr>
<tr>
<td>20</td>
<td>989.343</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.033</td>
<td>10.626</td>
</tr>
<tr>
<td>21</td>
<td>989.347</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.027</td>
<td>10.690</td>
</tr>
<tr>
<td>22</td>
<td>989.478</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.048</td>
<td>10.506</td>
</tr>
<tr>
<td>23</td>
<td>989.482</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.027</td>
<td>10.481</td>
</tr>
<tr>
<td>24</td>
<td>989.550</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.048</td>
<td>10.440</td>
</tr>
<tr>
<td>25</td>
<td>989.565</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.038</td>
<td>10.410</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.278</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>2</td>
<td>0.278</td>
<td>ap_done_DFFR_Q/Q</td>
<td>ap_done_DFFR_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>3</td>
<td>0.296</td>
<td>in_val[20]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.304</td>
<td>in_val[3]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.305</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/Q</td>
<td>vectOut[2][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.369</td>
</tr>
<tr>
<td>6</td>
<td>0.305</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/Q</td>
<td>vectOut[2][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.369</td>
</tr>
<tr>
<td>7</td>
<td>0.305</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/Q</td>
<td>vectOut[2][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.369</td>
</tr>
<tr>
<td>8</td>
<td>0.312</td>
<td>in_val[0]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.327</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[15]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.256</td>
</tr>
<tr>
<td>10</td>
<td>0.327</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[14]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.256</td>
</tr>
<tr>
<td>11</td>
<td>0.327</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[13]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.256</td>
</tr>
<tr>
<td>12</td>
<td>0.327</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.256</td>
</tr>
<tr>
<td>13</td>
<td>0.327</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[11]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.254</td>
</tr>
<tr>
<td>14</td>
<td>0.328</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>15</td>
<td>0.330</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[26]_DFFE_Q/Q</td>
<td>vectOut[3][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.392</td>
</tr>
<tr>
<td>16</td>
<td>0.331</td>
<td>in_val[6]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>17</td>
<td>0.331</td>
<td>in_val[18]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.331</td>
<td>in_val[23]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.331</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[15]_DFFE_Q/Q</td>
<td>vectOut[1][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.399</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>in_val[8]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>in_val[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>stimIn[3][7]_DFFE_Q/Q</td>
<td>in_val[23]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>in_val[22]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>stimIn[3][4]_DFFE_Q/Q</td>
<td>in_val[20]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>stimIn[3][2]_DFFE_Q/Q</td>
<td>in_val[18]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.888</td>
<td>499.138</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.889</td>
<td>499.139</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.890</td>
<td>499.140</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[0]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.304</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>12.557</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R6C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>13.180</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>13.642</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.778</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.864</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.950</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.970</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.993, 23.072%; route: 9.595, 73.978%; tC2Q: 0.382, 2.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R3C47[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>3.819</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.127</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.665</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C45[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>5.875</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.127</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.377</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>7.630</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.936</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/S0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>10.134</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>10.386</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.064</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>11.316</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>12.986</td>
<td>1.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.239</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>13.966</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.219</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C26[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.904</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.850, 22.117%; route: 9.654, 74.915%; tC2Q: 0.382, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R3C47[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>3.819</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.127</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.665</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C45[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>5.875</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.127</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.377</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>7.630</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.936</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/S0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>10.134</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>10.386</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.064</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>11.316</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>12.986</td>
<td>1.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.239</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C26[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>13.966</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>14.219</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C26[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[30]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>14.904</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.850, 22.117%; route: 9.654, 74.915%; tC2Q: 0.382, 2.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.304</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>12.557</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R6C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>13.180</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>13.642</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.642</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.778</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.864</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.950</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C28[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[29]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>14.835</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[29]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.993, 23.315%; route: 9.460, 73.705%; tC2Q: 0.382, 2.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R3C47[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>3.819</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.127</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.665</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C45[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>5.875</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.127</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.377</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>7.630</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.936</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/S0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>10.134</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>10.386</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.064</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>11.316</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>12.236</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.489</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.216</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>13.469</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.651</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.850, 22.559%; route: 9.401, 74.414%; tC2Q: 0.382, 3.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R3C47[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>3.819</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.127</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.665</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C45[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>5.875</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.127</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.377</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>7.630</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.936</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/S0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>10.134</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>10.386</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.064</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>11.316</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>12.236</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.489</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.216</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>13.469</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[28]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.081</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[28]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.850, 23.624%; route: 8.831, 73.205%; tC2Q: 0.382, 3.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R3C47[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[1]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>3.819</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>3.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.955</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>3.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.041</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.127</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C46[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.665</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C45[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>4.917</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C45[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[7]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>5.875</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>6.127</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>7.377</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>7.630</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[11]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.936</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/S0</td>
</tr>
<tr>
<td>9.189</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1/O</td>
</tr>
<tr>
<td>10.134</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>10.386</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R3C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.064</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>11.316</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C36[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln106_reg_302[17]_LUT4_I2_F_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_S0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.176</td>
<td>1.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>13.692</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.692</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.829</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.831</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.018</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 25.373%; route: 8.434, 71.389%; tC2Q: 0.382, 3.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.204</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.665</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C28[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>13.223</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>13.749</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>13.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C30[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.957, 25.173%; route: 8.409, 71.571%; tC2Q: 0.382, 3.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.112</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.364</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C29[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[27]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.302</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>13.554</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.557</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.013</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[27]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.475, 21.417%; route: 8.699, 75.273%; tC2Q: 0.382, 3.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.562</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>11.078</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>11.243</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>11.505</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.642</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.124</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.377</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C35[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.477</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.046</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.982</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C46[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.632, 22.939%; route: 8.461, 73.728%; tC2Q: 0.382, 3.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.364%; route: 1.363, 66.636%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.752</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.213</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.933</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.185</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.988</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[23]_LUT3_I0/I2</td>
</tr>
<tr>
<td>13.250</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[23]_LUT3_I0/F</td>
</tr>
<tr>
<td>13.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[23]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.694, 23.944%; route: 8.174, 72.656%; tC2Q: 0.382, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C29[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>12.204</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>12.665</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C28[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[26]_DFFE_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>12.995</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>13.248</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.250</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.039</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[26]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 23.856%; route: 8.184, 72.744%; tC2Q: 0.382, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>134</td>
<td>R2C30[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/Q</td>
</tr>
<tr>
<td>4.604</td>
<td>2.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1/I0</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>6.477</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0/I2</td>
</tr>
<tr>
<td>7.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.079</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.494</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>8.997</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>9.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>10.609</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>11.071</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>12.987</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.888, 26.352%; route: 7.688, 70.157%; tC2Q: 0.382, 3.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.788</td>
<td>1.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>10.285</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C43[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.430</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.952</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C43[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C43[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.473</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[19]_LUT3_I0/I2</td>
</tr>
<tr>
<td>12.999</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[19]_LUT3_I0/F</td>
</tr>
<tr>
<td>12.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.146, 28.606%; route: 7.470, 67.917%; tC2Q: 0.382, 3.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>988.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.562</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>11.078</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>11.243</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>11.505</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.642</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.124</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.377</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C35[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.707</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[21]_LUT3_I0/I2</td>
</tr>
<tr>
<td>12.969</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[21]_LUT3_I0/F</td>
</tr>
<tr>
<td>12.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[21]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.895, 26.393%; route: 7.691, 70.120%; tC2Q: 0.382, 3.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.952</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C29[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.852</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.223, 20.482%; route: 8.246, 75.994%; tC2Q: 0.382, 3.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.752</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.213</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.933</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.185</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C31[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.833</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[23]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.431, 22.444%; route: 8.019, 74.025%; tC2Q: 0.382, 3.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.788</td>
<td>1.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/I2</td>
</tr>
<tr>
<td>10.285</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>10.828</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.080</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C43[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.430</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.952</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C43[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.088</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C43[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.835</td>
<td>0.747</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C46[2][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.620, 24.181%; route: 7.832, 72.289%; tC2Q: 0.382, 3.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>134</td>
<td>R2C30[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3_DFFRE_Q/Q</td>
</tr>
<tr>
<td>4.604</td>
<td>2.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1/I0</td>
</tr>
<tr>
<td>5.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.empty_reg_312[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>6.477</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0/I2</td>
</tr>
<tr>
<td>7.003</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C43[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[4]_LUT3_I0/F</td>
</tr>
<tr>
<td>8.079</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1/I2</td>
</tr>
<tr>
<td>8.494</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.q_star4_fu_68[5]_LUT3_I0_F_LUT3_I1/F</td>
</tr>
<tr>
<td>8.499</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>8.997</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[9]_DFFR_Q_D_LUT3_F_I2_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>9.157</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>9.683</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>10.609</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>11.071</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C42[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[13]_DFFR_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>12.152</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>12.678</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>12.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C45[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[29]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.414, 32.058%; route: 6.853, 64.350%; tC2Q: 0.382, 3.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.697</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[1][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.949</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C32[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O_S0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.372</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.624</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.952</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C29[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[25]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.364</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[25]_LUT3_I0/I2</td>
</tr>
<tr>
<td>12.627</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[25]_LUT3_I0/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[25]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.485, 23.385%; route: 7.759, 73.015%; tC2Q: 0.382, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1002.037</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.752</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.213</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.090</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1/I3</td>
</tr>
<tr>
<td>12.552</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1/F</td>
</tr>
<tr>
<td>12.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.688</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.690</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.037</td>
<td>0.010</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.776, 25.971%; route: 7.531, 70.451%; tC2Q: 0.382, 3.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.853</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>8.314</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>8.709</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C27[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>8.944</td>
<td>0.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>9.405</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.542</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C29[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.507</td>
<td>2.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.984</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C46[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.271, 21.618%; route: 7.853, 74.741%; tC2Q: 0.382, 3.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.752</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.213</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>11.353</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>11.605</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C33[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[22]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.955</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>12.482</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>12.482</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.705, 25.808%; route: 7.394, 70.543%; tC2Q: 0.382, 3.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.562</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>11.078</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>11.085</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.375</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.572</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.440</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.991</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C46[2][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.467, 23.635%; route: 7.590, 72.701%; tC2Q: 0.382, 3.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C47[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_DFFR_Q/Q</td>
</tr>
<tr>
<td>3.965</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/S0</td>
</tr>
<tr>
<td>4.218</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C47[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[3]_MUX2_LUT6_S0_3/O</td>
</tr>
<tr>
<td>4.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/I0</td>
</tr>
<tr>
<td>4.319</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C47[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[2]_MUX2_LUT7_S0_1/O</td>
</tr>
<tr>
<td>4.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C46[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.420</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C46[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[1]_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.110</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C43[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>6.365</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/S0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.shl_ln110_reg_307[8]_LUT2_I1_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1/O</td>
</tr>
<tr>
<td>7.715</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>7.968</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.468</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][B]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>9.720</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C41[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>10.562</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>11.078</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[16]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I2_MUX2_LUT8_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>11.085</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>11.375</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>11.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.572</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.949</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[20]_LUT3_I0/I2</td>
</tr>
<tr>
<td>12.410</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_1_reg_132[20]_LUT3_I0/F</td>
</tr>
<tr>
<td>12.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.929, 28.134%; route: 7.099, 68.192%; tC2Q: 0.382, 3.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>77</td>
<td>R8C49[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.324</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q_D_LUT1_F/I0</td>
</tr>
<tr>
<td>1.477</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q_D_LUT1_F/F</td>
</tr>
<tr>
<td>1.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.199</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C49[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_done_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>ap_done_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>ap_done_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">ap_done_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.325</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>ap_done_DFFR_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.478</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">ap_done_DFFR_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">ap_done_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>ap_done_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>ap_done_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>in_val[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">in_val[20]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[24]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][B]</td>
<td>in_val[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C27[0][B]</td>
<td style=" font-weight:bold;">in_val[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[2][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C27[2][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>vectOut[2][2]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>1.535</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][2]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>vectOut[2][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>vectOut[2][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>vectOut[2][1]_DFFE_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>1.535</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">vectOut[2][1]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>vectOut[2][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_44[16]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[2][0]_DFFE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.535</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][0]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td>in_val[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C47[0][B]</td>
<td style=" font-weight:bold;">in_val[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C47[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C47[1][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C47[1][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[15]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.108</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 43.750%; tC2Q: 0.144, 56.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[14]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.108</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 43.750%; tC2Q: 0.144, 56.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[13]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.108</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 43.750%; tC2Q: 0.144, 56.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.435</td>
<td>0.112</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.108</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 43.750%; tC2Q: 0.144, 56.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/CLK</td>
</tr>
<tr>
<td>1.323</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.ap_CS_fsm_state1_DFFS_Q/Q</td>
</tr>
<tr>
<td>1.433</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[11]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.110, 43.307%; tC2Q: 0.144, 56.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R11C49[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>1.513</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.513</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C49[2][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_44[26]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.412</td>
<td>0.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>vectOut[3][2]_DFFE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.565</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" background: #97FFFF;">vectOut[3][2]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td style=" font-weight:bold;">vectOut[3][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>vectOut[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[3][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C43[1][A]</td>
<td>vectOut[3][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 39.031%; route: 0.095, 24.235%; tC2Q: 0.144, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[0][A]</td>
<td>in_val[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C25[0][A]</td>
<td style=" font-weight:bold;">in_val[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C25[2][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[18]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>in_val[18]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">in_val[18]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>in_val[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">in_val[23]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[27]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_44[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_44[15]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.421</td>
<td>0.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>vectOut[1][7]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.574</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][7]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>vectOut[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.243</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.346%; route: 0.102, 25.564%; tC2Q: 0.144, 36.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td>in_val[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td style=" font-weight:bold;">in_val[8]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>302</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_fxp_sqrt_top.s_1_reg_132[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td style=" font-weight:bold;">in_val[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>in_val[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C25[1][A]</td>
<td>in_val[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>stimIn[3][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">in_val[23]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>in_val[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>in_val[23]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[2][B]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C27[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C27[1][B]</td>
<td style=" font-weight:bold;">in_val[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][B]</td>
<td>in_val[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C27[1][B]</td>
<td>in_val[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[2][B]</td>
<td>stimIn[3][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C26[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">in_val[20]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>in_val[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>in_val[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[18]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[2][A]</td>
<td>stimIn[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C26[2][A]</td>
<td style=" font-weight:bold;">stimIn[3][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">in_val[18]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>90</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>in_val[18]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.203</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>in_val[18]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[14]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[17]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[19]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.888</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.138</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.053</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[20]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.s_22_fu_64[4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[18]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.889</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.139</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.051</td>
<td>1.363</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_5_loc_fu_48[21]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.890</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.140</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.048</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[0]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>302</td>
<td>u_fxp_sqrt_top.ap_clk</td>
<td>986.995</td>
<td>1.366</td>
</tr>
<tr>
<td>134</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.tmp_fu_202_p3</td>
<td>988.928</td>
<td>2.193</td>
</tr>
<tr>
<td>104</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F</td>
<td>993.142</td>
<td>2.123</td>
</tr>
<tr>
<td>93</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.ap_enable_reg_pp0_iter2</td>
<td>990.332</td>
<td>2.748</td>
</tr>
<tr>
<td>90</td>
<td>clk_emu_IBUF_I_O</td>
<td>995.516</td>
<td>1.361</td>
</tr>
<tr>
<td>87</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[3]_LUT3_I1_F</td>
<td>992.947</td>
<td>2.134</td>
</tr>
<tr>
<td>78</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[1]</td>
<td>991.796</td>
<td>1.631</td>
</tr>
<tr>
<td>77</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[0]</td>
<td>992.563</td>
<td>2.135</td>
</tr>
<tr>
<td>73</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[4]_LUT4_I1_F</td>
<td>994.048</td>
<td>2.341</td>
</tr>
<tr>
<td>68</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1_fu_58.i1_fu_60[2]_LUT2_I1_F</td>
<td>991.098</td>
<td>2.524</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C35</td>
<td>48.61%</td>
</tr>
<tr>
<td>R5C39</td>
<td>43.06%</td>
</tr>
<tr>
<td>R8C34</td>
<td>40.28%</td>
</tr>
<tr>
<td>R8C45</td>
<td>38.89%</td>
</tr>
<tr>
<td>R4C38</td>
<td>38.89%</td>
</tr>
<tr>
<td>R7C41</td>
<td>37.50%</td>
</tr>
<tr>
<td>R5C34</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C34</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C44</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C38</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
