
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10192 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 281.238 ; gain = 71.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/19079/lab02/lab02.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/19079/lab02/lab02.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/19079/lab02/lab02.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:22]
WARNING: [Synth 8-5788] Register regfiles_reg[2] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[3] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[4] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[5] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[6] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[7] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[8] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[9] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[10] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[11] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[12] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[13] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[14] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[15] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[16] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[17] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[18] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[19] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[20] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[21] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[22] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[23] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[24] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[25] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[26] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[27] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[28] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[29] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[30] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[31] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[32] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[33] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[34] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[35] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[36] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[37] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[38] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[39] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[40] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[41] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[42] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[43] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[44] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[45] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[46] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[47] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[48] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[49] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[50] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[51] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[52] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[53] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[54] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[55] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[56] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[57] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[58] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[59] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[60] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[61] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[62] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
WARNING: [Synth 8-5788] Register regfiles_reg[63] in module regfile is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:52]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [C:/Users/19079/lab02/lab02.srcs/sources_1/new/regfile.v:22]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/19079/lab02/lab02.srcs/sources_1/new/ALU.v:23]
	Parameter A_NOP bound to: 5'b00000 
	Parameter A_ADD bound to: 5'b00001 
	Parameter A_SUB bound to: 5'b00010 
	Parameter A_AND bound to: 5'b00011 
	Parameter A_OR bound to: 5'b00100 
	Parameter A_XOR bound to: 5'b00101 
	Parameter A_NOR bound to: 5'b00110 
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/19079/lab02/lab02.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19079/lab02/lab02.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'wAddr' does not match port width (6) of module 'regfile' [C:/Users/19079/lab02/lab02.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3848] Net result in module/entity top does not have driver. [C:/Users/19079/lab02/lab02.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/19079/lab02/lab02.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port result[31]
WARNING: [Synth 8-3331] design top has unconnected port result[30]
WARNING: [Synth 8-3331] design top has unconnected port result[29]
WARNING: [Synth 8-3331] design top has unconnected port result[28]
WARNING: [Synth 8-3331] design top has unconnected port result[27]
WARNING: [Synth 8-3331] design top has unconnected port result[26]
WARNING: [Synth 8-3331] design top has unconnected port result[25]
WARNING: [Synth 8-3331] design top has unconnected port result[24]
WARNING: [Synth 8-3331] design top has unconnected port result[23]
WARNING: [Synth 8-3331] design top has unconnected port result[22]
WARNING: [Synth 8-3331] design top has unconnected port result[21]
WARNING: [Synth 8-3331] design top has unconnected port result[20]
WARNING: [Synth 8-3331] design top has unconnected port result[19]
WARNING: [Synth 8-3331] design top has unconnected port result[18]
WARNING: [Synth 8-3331] design top has unconnected port result[17]
WARNING: [Synth 8-3331] design top has unconnected port result[16]
WARNING: [Synth 8-3331] design top has unconnected port result[15]
WARNING: [Synth 8-3331] design top has unconnected port result[14]
WARNING: [Synth 8-3331] design top has unconnected port result[13]
WARNING: [Synth 8-3331] design top has unconnected port result[12]
WARNING: [Synth 8-3331] design top has unconnected port result[11]
WARNING: [Synth 8-3331] design top has unconnected port result[10]
WARNING: [Synth 8-3331] design top has unconnected port result[9]
WARNING: [Synth 8-3331] design top has unconnected port result[8]
WARNING: [Synth 8-3331] design top has unconnected port result[7]
WARNING: [Synth 8-3331] design top has unconnected port result[6]
WARNING: [Synth 8-3331] design top has unconnected port result[5]
WARNING: [Synth 8-3331] design top has unconnected port result[4]
WARNING: [Synth 8-3331] design top has unconnected port result[3]
WARNING: [Synth 8-3331] design top has unconnected port result[2]
WARNING: [Synth 8-3331] design top has unconnected port result[1]
WARNING: [Synth 8-3331] design top has unconnected port result[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.602 ; gain = 108.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.602 ; gain = 108.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.602 ; gain = 108.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
INFO: [Synth 8-5546] ROM "regfiles_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfiles_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/19079/lab02/lab02.srcs/sources_1/new/ALU.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 348.098 ; gain = 137.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 192   
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 192   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port result[31]
WARNING: [Synth 8-3331] design top has unconnected port result[30]
WARNING: [Synth 8-3331] design top has unconnected port result[29]
WARNING: [Synth 8-3331] design top has unconnected port result[28]
WARNING: [Synth 8-3331] design top has unconnected port result[27]
WARNING: [Synth 8-3331] design top has unconnected port result[26]
WARNING: [Synth 8-3331] design top has unconnected port result[25]
WARNING: [Synth 8-3331] design top has unconnected port result[24]
WARNING: [Synth 8-3331] design top has unconnected port result[23]
WARNING: [Synth 8-3331] design top has unconnected port result[22]
WARNING: [Synth 8-3331] design top has unconnected port result[21]
WARNING: [Synth 8-3331] design top has unconnected port result[20]
WARNING: [Synth 8-3331] design top has unconnected port result[19]
WARNING: [Synth 8-3331] design top has unconnected port result[18]
WARNING: [Synth 8-3331] design top has unconnected port result[17]
WARNING: [Synth 8-3331] design top has unconnected port result[16]
WARNING: [Synth 8-3331] design top has unconnected port result[15]
WARNING: [Synth 8-3331] design top has unconnected port result[14]
WARNING: [Synth 8-3331] design top has unconnected port result[13]
WARNING: [Synth 8-3331] design top has unconnected port result[12]
WARNING: [Synth 8-3331] design top has unconnected port result[11]
WARNING: [Synth 8-3331] design top has unconnected port result[10]
WARNING: [Synth 8-3331] design top has unconnected port result[9]
WARNING: [Synth 8-3331] design top has unconnected port result[8]
WARNING: [Synth 8-3331] design top has unconnected port result[7]
WARNING: [Synth 8-3331] design top has unconnected port result[6]
WARNING: [Synth 8-3331] design top has unconnected port result[5]
WARNING: [Synth 8-3331] design top has unconnected port result[4]
WARNING: [Synth 8-3331] design top has unconnected port result[3]
WARNING: [Synth 8-3331] design top has unconnected port result[2]
WARNING: [Synth 8-3331] design top has unconnected port result[1]
WARNING: [Synth 8-3331] design top has unconnected port result[0]
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[0][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[1][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[2][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[3][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[3][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[3][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (regfiles_reg[3][28]) is unused and will be removed from module regfile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 451.875 ; gain = 241.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 451.875 ; gain = 241.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2189 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 453.000 ; gain = 242.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 453.000 ; gain = 242.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 229 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 530.258 ; gain = 320.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/19079/lab02/lab02.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 530.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 07 19:19:50 2018...
