# Matrix_Multiplication_Hardwre_Accelerator
Baseline_for_Low-overhead_Fault-tolerant_Logic_for_Field-programmable_Gate_Arrays
This project is based on Verilog HDL modeling a matrix multiplication hardware accelerator. 
Design files contain: 
(1)top.v ： Condensing of submodules
(2)counter.v ：Counts the number of rows of matrix A taken
(3)register1024.v ： Buffers the rows of matrix A
(4)FSM_for_Matrix_Multiplication_Accelerator.v : Control data path data processing timing
(5)MACs.v : Multiply_Accumulate
