Load RC corner of view worst_Case
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.26-s040_1 (64bit) 03/14/2018 00:26 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Oct-16 19:59:54 (2021-Oct-16 14:29:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: counter
*
*	Liberty Libraries used:
*	        worst_Case: ../../timing_lib/uk65lscllmvbbr_090c125_wc_ccs.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*       Power View : worst_Case
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00167597 	   88.9544%
Total Switching Power:       0.00020148 	   10.6937%
Total Leakage Power:         0.00000663 	    0.3519%
Total Power:                 0.00188407
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.001557   0.0001212   5.003e-06    0.001683       89.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.000119   8.027e-05   1.628e-06   0.0002009       10.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.001676   0.0002015    6.63e-06    0.001884         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.001676   0.0002015    6.63e-06    0.001884         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                out_reg[1] (DFZRM2RA): 	 0.0005751
* 		Highest Leakage Power:                out_reg[2] (DFM2RA): 	 1.868e-06
* 		Total Cap: 	2.31664e-14 F
* 		Total instances in design:     8
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1277.05MB/1277.05MB)

