Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win32) Build 881834 Fri Apr  4 14:09:24 MDT 2014
| Date         : Tue May 06 20:02:33 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
---------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: adderahb_if/r_reg[addr][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adderahb_if/r_reg[addr][3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q (HIGH)

 There are 478 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk705kHz_reg/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 54 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2121 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.847   -70635.477                  12256                43263       -2.538     -303.619                    572                43263        2.845        0.000                       0                 18592  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                          -12.047    -1872.439                    793                17135       -0.099       -0.596                     14                17135        3.000        0.000                       0                 11517  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 17.845        0.000                       0                     2  
  CLKOUT0_1                                                  -17.526    -8512.336                    926                12003       -0.073       -0.267                      8                12003        8.750        0.000                       0                  6458  
  CLKOUT1                                                     11.185        0.000                      0                  679        0.034        0.000                      0                  679        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               17.845        0.000                       0                     2  
  CLKOUT2                                                                                                                                                                                                  2.845        0.000                       0                     2  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         22.105        0.000                      0                  527       -0.026       -0.027                      2                  527       13.750        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.885        0.000                      0                    1        0.286        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                           -7.501   -11392.583                   4215                 6360        1.300        0.000                      0                 6360  
clk                                                      CLKOUT0_1                                                      0.581        0.000                      0                 4111       -2.538     -302.729                    548                 4111  
CLKOUT1                                                  CLKOUT0_1                                                      4.756        0.000                      0                  191        4.052        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                       -5.758     -177.148                     58                  103       14.487        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.533        0.000                      0                   18       28.458        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                  -17.847   -19169.617                   2186                 2190        3.330        0.000                      0                 2190  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                     -1.647       -9.882                      6                    6       15.270        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                        -17.744   -29628.348                   4178                 4241        2.966        0.000                      0                 4241  
**async_default**                                      clk                                                    clk                                                          5.792        0.000                      0                   93        0.399        0.000                      0                   93  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       22.688        0.000                      0                   98        0.354        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          793  Failing Endpoints,  Worst Slack      -12.047ns,  Total Violation    -1872.439ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -0.596ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.047ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        22.002ns  (logic 9.208ns (41.850%)  route 12.794ns (58.150%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.793     5.152    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X70Y20                                                      r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y20         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep/Q
                         net (fo=141, routed)         5.373    11.043    io0/inst_ADC_TOP/isnt_filter/n_2_i_reg[0]_rep
    SLICE_X80Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.167 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_309/O
                         net (fo=1, routed)           1.513    12.679    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_309
    SLICE_X79Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.803 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_126/O
                         net (fo=1, routed)           0.000    12.803    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_126
    SLICE_X79Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    13.041 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_56/O
                         net (fo=1, routed)           0.000    13.041    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_56
    SLICE_X79Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    13.145 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_21/O
                         net (fo=1, routed)           1.178    14.323    io0/inst_ADC_TOP/isnt_filter/n_2_y_array1__1_i_21
    SLICE_X71Y10         LUT6 (Prop_lut6_I1_O)        0.316    14.639 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_3/O
                         net (fo=2, routed)           1.637    16.275    io0/n_266_inst_ADC_TOP
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    20.311 r  io0/y_array1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    20.313    io0/n_108_y_array1__1
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.831 r  io0/y_array1__2/P[1]
                         net (fo=4, routed)           1.531    23.363    io0/inst_ADC_TOP/isnt_filter/I61[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.124    23.487 r  io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_4/O
                         net (fo=1, routed)           0.704    24.191    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[19]_i_4
    SLICE_X58Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    24.587 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.587    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[19]_i_2
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.704 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.704    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[23]_i_2
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.821 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.821    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[27]_i_2
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.938 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.009    24.947    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[31]_i_2
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.064 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.064    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[35]_i_2
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.181 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.181    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[39]_i_2
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.298 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.298    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[43]_i_2
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.415 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.415    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[47]_i_2
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.532 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.532    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[51]_i_2
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.649 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.649    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[55]_i_3
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.766 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.766    io0/inst_ADC_TOP/isnt_filter/n_2_y_array_reg[59]_i_2
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.005 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.848    26.853    io0/inst_ADC_TOP/isnt_filter/y_array0[62]
    SLICE_X59Y32         LUT3 (Prop_lut3_I1_O)        0.301    27.154 r  io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_1/O
                         net (fo=1, routed)           0.000    27.154    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[62]_i_1
    SLICE_X59Y32         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.666    14.851    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X59Y32                                                      r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDCE (Setup_fdce_C_D)        0.031    15.107    io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -27.154    
  -------------------------------------------------------------------
                         slack                                -12.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.615%)  route 0.143ns (43.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.569     1.402    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/I1
    SLICE_X45Y50                                                      r  io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.143     1.686    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/n_0_shadow_reg[2]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.731    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/n_0_shadow[1]_i_1__6
    SLICE_X45Y49         FDRE                                         r  io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.910     1.979    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/I1
    SLICE_X45Y49                                                      r  io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.240     1.738    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.092     1.830    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                 -0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363     10.000  6.637   RAMB36_X2Y21    io0/inst_ADC_TOP/ILA_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :          926  Failing Endpoints,  Worst Slack      -17.526ns,  Total Violation    -8512.336ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.073ns,  Total Violation       -0.267ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.526ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[erenable]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        36.717ns  (logic 0.580ns (1.580%)  route 36.137ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.493ns = ( 28.493 - 20.000 ) 
    Source Clock Delay      (SCD):    9.204ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.816     9.204    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     9.660 f  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         3.662    13.321    rst0/O1
    SLICE_X72Y22         LUT1 (Prop_lut1_I0_O)        0.124    13.445 r  rst0/last_start_i_1/O
                         net (fo=7070, routed)       32.476    45.921    eth0.e1/m100.u0/ethc0/p_0_in
    SLICE_X67Y99         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[erenable]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.510    28.493    eth0.e1/m100.u0/ethc0/I2
    SLICE_X67Y99                                                      r  eth0.e1/m100.u0/ethc0/r_reg[erenable]/C
                         clock pessimism              0.413    28.906    
                         clock uncertainty           -0.082    28.824    
    SLICE_X67Y99         FDRE (Setup_fdre_C_R)       -0.429    28.395    eth0.e1/m100.u0/ethc0/r_reg[erenable]
  -------------------------------------------------------------------
                         required time                         28.395    
                         arrival time                         -45.921    
  -------------------------------------------------------------------
                         slack                                -17.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][14]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[checkdata][14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.273%)  route 0.129ns (47.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.606ns
    Source Clock Delay      (SCD):    2.764ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.563     2.764    eth0.e1/m100.u0/ethc0/I2
    SLICE_X49Y100                                                     r  eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     2.905 r  eth0.e1/m100.u0/ethc0/r_reg[rmsto][data][14]/Q
                         net (fo=2, routed)           0.129     3.034    eth0.e1/m100.u0/ethc0/n_2_r_reg[rmsto][data][14]
    SLICE_X49Y98         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[checkdata][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.836     3.606    eth0.e1/m100.u0/ethc0/I2
    SLICE_X49Y98                                                      r  eth0.e1/m100.u0/ethc0/r_reg[checkdata][14]/C
                         clock pessimism             -0.568     3.037    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.070     3.107    eth0.e1/m100.u0/ethc0/r_reg[checkdata][14]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                 -0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X46Y99    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X46Y99    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.185ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][0]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][23]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.417ns  (logic 2.099ns (24.938%)  route 6.318ns (75.062%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 33.113 - 25.000 ) 
    Source Clock Delay      (SCD):    8.638ns = ( 13.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.731    13.638    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I105
    SLICE_X88Y99                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDSE (Prop_fdse_C_Q)         0.518    14.156 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][0]/Q
                         net (fo=14, routed)          1.356    15.512    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count]__0[0]
    SLICE_X86Y100        LUT5 (Prop_lut5_I1_O)        0.152    15.664 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_12/O
                         net (fo=1, routed)           1.125    16.789    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][9]_i_12
    SLICE_X86Y99         LUT6 (Prop_lut6_I4_O)        0.326    17.115 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_8/O
                         net (fo=1, routed)           0.000    17.115    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][9]_i_8
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.665 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][9]_i_4/CO[3]
                         net (fo=7, routed)           0.903    18.568    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][9]_i_4
    SLICE_X84Y93         LUT5 (Prop_lut5_I4_O)        0.429    18.997 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0/O
                         net (fo=2, routed)           0.811    19.808    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_2__0
    SLICE_X84Y92         LUT6 (Prop_lut6_I2_O)        0.124    19.932 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1/O
                         net (fo=33, routed)          2.122    22.054    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[data][31]_i_1__1
    SLICE_X80Y100        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.591    33.113    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I105
    SLICE_X80Y100                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][23]/C
                         clock pessimism              0.383    33.497    
                         clock uncertainty           -0.089    33.408    
    SLICE_X80Y100        FDRE (Setup_fdre_C_CE)      -0.169    33.239    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][23]
  -------------------------------------------------------------------
                         required time                         33.239    
                         arrival time                         -22.054    
  -------------------------------------------------------------------
                         slack                                 11.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.609%)  route 0.205ns (52.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 8.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.543ns = ( 7.543 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.561     7.543    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X52Y92                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     7.684 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][6]/Q
                         net (fo=26, routed)          0.205     7.889    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r_reg[rx_state][6]
    SLICE_X51Y92         LUT6 (Prop_lut6_I1_O)        0.045     7.934 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][7]_i_1/O
                         net (fo=1, routed)           0.000     7.934    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][7]_i_1
    SLICE_X51Y92         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.832     8.371    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X51Y92                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/C
                         clock pessimism             -0.562     7.809    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.091     7.900    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]
  -------------------------------------------------------------------
                         required time                         -7.900    
                         arrival time                           7.934    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X51Y92    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X45Y97    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y5   clkgen0/xc7l.v/bufgclk90/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     5.000   2.845    BUFGCTRL_X0Y6   clkgen0/xc7l.v/bufgclkio/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.105ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.027ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 1.090ns (15.097%)  route 6.130ns (84.902%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 33.501 - 30.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.313 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.623     3.937    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X53Y55                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     4.356 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           1.148     5.503    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X53Y56         LUT6 (Prop_lut6_I2_O)        0.299     5.802 r  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, routed)          0.875     6.677    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, routed)           1.644     8.445    dbg_hub/inst/U_ICON/U_CMD/O4
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.618    10.187    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X46Y56         LUT6 (Prop_lut6_I1_O)        0.124    10.311 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          0.846    11.156    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X46Y59         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.901    31.901    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.992 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.508    33.501    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.329    33.830    
                         clock uncertainty           -0.035    33.794    
    SLICE_X46Y59         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    33.261    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         33.261    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 22.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.858%)  route 0.156ns (45.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.879     0.879    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.905 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.562     1.467    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/idrck
    SLICE_X51Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.156     1.763    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/p_0_in[1]
    SLICE_X53Y57         LUT4 (Prop_lut4_I0_O)        0.048     1.811 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/n_0_shift_reg_in[1]_i_1
    SLICE_X53Y57         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.017     1.017    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.046 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.831     1.877    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/idrck
    SLICE_X53Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                         clock pessimism             -0.146     1.731    
    SLICE_X53Y57         FDRE (Hold_fdre_C_D)         0.107     1.838    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                 -0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y3  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X46Y59   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X46Y60   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.486ns (47.169%)  route 0.544ns (52.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 61.576 - 60.000 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.863     1.863    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X54Y56                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.362     2.225 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.544     2.770    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     2.894 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     2.894    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X54Y56         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.576    61.576    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X54Y56                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.287    61.863    
                         clock uncertainty           -0.035    61.828    
    SLICE_X54Y56         FDCE (Setup_fdce_C_D)       -0.049    61.779    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.779    
                         arrival time                          -2.894    
  -------------------------------------------------------------------
                         slack                                 58.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.659%)  route 0.186ns (53.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X54Y56                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.118     0.841 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.186     1.028    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.073 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     1.073    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X54Y56         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.849     0.849    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X54Y56                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.126     0.723    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.063     0.786    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X54Y56  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X54Y56  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X54Y56  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :         4215  Failing Endpoints,  Worst Slack       -7.501ns,  Total Violation   -11392.583ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.501ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/den_in_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[52]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        12.949ns  (logic 0.766ns (5.916%)  route 12.183ns (94.084%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -4.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    9.185ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.797     9.185    io0/inst_ADC_TOP/I2
    SLICE_X56Y44                                                      r  io0/inst_ADC_TOP/den_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDCE (Prop_fdce_C_Q)         0.518     9.703 f  io0/inst_ADC_TOP/den_in_reg/Q
                         net (fo=3, routed)           1.144    10.847    io0/inst_ADC_TOP/isnt_filter/den_in
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124    10.971 f  io0/inst_ADC_TOP/isnt_filter/x_array[129][20]_i_1/O
                         net (fo=2086, routed)        7.726    18.696    io0/inst_ADC_TOP/isnt_filter/O1
    SLICE_X68Y22         LUT4 (Prop_lut4_I3_O)        0.124    18.820 r  io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_1/O
                         net (fo=64, routed)          3.313    22.133    io0/inst_ADC_TOP/isnt_filter/n_2_y_array[63]_i_1
    SLICE_X57Y30         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.659    14.844    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X57Y30                                                      r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[52]/C
                         clock pessimism              0.173    15.017    
                         clock uncertainty           -0.180    14.837    
    SLICE_X57Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.632    io0/inst_ADC_TOP/isnt_filter/y_array_reg[52]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -22.133    
  -------------------------------------------------------------------
                         slack                                 -7.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 io0/sLED_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.467%)  route 0.307ns (68.533%))
  Logic Levels:           0  
  Clock Path Skew:        -1.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.569     2.770    io0/I1
    SLICE_X33Y93                                                      r  io0/sLED_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.141     2.911 r  io0/sLED_reg[0]_rep/Q
                         net (fo=64, routed)          0.307     3.218    io0/inst_top/inst_DAC_BUFFER/D[0]
    SLICE_X12Y93         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.846     1.915    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X12Y93                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[7][0]/C
                         clock pessimism             -0.235     1.679    
                         clock uncertainty            0.180     1.860    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.059     1.919    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  1.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :          548  Failing Endpoints,  Worst Slack       -2.538ns,  Total Violation     -302.729ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[98][12]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        12.672ns  (logic 0.518ns (4.088%)  route 12.154ns (95.912%))
  Logic Levels:           0  
  Clock Path Skew:        3.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.457ns = ( 28.457 - 20.000 ) 
    Source Clock Delay      (SCD):    5.150ns = ( 15.150 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.791    15.150    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X60Y30                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    15.668 r  io0/inst_ADC_TOP/isnt_filter/y_reg[28]/Q
                         net (fo=131, routed)        12.154    27.822    io0/inst_ADC_TOP/inst_Buffer/D[12]
    SLICE_X56Y124        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[98][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.475    28.457    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X56Y124                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[98][12]/C
                         clock pessimism              0.173    28.630    
                         clock uncertainty           -0.180    28.450    
    SLICE_X56Y124        FDCE (Setup_fdce_C_D)       -0.047    28.403    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[98][12]
  -------------------------------------------------------------------
                         required time                         28.403    
                         arrival time                         -27.822    
  -------------------------------------------------------------------
                         slack                                  0.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.538ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.518ns (25.453%)  route 1.517ns (74.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.007ns
    Source Clock Delay      (SCD):    4.710ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     3.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.524     4.710    io0/inst_top/inst_clk_divider/clk_IBUF_BUFG
    SLICE_X14Y53                                                      r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDCE (Prop_fdce_C_Q)         0.418     5.128 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=18, routed)          1.517     6.645    io0/inst_top/inst_clk_divider/O2
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.100     6.745 r  io0/inst_top/inst_clk_divider/lastwrite_i_1/O
                         net (fo=1, routed)           0.000     6.745    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X32Y75         FDRE                                         r  io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.619     9.007    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X32Y75                                                      r  io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg/C
                         clock pessimism             -0.173     8.833    
                         clock uncertainty            0.180     9.014    
    SLICE_X32Y75         FDRE (Hold_fdre_C_D)         0.269     9.283    io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg
  -------------------------------------------------------------------
                         required time                         -9.283    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                 -2.538    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        9.368ns  (logic 2.254ns (24.061%)  route 7.114ns (75.939%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.536ns = ( 28.536 - 20.000 ) 
    Source Clock Delay      (SCD):    8.539ns = ( 13.539 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.632    13.539    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X47Y96                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456    13.995 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][18]/Q
                         net (fo=13, routed)          2.748    16.743    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O5[18]
    SLICE_X33Y107        LUT6 (Prop_lut6_I2_O)        0.124    16.867 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_8/O
                         net (fo=1, routed)           0.000    16.867    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[nak]_i_8
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.399 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.399    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[nak]_i_3
    SLICE_X33Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.670 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_2/CO[0]
                         net (fo=27, routed)          1.506    19.176    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/CO[0]
    SLICE_X34Y103        LUT4 (Prop_lut4_I1_O)        0.399    19.575 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_59__1/O
                         net (fo=4, routed)           1.030    20.605    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_59__1
    SLICE_X34Y104        LUT6 (Prop_lut6_I5_O)        0.348    20.953 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_32__0/O
                         net (fo=1, routed)           1.128    22.081    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_a9.x[0].r0_i_32__0
    SLICE_X29Y104        LUT5 (Prop_lut5_I4_O)        0.124    22.205 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_9__3/O
                         net (fo=1, routed)           0.701    22.906    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/DIA[8]
    RAMB36_X0Y20         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.553    28.536    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/I2
    RAMB36_X0Y20                                                      r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.173    28.709    
                         clock uncertainty           -0.310    28.399    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737    27.662    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         27.662    
                         arrival time                         -22.906    
  -------------------------------------------------------------------
                         slack                                  4.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.052ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.591%)  route 0.190ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.546ns = ( 7.546 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.564     7.546    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I105
    SLICE_X47Y96                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     7.687 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/Q
                         net (fo=15, routed)          0.190     7.877    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/DIA0
    SLICE_X46Y100        RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.833     3.604    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/WCLK
    SLICE_X46Y100                                                     r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.235     3.368    
                         clock uncertainty            0.310     3.678    
    SLICE_X46Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     3.825    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           7.877    
  -------------------------------------------------------------------
                         slack                                  4.052    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           58  Failing Endpoints,  Worst Slack       -5.758ns,  Total Violation     -177.148ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.758ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 0.576ns (6.462%)  route 8.338ns (93.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.128ns = ( 13.128 - 5.000 ) 
    Source Clock Delay      (SCD):    9.204ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.816     9.204    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     9.660 f  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         6.661    16.321    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I153
    SLICE_X81Y92         LUT3 (Prop_lut3_I2_O)        0.120    16.441 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r[cnt][3]_i_1__0/O
                         net (fo=15, routed)          1.677    18.118    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_9_tx_rst
    SLICE_X89Y87         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.605    13.128    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I105
    SLICE_X89Y87                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][1]/C
                         clock pessimism              0.173    13.301    
                         clock uncertainty           -0.310    12.991    
    SLICE_X89Y87         FDRE (Setup_fdre_C_R)       -0.632    12.359    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[delay_val][1]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -18.118    
  -------------------------------------------------------------------
                         slack                                 -5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.487ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns = ( 8.415 - 5.000 ) 
    Source Clock Delay      (SCD):    2.806ns = ( 22.806 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.605    22.806    eth0.e1/m100.u0/ethc0/I2
    SLICE_X85Y97                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDRE (Prop_fdre_C_Q)         0.141    22.947 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][12]/Q
                         net (fo=1, routed)           0.099    23.047    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I13[12]
    SLICE_X83Y96         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.876     8.415    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I105
    SLICE_X83Y96                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]/C
                         clock pessimism             -0.235     8.180    
                         clock uncertainty            0.310     8.489    
    SLICE_X83Y96         FDRE (Hold_fdre_C_D)         0.070     8.559    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][12]
  -------------------------------------------------------------------
                         required time                         -8.559    
                         arrival time                          23.047    
  -------------------------------------------------------------------
                         slack                                 14.487    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.486ns (29.643%)  route 1.154ns (70.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns = ( 33.501 - 30.000 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.863     1.863    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X54Y56                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.362     2.225 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.544     2.770    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     2.894 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.609     3.503    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X51Y56         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.901    61.901    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    61.992 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.508    63.501    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X51Y56                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.501    
                         clock uncertainty           -0.035    63.465    
    SLICE_X51Y56         FDRE (Setup_fdre_C_R)       -0.429    63.036    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.036    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                 59.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.458ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.129ns  (logic 0.392ns (34.710%)  route 0.737ns (65.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.576    61.576    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X54Y56                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDCE (Prop_fdce_C_Q)         0.292    61.868 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.737    62.606    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.100    62.706 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    62.706    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X51Y57         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.217    32.217    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    32.313 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.629    33.943    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X51Y57                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    33.943    
                         clock uncertainty            0.035    33.978    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.270    34.248    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.248    
                         arrival time                          62.706    
  -------------------------------------------------------------------
                         slack                                 28.458    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :         2186  Failing Endpoints,  Worst Slack      -17.847ns,  Total Violation   -19169.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.847ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adderahb_if/ahb_reg_reg[A][27]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        37.143ns  (logic 0.580ns (1.562%)  route 36.563ns (98.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 28.573 - 20.000 ) 
    Source Clock Delay      (SCD):    9.204ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.816     9.204    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     9.660 r  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         3.662    13.321    rst0/O1
    SLICE_X72Y22         LUT1 (Prop_lut1_I0_O)        0.124    13.445 f  rst0/last_start_i_1/O
                         net (fo=7070, routed)       32.901    46.346    adderahb_if/p_0_in
    SLICE_X72Y90         FDCE                                         f  adderahb_if/ahb_reg_reg[A][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.590    28.573    adderahb_if/I2
    SLICE_X72Y90                                                      r  adderahb_if/ahb_reg_reg[A][27]/C
                         clock pessimism              0.413    28.986    
                         clock uncertainty           -0.082    28.904    
    SLICE_X72Y90         FDCE (Recov_fdce_C_CLR)     -0.405    28.499    adderahb_if/ahb_reg_reg[A][27]
  -------------------------------------------------------------------
                         required time                         28.499    
                         arrival time                         -46.346    
  -------------------------------------------------------------------
                         slack                                -17.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.330ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/den_in_reg/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.186ns (5.285%)  route 3.333ns (94.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.638     2.840    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141     2.981 r  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         1.575     4.555    rst0/O1
    SLICE_X72Y22         LUT1 (Prop_lut1_I0_O)        0.045     4.600 f  rst0/last_start_i_1/O
                         net (fo=7070, routed)        1.759     6.359    io0/inst_ADC_TOP/p_0_in
    SLICE_X56Y44         FDCE                                         f  io0/inst_ADC_TOP/den_in_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.903     3.673    io0/inst_ADC_TOP/I2
    SLICE_X56Y44                                                      r  io0/inst_ADC_TOP/den_in_reg/C
                         clock pessimism             -0.577     3.096    
    SLICE_X56Y44         FDCE (Remov_fdce_C_CLR)     -0.067     3.029    io0/inst_ADC_TOP/den_in_reg
  -------------------------------------------------------------------
                         required time                         -3.029    
                         arrival time                           6.359    
  -------------------------------------------------------------------
                         slack                                  3.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            6  Failing Endpoints,  Worst Slack       -1.647ns,  Total Violation       -9.882ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 0.580ns (11.760%)  route 4.352ns (88.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.030ns = ( 13.030 - 5.000 ) 
    Source Clock Delay      (SCD):    9.204ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.816     9.204    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     9.660 r  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         3.278    12.938    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I153
    SLICE_X57Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.062 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         1.074    14.135    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X51Y91         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.507    13.030    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I105
    SLICE_X51Y91                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.173    13.203    
                         clock uncertainty           -0.310    12.893    
    SLICE_X51Y91         FDCE (Recov_fdce_C_CLR)     -0.405    12.488    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                 -1.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.270ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.707%)  route 0.671ns (78.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 8.371 - 5.000 ) 
    Source Clock Delay      (SCD):    2.766ns = ( 22.766 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.565    22.766    eth0.e1/m100.u0/ethc0/I2
    SLICE_X61Y99                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141    22.907 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=9, routed)           0.254    23.162    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I9
    SLICE_X57Y94         LUT2 (Prop_lut2_I0_O)        0.045    23.207 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.417    23.623    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X51Y91         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.832     8.371    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I105
    SLICE_X51Y91                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism             -0.235     8.136    
                         clock uncertainty            0.310     8.445    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     8.353    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.353    
                         arrival time                          23.623    
  -------------------------------------------------------------------
                         slack                                 15.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :         4178  Failing Endpoints,  Worst Slack      -17.744ns,  Total Violation   -29628.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.744ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/buffOut_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        22.826ns  (logic 0.580ns (2.541%)  route 22.246ns (97.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 14.698 - 10.000 ) 
    Source Clock Delay      (SCD):    9.204ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        1.816     9.204    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.456     9.660 r  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         3.662    13.321    rst0/O1
    SLICE_X72Y22         LUT1 (Prop_lut1_I0_O)        0.124    13.445 f  rst0/last_start_i_1/O
                         net (fo=7070, routed)       18.584    32.029    io0/inst_top/inst_DAC_BUFFER/p_0_in
    SLICE_X11Y76         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/buffOut_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.512    14.698    io0/inst_top/inst_DAC_BUFFER/clk_IBUF_BUFG
    SLICE_X11Y76                                                      r  io0/inst_top/inst_DAC_BUFFER/buffOut_reg[7]/C
                         clock pessimism              0.173    14.871    
                         clock uncertainty           -0.180    14.690    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.405    14.285    io0/inst_top/inst_DAC_BUFFER/buffOut_reg[7]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -32.029    
  -------------------------------------------------------------------
                         slack                                -17.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.966ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[68][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.186ns (9.466%)  route 1.779ns (90.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6456, routed)        0.638     2.840    rst0/I1
    SLICE_X23Y43                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141     2.981 r  rst0/async.rstoutl_reg/Q
                         net (fo=128, routed)         1.575     4.555    rst0/O1
    SLICE_X72Y22         LUT1 (Prop_lut1_I0_O)        0.045     4.600 f  rst0/last_start_i_1/O
                         net (fo=7070, routed)        0.205     4.805    io0/inst_ADC_TOP/isnt_filter/p_0_in
    SLICE_X73Y22         FDCE                                         f  io0/inst_ADC_TOP/isnt_filter/x_array_reg[68][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.917     1.986    io0/inst_ADC_TOP/isnt_filter/clk_IBUF_BUFG
    SLICE_X73Y22                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[68][1]/C
                         clock pessimism             -0.235     1.750    
                         clock uncertainty            0.180     1.931    
    SLICE_X73Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.839    io0/inst_ADC_TOP/isnt_filter/x_array_reg[68][1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           4.805    
  -------------------------------------------------------------------
                         slack                                  2.966    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.637ns (17.857%)  route 2.930ns (82.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.630     4.989    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X50Y60                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.518     5.507 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         1.368     6.875    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X47Y66         LUT2 (Prop_lut2_I1_O)        0.119     6.994 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.562     8.556    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X49Y56         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       1.513    14.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.252    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X49Y56         FDPE (Recov_fdpe_C_PRE)     -0.567    14.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  5.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.935%)  route 0.178ns (52.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.564     1.397    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.561 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.178     1.739    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/Q[0]
    SLICE_X47Y57         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=11509, routed)       0.836     1.905    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X47Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.469     1.435    
    SLICE_X47Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.340    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.399    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.994ns (15.051%)  route 5.610ns (84.949%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 33.503 - 30.000 ) 
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.217     2.217    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.313 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.623     3.937    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X53Y55                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     4.356 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=4, routed)           1.148     5.503    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[2]
    SLICE_X53Y56         LUT6 (Prop_lut6_I2_O)        0.299     5.802 f  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, routed)          1.169     6.971    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X53Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.095 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          1.580     8.675    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X47Y66         LUT2 (Prop_lut2_I0_O)        0.152     8.827 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.714    10.541    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X48Y55         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.901    31.901    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.992 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.510    33.503    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X48Y55                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.329    33.832    
                         clock uncertainty           -0.035    33.796    
    SLICE_X48Y55         FDPE (Recov_fdpe_C_PRE)     -0.567    33.229    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         33.229    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                 22.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.327%)  route 0.184ns (56.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.879     0.879    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.905 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.563     1.468    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y55                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.184     1.793    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I5[0]
    SLICE_X46Y55         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.017     1.017    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.046 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.835     1.881    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/idrck
    SLICE_X46Y55                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.375     1.506    
    SLICE_X46Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.354    





