# Verilog
In Verilog hardware descriptive language, there are four main abstraction layers (or modeling styles):
1. Gate level modeling
2. Dataflow modeling
3. Behavioral modeling
4. Structural modeling
