// Seed: 1464290852
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd59
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  supply1 [-1  <  id_4  <  id_4 : id_3] id_5, id_6, id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_5,
      id_6,
      id_1,
      id_6,
      id_7
  );
  wire id_9, id_10;
  assign id_6 = 1;
endmodule
