
16. Printing statistics.

=== $paramod\serv_rf_if\WITH_CSR=1 ===

   Number of wires:                 65
   Number of wire bits:            115
   Number of public wires:          38
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $and                            9
     $logic_not                      1
     $mux                            5
     $not                            1
     $or                            10
     $reduce_or                      1

=== $paramod\serv_mem_if\WITH_CSR=1 ===

   Number of wires:                 95
   Number of wire bits:            477
   Number of public wires:          27
   Number of public wire bits:     130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                 66
     $and                           21
     $eq                             9
     $logic_not                     14
     $mux                            3
     $or                            18
     $sub                            1

=== serv_top ===

   Number of wires:                107
   Number of wire bits:            310
   Number of public wires:         105
   Number of public wire bits:     308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mux                            1
     $or                             1
     $paramod\serv_ctrl\RESET_STRATEGY=1296649801\RESET_PC=0\WITH_CSR=1      1
     $paramod\serv_mem_if\WITH_CSR=1      1
     $paramod\serv_rf_if\WITH_CSR=1      1
     $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1      1
     serv_alu                        1
     serv_bufreg                     1
     serv_csr                        1
     serv_decode                     1
     serv_immdec                     1

=== $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1 ===

   Number of wires:                140
   Number of wire bits:            153
   Number of public wires:          50
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              2
   Number of cells:                 82
     $add                            1
     $and                           35
     $eq                             8
     $logic_not                     15
     $or                            21
     $reduce_or                      1
     $xor                            1

=== serv_immdec ===

   Number of wires:                 46
   Number of wire bits:            151
   Number of public wires:          19
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                 21
     $and                            5
     $logic_not                      1
     $mux                           10
     $or                             5

=== serv_decode ===

   Number of wires:                254
   Number of wire bits:            328
   Number of public wires:          93
   Number of public wire bits:     150
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              2
   Number of cells:                114
     $and                           44
     $eq                            14
     $logic_not                     30
     $not                            3
     $or                            20
     $reduce_or                      3

=== $paramod\serv_ctrl\RESET_STRATEGY=1296649801\RESET_PC=0\WITH_CSR=1 ===

   Number of wires:                 52
   Number of wire bits:            149
   Number of public wires:          29
   Number of public wire bits:      60
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              2
   Number of cells:                 20
     $add                            4
     $and                            8
     $logic_not                      2
     $mux                            4
     $or                             2

=== serv_csr ===

   Number of wires:                104
   Number of wire bits:            111
   Number of public wires:          36
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                 61
     $and                           24
     $eq                             4
     $logic_not                      8
     $mux                            9
     $not                            1
     $or                            15

=== serv_bufreg ===

   Number of wires:                 36
   Number of wire bits:            129
   Number of public wires:          19
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                 14
     $add                            2
     $and                            7
     $logic_not                      1
     $mux                            3
     $or                             1

=== serv_alu ===

   Number of wires:                 51
   Number of wire bits:             56
   Number of public wires:          23
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                 26
     $add                            4
     $and                           10
     $logic_not                      1
     $mux                            2
     $not                            2
     $or                             5
     $xor                            2

=== design hierarchy ===

   serv_top                          1
     $paramod\serv_ctrl\RESET_STRATEGY=1296649801\RESET_PC=0\WITH_CSR=1      1
     $paramod\serv_mem_if\WITH_CSR=1      1
     $paramod\serv_rf_if\WITH_CSR=1      1
     $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1      1
     serv_alu                        1
     serv_bufreg                     1
     serv_csr                        1
     serv_decode                     1
     serv_immdec                     1

   Number of wires:                950
   Number of wire bits:           1979
   Number of public wires:         439
   Number of public wire bits:    1003
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             11
   Number of cells:                433
     $add                           11
     $and                          163
     $eq                            35
     $logic_not                     73
     $mux                           37
     $not                            7
     $or                            98
     $reduce_or                      5
     $sub                            1
     $xor                            3

