
---------- Begin Simulation Statistics ----------
final_tick                               81939687189000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792280                       # Number of bytes of host memory used
host_op_rate                                    91986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   174.37                       # Real time elapsed on the host
host_tick_rate                               15019570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16039484                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002619                       # Number of seconds simulated
sim_ticks                                  2618931500                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       651834                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20910                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       861760                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499251                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       651834                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       152583                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          945923                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41218                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2984                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14091720                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120156                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20937                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1261056                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1261428                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039468                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5059029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.170464                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.118383                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       783662     15.49%     15.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1880675     37.17%     52.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       425915      8.42%     61.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       197948      3.91%     65.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       155472      3.07%     68.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       165791      3.28%     71.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       145742      2.88%     74.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42768      0.85%     75.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1261056     24.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5059029                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820829                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834475     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039468                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523784                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523784                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2318452                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17657615                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           557675                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1566964                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          21160                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        763938                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3696937                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    58                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412431                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    79                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              945923                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            858137                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4334201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10975469                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           42320                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180594                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       872645                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540469                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.095418                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5228197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.423962                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.554621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2413840     46.17%     46.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135195      2.59%     48.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105823      2.02%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           151754      2.90%     53.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181106      3.46%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           340024      6.50%     63.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169127      3.23%     66.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           190887      3.65%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1540441     29.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5228197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2746045                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1368881                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34509                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           782002                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.204852                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5103847                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412431                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148906                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3725714                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1430559                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17300936                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3691416                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35813                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16786511                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         18873                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          21160                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18989                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383609                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          258                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       120091                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        32359                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          258                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26945298                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16768224                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498611                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13435215                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.201361                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16775655                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29054710                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13103921                       # number of integer regfile writes
system.switch_cpus.ipc                       1.909183                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.909183                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100290      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10415609     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86866      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35098      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343124      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129329      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161159      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63360      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138769      0.82%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176370      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23341      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13147      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3420426     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1414212      8.41%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279581      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          508      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16822327                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1589157                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3153529                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1546856                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1900048                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              203305                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012085                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          120391     59.22%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            123      0.06%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3350      1.65%     60.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            32      0.02%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2361      1.16%     62.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9828      4.83%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          57192     28.13%     95.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           369      0.18%     95.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         9658      4.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15336185                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35997691                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15221368                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16662542                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17300930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16822327                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            6                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1261402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75067                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1785546                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5228197                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.217615                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.232095                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       674999     12.91%     12.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       626563     11.98%     24.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       887959     16.98%     41.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       841164     16.09%     57.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       721414     13.80%     71.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       612927     11.72%     83.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       353950      6.77%     90.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       251405      4.81%     95.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       257816      4.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5228197                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.211690                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              858165                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       365009                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       317526                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3725714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1430559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6739810                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5237842                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          201260                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732557                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         133725                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           874887                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         522890                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2744                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      55010719                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17538469                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22509782                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2003236                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1221511                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          21160                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2127646                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1777107                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3014538                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30094972                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4160003                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21098869                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34771641                       # The number of ROB writes
system.switch_cpus.timesIdled                     144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50501                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                655                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2056                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2056                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           655                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       173504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       173504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  173504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2711                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2711    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2711                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3384000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14398750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2618931500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5446                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19297                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2843520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2883584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000077                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008800                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25826     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25828                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44478000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38164500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            563997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          245                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22870                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23115                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          245                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22870                       # number of overall hits
system.l2.overall_hits::total                   23115                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2574                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2711                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          130                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2574                       # number of overall misses
system.l2.overall_misses::total                  2711                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    203781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        214529000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10748000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    203781000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       214529000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25444                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25826                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25444                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25826                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.346667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.101163                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.346667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.101163                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82676.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79168.997669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79132.792328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82676.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79168.997669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79132.792328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    178041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    187489000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    178041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    187489000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.346667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.101163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.346667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.101163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104701                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72676.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69168.997669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69337.647929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72676.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69168.997669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69337.647929                       # average overall mshr miss latency
system.l2.replacements                              2                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18981                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          250                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              250                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          250                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          250                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        17242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17242                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2056                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    159024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     159024500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.106493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106540                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77384.184915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77346.546693                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    138474500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    138474500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.106493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67384.184915                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67384.184915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10748000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10748000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.346667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.348404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82676.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82045.801527                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.346667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.345745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72676.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72676.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     44756500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     44756500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.084431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86236.030829                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85413.167939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     39566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     39566500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.084431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76236.030829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76236.030829                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2238.898762                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         2                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   121.709356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2110.189419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.029714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.515183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.546606                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.661377                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    406719                       # Number of tag accesses
system.l2.tags.data_accesses                   406719                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       164736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             173504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2711                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3176868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     62901989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66249919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3176868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3201306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3176868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     62901989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66249919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25530250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                76230250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9441.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28191.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.084626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.170258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.055024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          265     37.38%     37.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          252     35.54%     72.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      5.36%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      9.31%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      1.83%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.85%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.13%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      2.12%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46      6.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          709                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 173056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  173056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2513961000                       # Total gap between requests
system.mem_ctrls.avgGap                     929719.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       164736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3176868.123507621698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 62901988.845450907946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4093750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     72136500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31490.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28025.06                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2591820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6261780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        257082540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        789153120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1262985885                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        482.252356                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2049223000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    482338000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1313070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13044780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        309593790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        744934080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1277875200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        487.937619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1934036500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    597524500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2618921000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       857711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           857726                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       857711                       # number of overall hits
system.cpu.icache.overall_hits::total          857726                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          426                       # number of overall misses
system.cpu.icache.overall_misses::total           427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15669500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15669500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15669500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15669500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       858137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       858153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       858137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       858153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000496                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000496                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 36782.863850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36696.721311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 36782.863850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36696.721311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu.icache.writebacks::total               250                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           51                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          375                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          375                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          375                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13906500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13906500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000437                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000437                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        37084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        37084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        37084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        37084                       # average overall mshr miss latency
system.cpu.icache.replacements                    250                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       857711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          857726                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       858137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       858153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000496                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 36782.863850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36696.721311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          375                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13906500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13906500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        37084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        37084                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42879                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            171.516000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1716682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1716682                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4684871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4684872                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4684871                       # number of overall hits
system.cpu.dcache.overall_hits::total         4684872                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26580                       # number of overall misses
system.cpu.dcache.overall_misses::total         26586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    524947998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    524947998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    524947998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    524947998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4711451                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4711458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4711451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4711458                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19749.736569                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19745.279395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19749.736569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19745.279395                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.782353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18981                       # number of writebacks
system.cpu.dcache.writebacks::total             18981                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25444                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    483531998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    483531998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    483531998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    483531998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005400                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005400                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005400                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005400                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19003.772913                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19003.772913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19003.772913                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19003.772913                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    136582500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    136582500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3313279                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3313284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002198                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002199                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18756.179621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18743.310004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    114500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    114500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18626.972507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18626.972507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19298                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    388365498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    388365498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20124.650119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20123.607337                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19297                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19297                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    369031998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    369031998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19123.801524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19123.801524                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939687189000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2384702                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.633654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9448365                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9448365                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947120412000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78206                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793480                       # Number of bytes of host memory used
host_op_rate                                   125447                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   511.47                       # Real time elapsed on the host
host_tick_rate                               14533054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007433                       # Number of seconds simulated
sim_ticks                                  7433223000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1850332                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59129                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2588236                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1495864                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1850332                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       354468                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2832893                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120198                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7604                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42288296                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21362292                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59129                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3820505                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3676892                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122863                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14374284                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.347844                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.128893                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1612140     11.22%     11.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5669105     39.44%     50.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1199957      8.35%     59.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       576061      4.01%     63.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       447367      3.11%     66.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       467136      3.25%     69.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       437618      3.04%     72.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       144395      1.00%     73.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3820505     26.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14374284                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462527                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509198     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122863                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.495548                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.495548                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6182369                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52825319                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1670105                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4562266                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          59738                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2391212                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11067854                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    86                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4227664                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   169                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2832893                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2549691                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12226187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32817111                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          119476                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.190556                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2579765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1616062                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.207462                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14865690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.600170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.554326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6435369     43.29%     43.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           408355      2.75%     46.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           334412      2.25%     48.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           443764      2.99%     51.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           557890      3.75%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1005862      6.77%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           501863      3.38%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           586913      3.95%     69.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4591262     30.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14865690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8243964                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4105170                       # number of floating regfile writes
system.switch_cpus.idleCycles                     756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       100659                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2346877                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.382771                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15278365                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4227664                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          432074                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11149067                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4274754                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51799745                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11050701                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        97908                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50289775                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          5347                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          59738                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5547                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          352                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1190848                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          718                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       335542                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        82832                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          718                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        85779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81024197                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50240020                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497566                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40314908                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.379424                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50260737                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87035922                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39251585                       # number of integer regfile writes
system.switch_cpus.ipc                       2.017967                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.017967                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       300083      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31204401     61.93%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260045      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104258      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025901      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388478      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483189      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189852      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419792      0.83%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          139      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531809      1.06%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69607      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38866      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10233631     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4231752      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       841262      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1371      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50387684                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4764274                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9460995                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4643171                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5702528                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              581900                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011548                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344474     59.20%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            547      0.09%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10170      1.75%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            69      0.01%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            7      0.00%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        10458      1.80%     62.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30042      5.16%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         165457     28.43%     96.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1582      0.27%     96.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        19094      3.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45905227                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    106994642                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45596849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49774802                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51799705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50387684                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           40                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3676878                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       232680                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5262720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14865690                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.389529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.183183                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1405534      9.45%      9.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1746992     11.75%     21.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2537919     17.07%     38.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2539653     17.08%     55.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2172850     14.62%     69.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1842792     12.40%     82.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1081458      7.27%     89.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       756149      5.09%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       782343      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14865690                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.389356                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2549691                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       958078                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       717466                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11149067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4274754                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20182619                       # number of misc regfile reads
system.switch_cpus.numCycles                 14866446                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          492035                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202102                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         359866                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2634344                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         920324                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7460                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164727730                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52485048                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67400808                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5958621                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3612777                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          59738                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5720952                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5198712                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9051510                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     90030539                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12899430                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62353534                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104092619                       # The number of ROB writes
system.switch_cpus.timesIdled                     178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           66                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160334                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             66                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          103                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadExReq               719                       # Transaction distribution
system.membus.trans_dist::ReadExResp              719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           138                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 857                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1573500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4576500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7433223000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          699                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18454                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9094400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9184320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             175                       # Total snoops (count)
system.tol2bus.snoopTraffic                      6592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000821                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028649                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80279     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     66      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143501000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119197500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1059499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          696                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78617                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79313                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          696                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78617                       # number of overall hits
system.l2.overall_hits::total                   79313                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          847                       # number of demand (read+write) misses
system.l2.demand_misses::total                    857                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          847                       # number of overall misses
system.l2.overall_misses::total                   857                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     66760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67604500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       844500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     66760000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67604500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79464                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79464                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.014164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.010659                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.014164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.010659                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        84450                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78819.362456                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78885.064177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        84450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78819.362456                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78885.064177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 103                       # number of writebacks
system.l2.writebacks::total                       103                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     58290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59034500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     58290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59034500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.014164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.010659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010690                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.014164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.010659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010690                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        74450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68819.362456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68885.064177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        74450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68819.362456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68885.064177                       # average overall mshr miss latency
system.l2.replacements                            175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          699                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              699                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          699                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          699                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        60291                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60291                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     55203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      55203500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.011785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.011785                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76778.164117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76778.164117                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     48013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.011785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66778.164117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66778.164117                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       844500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       844500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            706                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.014164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        84450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        84450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.014164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        74450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        74450                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18326                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     11556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.006936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90285.156250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90285.156250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     10276500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10276500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.006936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80285.156250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80285.156250                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3333.629683                       # Cycle average of tags in use
system.l2.tags.total_refs                      210813                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     58.886313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.775666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   111.386334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3214.467683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.027194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.784782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.813874                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.831299                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1283543                       # Number of tag accesses
system.l2.tags.data_accesses                  1283543                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7433223000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        54208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              54848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        86100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      7292664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7378764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        86100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            86100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         886829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               886829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         886829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        86100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      7292664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8265594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007753531000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3670                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 83                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        103                       # Number of write requests accepted
system.mem_ctrls.readBursts                       857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8417000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24054500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10092.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28842.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      75                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.774648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.734765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.653087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          108     38.03%     38.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          113     39.79%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      7.04%     84.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      4.93%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.46%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.82%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.76%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      3.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          284                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     707.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     73.060619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1499.273758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.580936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  53376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   54848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7508762000                       # Total gap between requests
system.mem_ctrls.avgGap                    7821627.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 86099.932694068237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 7094634.453991223127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 757679.407707800507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          103                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       332000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     23722500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 123371544250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33200.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28007.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1197781983.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1156680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               614790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2905980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             313200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        175676280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2706477600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3474125730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.378112                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7034526000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248135250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    150561750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               462990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3048780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        331351260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2575382880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3498244350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.622817                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6692404250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248135250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    492683500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10052144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3406646                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3406661                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3406646                       # number of overall hits
system.cpu.icache.overall_hits::total         3406661                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25994500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25994500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25994500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25994500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3407828                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3407844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3407828                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3407844                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21991.962775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21973.372781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21991.962775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21973.372781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          949                       # number of writebacks
system.cpu.icache.writebacks::total               949                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1081                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1081                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1081                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1081                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23165000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23165000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21429.232192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21429.232192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21429.232192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21429.232192                       # average overall mshr miss latency
system.cpu.icache.replacements                    949                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3406646                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3406661                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25994500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25994500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3407828                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3407844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21991.962775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21973.372781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1081                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21429.232192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21429.232192                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3407743                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1082                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3149.485213                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015469                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6816770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6816770                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18671720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18671721                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18671720                       # number of overall hits
system.cpu.dcache.overall_hits::total        18671721                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108557                       # number of overall misses
system.cpu.dcache.overall_misses::total        108563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1648830488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1648830488                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1648830488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1648830488                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18780277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18780284                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18780277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18780284                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15188.615087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15187.775651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15188.615087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15187.775651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6038                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               603                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.013267                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81616                       # number of writebacks
system.cpu.dcache.writebacks::total             81616                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104908                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1499585488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1499585488                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1499585488                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1499585488                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005586                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14294.291074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14294.291074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14294.291074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14294.291074                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103890                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13161937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13161937                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    419565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    419565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13190186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13190191                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14852.401855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14849.773483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    350665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    350665000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14254.095362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14254.095362                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1229264988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1229264988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014366                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15306.880859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15306.690259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1148920488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1148920488                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14306.604505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14306.604505                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947120412000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.124319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18776635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.971682                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.123948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37665482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37665482                       # Number of data accesses

---------- End Simulation Statistics   ----------
