@inproceedings{kissich2024fazyrv,
  title={FazyRV: Closing the Gap between 32-Bit and Bit-Serial RISC-V Cores with a Scalable Implementation},
  author={Kissich, M. and Baunach, M. C.},
  booktitle={Proc. 21st ACM Int. Conf. on Computing Frontiers (CF '24)},
  pages={240--248},
  year={2024},
  address={Ischia, Italy},
  month={May},
  doi={10.1145/3625135.3655876}
}

@article{cui2023riscv,
  title={RISC-V Instruction Set Architecture Extensions: A Survey},
  author={Cui, E. and Li, T. and Wei, Q.},
  journal={IEEE Access},
  volume={11},
  pages={24696--24711},
  year={2023},
  doi={10.1109/ACCESS.2023.3246491}
}

@inproceedings{kim2022sic,
  title={SiC Processors for Extreme High-Temperature Venus Surface Exploration},
  author={Kim, H. and Bagherzadeh, J. and Dreslinski, R. G.},
  booktitle={Proc. Design, Automation \& Test in Europe Conf. \& Exhibition (DATE)},
  pages={406--411},
  year={2022},
  address={Antwerp, Belgium},
  doi={10.23919/DATE54114.2022.9774769}
}

@article{kremic2021temperature,
  title={High Temperature Electronics for Venus Surface Applications: A Summary of Recent Technical Advances},
  author={Kremic, T.},
  journal={The Planetary Science Journal},
  volume={2},
  number={1},
  year={2021},
  doi={10.3847/25C2CFEB.E3883E19}
}

@inproceedings{moreno2023fpga,
  title={An FPGA Verification, Debug and Performance Platform for RISC-V Cores},
  author={Moreno, A. and others},
  booktitle={Proc. RISC-V Summit Europe},
  year={2023},
  address={Barcelona, Spain}
}

@misc{efinix2023riscv,
  title={RISC-V and FPGAs},
  author={{Efinix Inc.}},
  journal={Efinix Blog},
  year={2023},
  month={Jul},
  howpublished={[Online]. Available: \url{https://www.efinixinc.com/blog/riscv-and-fpgas.html}},
  note={[Accessed: Sep. 26, 2025]}
}

@phdthesis{kim2019fpga,
  title={FPGA-Accelerated Evaluation and Verification of RTL Designs},
  author={Kim, D.},
  year={2019},
  month={May},
  school={Univ. California, Berkeley},
  address={Berkeley, CA, USA},
  note={Tech. Rep. UCB/EECS-2019-57}
}

@misc{qin2025feriver,
  title={FERIVer: An FPGA-assisted Emulated Framework for RTL Verification of RISC-V Processors},
  author={Qin, K. and Guo, X. and Schulz, M. and Trinitis, C.},
  journal={arXiv preprint arXiv:2504.05284},
  year={2025},
  month={Apr}
}

@article{gautschi2017slow,
  title={Slow and Steady Wins the Race? A Comparison of Ultra-Low-Power RISC-V Cores for Internet-of-Things Applications},
  author={Gautschi, Michael and Schiavone, Pasquale Davide and Traber, Andreas and Zaruba, Florian and Schuiki, Fabian and Pullini, Antonio and Rossi, Davide and Flamand, Eric and G{\"u}rkaynak, Frank K and Benini, Luca},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={64},
  number={9},
  pages={2387--2397},
  year={2017},
  publisher={IEEE},
  doi={10.1109/TCSI.2017.2695540}
}

@article{pradhan2024materials,
  title={Materials for high-temperature digital electronics},
  author={Pradhan, Dinesh K and Moore, Dylan C and Francis, Amanda M and Grissom, Nicholas R and Kupernik, Joshua and Ohme, Rusty H},
  journal={Nature Reviews Materials},
  volume={9},
  pages={790--807},
  year={2024},
  publisher={Nature Publishing Group},
  doi={10.1038/s41578-024-00731-9}
}