INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_MOV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS151_not
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
ERROR: [VRFC 10-529] concurrent assignment to a non-net Beta is not permitted [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:37]
ERROR: [VRFC 10-529] concurrent assignment to a non-net Beta is not permitted [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:38]
ERROR: [VRFC 10-2787] module sub ignored due to previous errors [D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v:23]
