head	1.8;
access;
symbols
	OPENBSD_6_1:1.8.0.2
	OPENBSD_6_1_BASE:1.8
	OPENBSD_6_0:1.7.0.10
	OPENBSD_6_0_BASE:1.7
	OPENBSD_5_9:1.7.0.6
	OPENBSD_5_9_BASE:1.7
	OPENBSD_5_8:1.7.0.8
	OPENBSD_5_8_BASE:1.7
	OPENBSD_5_7:1.7.0.4
	OPENBSD_5_7_BASE:1.7
	OPENBSD_5_6:1.7.0.2
	OPENBSD_5_6_BASE:1.7
	OPENBSD_5_5:1.6.0.4
	OPENBSD_5_5_BASE:1.6
	OPENBSD_5_4:1.6.0.2
	OPENBSD_5_4_BASE:1.6
	OPENBSD_5_3:1.3.0.2
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.2.0.4
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.2
	jasper_20111311:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.8
date	2017.02.13.10.27.00;	author benoit;	state Exp;
branches;
next	1.7;
commitid	uKxVHPZeJE81E2Ju;

1.7
date	2014.05.20.19.36.27;	author jasper;	state Exp;
branches;
next	1.6;

1.6
date	2013.05.23.15.04.41;	author benoit;	state Exp;
branches;
next	1.5;

1.5
date	2013.05.13.11.43.24;	author benoit;	state Exp;
branches;
next	1.4;

1.4
date	2013.03.11.11.20.29;	author espie;	state Exp;
branches;
next	1.3;

1.3
date	2013.01.16.07.43.48;	author benoit;	state Exp;
branches;
next	1.2;

1.2
date	2011.11.17.23.33.40;	author nigel;	state Exp;
branches;
next	1.1;

1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.8
log
@Update to verilator-3.900.
@
text
@# $OpenBSD: Makefile,v 1.7 2014/05/20 19:36:27 jasper Exp $

COMMENT=	very fast free Verilog HDL simulator

DISTNAME =	verilator-3.900
CATEGORIES=	lang devel

HOMEPAGE=	http://www.veripool.org/wiki/verilator/Intro

# LGPLv3 or Perl
PERMIT_PACKAGE_CDROM=	Yes

MASTER_SITES=		http://www.veripool.org/ftp/
EXTRACT_SUFX=		.tgz

WANTLIB=		c m stdc++

BUILD_DEPENDS +=	devel/bison

CONFIGURE_STYLE=	gnu
MAKE_FLAGS=		VERILATOR_ROOT=${PREFIX}/share/verilator/ \
			COPT="${CFLAGS}"

USE_GMAKE=		Yes

TEST_TARGET=		test
TEST_FLAGS=		VERILATOR_ROOT=${WRKSRC}

.include <bsd.port.mk>
@


1.7
log
@update to verilator-3.860
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.6 2013/05/23 15:04:41 benoit Exp $
d5 1
a5 1
DISTNAME =	verilator-3.860
@


1.6
log
@Update verilator to 3.847.
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.5 2013/05/13 11:43:24 benoit Exp $
d5 1
a5 1
DISTNAME =	verilator-3.847
@


1.5
log
@- update verilator to 3.846
- regen PLIST
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.4 2013/03/11 11:20:29 espie Exp $
d5 1
a5 1
DISTNAME=	verilator-3.846
@


1.4
log
@PERMIT_* / REGRESS->TEST sweep
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.3 2013/01/16 07:43:48 benoit Exp $
d5 1
a5 1
DISTNAME=	verilator-3.844
@


1.3
log
@- update verilator to 3.844
- regen PLIST

ok jasper@@
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.2 2011/11/17 23:33:40 nigel Exp $
a11 3
PERMIT_PACKAGE_FTP=	Yes
PERMIT_DISTFILES_CDROM=	Yes
PERMIT_DISTFILES_FTP=	Yes
d26 2
a27 2
REGRESS_TARGET=		test
REGRESS_FLAGS=		VERILATOR_ROOT=${WRKSRC}
@


1.2
log
@*** empty log message ***
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.1.1.1 2011/11/13 12:44:04 jasper Exp $
d5 1
a5 1
DISTNAME=	verilator-3.824
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
# $OpenBSD$
d21 2
d32 1
a32 1
.include <bsd.port.mk>@


1.1.1.1
log
@import verilator-3.824

Verilator is the fastest free Verilog HDL simulator, and beats most
commercial simulators. It compiles synthesizable Verilog (not test-bench
code!), plus some PSL, SystemVerilog and Synthesis assertions into C++
or SystemC code. It is designed for large projects where fast simulation
performance is of primary concern, and is especially well suited to
generate executable models of CPUs for embedded software design teams.

ok aja@@
@
text
@@
