INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.sim/sim_1/synth/timing/xsim/uart_rx_ex_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rxm_ex
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/uart/UART_behavioural/UART_behavioural.srcs/sim_1/new/uart_rx_ex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_ex_tb
