# TCL File Generated by Component Editor 16.1
# Thu Dec 27 18:36:11 BRST 2018
# DO NOT MODIFY


# 
# rst_controller "rst_controller" v1.0
#  2018.12.27.18:36:11
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module rst_controller
# 
set_module_property DESCRIPTION ""
set_module_property NAME rst_controller
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME rst_controller
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL rst_controller_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file avalon_mm_rst_controller_registers_pkg.vhd VHDL PATH RST_Controller/REGISTERS/avalon_mm_rst_controller_registers_pkg.vhd
add_fileset_file avalon_mm_rst_controller_pkg.vhd VHDL PATH RST_Controller/AVALON_RST_CONTROLLER_REGISTERS/avalon_mm_rst_controller_pkg.vhd
add_fileset_file avalon_mm_rst_controller_read_ent.vhd VHDL PATH RST_Controller/AVALON_RST_CONTROLLER_REGISTERS/avalon_mm_rst_controller_read_ent.vhd
add_fileset_file avalon_mm_rst_controller_write_ent.vhd VHDL PATH RST_Controller/AVALON_RST_CONTROLLER_REGISTERS/avalon_mm_rst_controller_write_ent.vhd
add_fileset_file rst_controller_top.vhd VHDL PATH RST_Controller/rst_controller_top.vhd TOP_LEVEL_FILE

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL rst_controller_top
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file avalon_mm_rst_controller_registers_pkg.vhd VHDL PATH RST_Controller/REGISTERS/avalon_mm_rst_controller_registers_pkg.vhd
add_fileset_file avalon_mm_rst_controller_pkg.vhd VHDL PATH RST_Controller/AVALON_RST_CONTROLLER_REGISTERS/avalon_mm_rst_controller_pkg.vhd
add_fileset_file avalon_mm_rst_controller_read_ent.vhd VHDL PATH RST_Controller/AVALON_RST_CONTROLLER_REGISTERS/avalon_mm_rst_controller_read_ent.vhd
add_fileset_file avalon_mm_rst_controller_write_ent.vhd VHDL PATH RST_Controller/AVALON_RST_CONTROLLER_REGISTERS/avalon_mm_rst_controller_write_ent.vhd
add_fileset_file rst_controller_top.vhd VHDL PATH RST_Controller/rst_controller_top.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 100000000
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock_sink_clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset_sink_reset reset Input 1


# 
# connection point reset_source
# 
add_interface reset_source reset start
set_interface_property reset_source associatedClock clock_sink
set_interface_property reset_source associatedDirectReset reset_sink
set_interface_property reset_source associatedResetSinks reset_sink
set_interface_property reset_source synchronousEdges DEASSERT
set_interface_property reset_source ENABLED true
set_interface_property reset_source EXPORT_OF ""
set_interface_property reset_source PORT_NAME_MAP ""
set_interface_property reset_source CMSIS_SVD_VARIABLES ""
set_interface_property reset_source SVD_ADDRESS_GROUP ""

add_interface_port reset_source reset_source_reset reset Output 1


# 
# connection point avalon_rst_controller_slave
# 
add_interface avalon_rst_controller_slave avalon end
set_interface_property avalon_rst_controller_slave addressUnits WORDS
set_interface_property avalon_rst_controller_slave associatedClock clock_sink
set_interface_property avalon_rst_controller_slave associatedReset reset_sink
set_interface_property avalon_rst_controller_slave bitsPerSymbol 8
set_interface_property avalon_rst_controller_slave burstOnBurstBoundariesOnly false
set_interface_property avalon_rst_controller_slave burstcountUnits WORDS
set_interface_property avalon_rst_controller_slave explicitAddressSpan 0
set_interface_property avalon_rst_controller_slave holdTime 0
set_interface_property avalon_rst_controller_slave linewrapBursts false
set_interface_property avalon_rst_controller_slave maximumPendingReadTransactions 0
set_interface_property avalon_rst_controller_slave maximumPendingWriteTransactions 0
set_interface_property avalon_rst_controller_slave readLatency 0
set_interface_property avalon_rst_controller_slave readWaitTime 1
set_interface_property avalon_rst_controller_slave setupTime 0
set_interface_property avalon_rst_controller_slave timingUnits Cycles
set_interface_property avalon_rst_controller_slave writeWaitTime 0
set_interface_property avalon_rst_controller_slave ENABLED true
set_interface_property avalon_rst_controller_slave EXPORT_OF ""
set_interface_property avalon_rst_controller_slave PORT_NAME_MAP ""
set_interface_property avalon_rst_controller_slave CMSIS_SVD_VARIABLES ""
set_interface_property avalon_rst_controller_slave SVD_ADDRESS_GROUP ""

add_interface_port avalon_rst_controller_slave avalon_slave_rst_controller_address address Input 4
add_interface_port avalon_rst_controller_slave avalon_slave_rst_controller_write write Input 1
add_interface_port avalon_rst_controller_slave avalon_slave_rst_controller_read read Input 1
add_interface_port avalon_rst_controller_slave avalon_slave_rst_controller_writedata writedata Input 32
add_interface_port avalon_rst_controller_slave avalon_slave_rst_controller_readdata readdata Output 32
add_interface_port avalon_rst_controller_slave avalon_slave_rst_controller_waitrequest waitrequest Output 1
set_interface_assignment avalon_rst_controller_slave embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_rst_controller_slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_rst_controller_slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_rst_controller_slave embeddedsw.configuration.isPrintableDevice 0

