Fitter report for nios_pio_it
Wed Dec 26 16:47:45 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |nios_pio_it|unsaved:unsaved1|unsaved_ram:ram|altsyncram:the_altsyncram|altsyncram_2tf1:auto_generated|ALTSYNCRAM
 26. |nios_pio_it|unsaved:unsaved1|unsaved_rom:rom|altsyncram:the_altsyncram|altsyncram_gtf1:auto_generated|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Dec 26 16:47:44 2018           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; nios_pio_it                                     ;
; Top-level Entity Name              ; nios_pio_it                                     ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,950 / 10,320 ( 48 % )                         ;
;     Total combinational functions  ; 4,496 / 10,320 ( 44 % )                         ;
;     Dedicated logic registers      ; 2,827 / 10,320 ( 27 % )                         ;
; Total registers                    ; 2827                                            ;
; Total pins                         ; 7 / 180 ( 4 % )                                 ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,968 / 423,936 ( 31 % )                      ;
; Embedded Multiplier 9-bit elements ; 6 / 46 ( 13 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.5%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.5%      ;
;     Processor 5            ;   2.4%      ;
;     Processor 6            ;   2.4%      ;
;     Processor 7            ;   2.4%      ;
;     Processor 8            ;   2.4%      ;
;     Processors 9-16        ;   2.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7743 ) ; 0.00 % ( 0 / 7743 )        ; 0.00 % ( 0 / 7743 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7743 ) ; 0.00 % ( 0 / 7743 )        ; 0.00 % ( 0 / 7743 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7531 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 202 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/output_files/nios_pio_it.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,950 / 10,320 ( 48 % )    ;
;     -- Combinational with no register       ; 2123                       ;
;     -- Register only                        ; 454                        ;
;     -- Combinational with a register        ; 2373                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2833                       ;
;     -- 3 input functions                    ; 1182                       ;
;     -- <=2 input functions                  ; 481                        ;
;     -- Register only                        ; 454                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4301                       ;
;     -- arithmetic mode                      ; 195                        ;
;                                             ;                            ;
; Total registers*                            ; 2,827 / 11,172 ( 25 % )    ;
;     -- Dedicated logic registers            ; 2,827 / 10,320 ( 27 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 409 / 645 ( 63 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 7 / 180 ( 4 % )            ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 22 / 46 ( 48 % )           ;
; Total block memory bits                     ; 131,968 / 423,936 ( 31 % ) ;
; Total block memory implementation bits      ; 202,752 / 423,936 ( 48 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 46 ( 13 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 4                          ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 26.2% / 25.6% / 27.2%      ;
; Peak interconnect usage (total/H/V)         ; 39.2% / 38.1% / 40.6%      ;
; Maximum fan-out                             ; 2738                       ;
; Highest non-global fan-out                  ; 785                        ;
; Total fan-out                               ; 27843                      ;
; Average fan-out                             ; 3.60                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ;
;                                             ;                       ;                      ;                                ;
; Total logic elements                        ; 4810 / 10320 ( 47 % ) ; 140 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 2060                  ; 63                   ; 0                              ;
;     -- Register only                        ; 439                   ; 15                   ; 0                              ;
;     -- Combinational with a register        ; 2311                  ; 62                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;
;     -- 4 input functions                    ; 2777                  ; 56                   ; 0                              ;
;     -- 3 input functions                    ; 1151                  ; 31                   ; 0                              ;
;     -- <=2 input functions                  ; 443                   ; 38                   ; 0                              ;
;     -- Register only                        ; 439                   ; 15                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;
;     -- normal mode                          ; 4184                  ; 117                  ; 0                              ;
;     -- arithmetic mode                      ; 187                   ; 8                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Total registers                             ; 2750                  ; 77                   ; 0                              ;
;     -- Dedicated logic registers            ; 2750 / 10320 ( 27 % ) ; 77 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used   ; 400 / 645 ( 62 % )    ; 13 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                    ; 7                     ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 46 ( 13 % )       ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 131968                ; 0                    ; 0                              ;
; Total RAM block bits                        ; 202752                ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 22 / 46 ( 47 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                      ;                                ;
; Connections                                 ;                       ;                      ;                                ;
;     -- Input Connections                    ; 141                   ; 112                  ; 0                              ;
;     -- Registered Input Connections         ; 48                    ; 87                   ; 0                              ;
;     -- Output Connections                   ; 168                   ; 85                   ; 0                              ;
;     -- Registered Output Connections        ; 3                     ; 85                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;
;     -- Total Connections                    ; 27495                 ; 731                  ; 5                              ;
;     -- Registered Connections               ; 11037                 ; 506                  ; 0                              ;
;                                             ;                       ;                      ;                                ;
; External Connections                        ;                       ;                      ;                                ;
;     -- Top                                  ; 112                   ; 197                  ; 0                              ;
;     -- sld_hub:auto_hub                     ; 197                   ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;
;     -- Input Ports                          ; 29                    ; 37                   ; 0                              ;
;     -- Output Ports                         ; 4                     ; 54                   ; 0                              ;
;     -- Bidir Ports                          ; 5                     ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 21                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 43                   ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk  ; E1    ; 1        ; 0            ; 11           ; 7            ; 2738                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst  ; M16   ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                         ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------+
; pio[0] ; A2    ; 8        ; 5            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[0] (inverted) ;
; pio[1] ; B3    ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[1] (inverted) ;
; pio[2] ; A4    ; 8        ; 5            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[2] (inverted) ;
; pio[3] ; A3    ; 8        ; 3            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[3] (inverted) ;
; pio[4] ; N1    ; 2        ; 0            ; 7            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[4] (inverted) ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 4 / 26 ( 15 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; pio[0]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; pio[3]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; pio[2]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; pio[1]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; pio[4]                                                    ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; pio[0]   ; Incomplete set of assignments ;
; pio[1]   ; Incomplete set of assignments ;
; pio[2]   ; Incomplete set of assignments ;
; pio[3]   ; Incomplete set of assignments ;
; pio[4]   ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
; rst      ; Incomplete set of assignments ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
; |nios_pio_it                                                                                                                            ; 4950 (0)    ; 2827 (0)                  ; 0 (0)         ; 131968      ; 22   ; 6            ; 0       ; 3         ; 7    ; 0            ; 2123 (0)     ; 454 (0)           ; 2373 (0)         ; |nios_pio_it                                                                                                                                                                                                                                                                                                                                                              ; nios_pio_it                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 140 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 15 (0)            ; 62 (0)           ; |nios_pio_it|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                             ; sld_hub                                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 139 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 15 (0)            ; 62 (0)           ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                             ; alt_sld_fab_with_jtag_input                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 139 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 15 (0)            ; 62 (0)           ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                          ; alt_sld_fab                                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 139 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 15 (1)            ; 62 (0)           ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                      ; alt_sld_fab_alt_sld_fab                                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 137 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 14 (0)            ; 62 (0)           ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                          ; alt_sld_fab_alt_sld_fab_sldfabric                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 137 (95)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (47)      ; 14 (12)           ; 62 (37)          ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                             ; sld_jtag_hub                                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                     ; sld_rom_sr                                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |nios_pio_it|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                   ; sld_shadow_jsm                                           ; altera_sld   ;
;    |unsaved:unsaved1|                                                                                                                   ; 4810 (0)    ; 2750 (0)                  ; 0 (0)         ; 131968      ; 22   ; 6            ; 0       ; 3         ; 0    ; 0            ; 2060 (0)     ; 439 (0)           ; 2311 (0)         ; |nios_pio_it|unsaved:unsaved1                                                                                                                                                                                                                                                                                                                                             ; unsaved                                                  ; unsaved      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (5)             ; 7 (5)            ; |nios_pio_it|unsaved:unsaved1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                  ; unsaved      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                ; unsaved      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                ; unsaved      ;
;       |unsaved_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 428 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 10 (0)            ; 214 (0)          ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; unsaved_mm_interconnect_0                                ; unsaved      ;
;          |altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|                                                                   ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                    ; unsaved      ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                    ; unsaved      ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                    ; unsaved      ;
;          |altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|                                                                                  ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                    ; unsaved      ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                    ; unsaved      ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                               ; unsaved      ;
;          |altera_merlin_slave_agent:nios2_debug_mem_slave_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                ; unsaved      ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                ; unsaved      ;
;          |altera_merlin_slave_translator:nios2_debug_mem_slave_translator|                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 24 (24)          ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                           ; unsaved      ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                           ; unsaved      ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                           ; unsaved      ;
;          |altera_merlin_slave_translator:rom_s1_translator|                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                           ; unsaved      ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 6 (6)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                           ; unsaved      ;
;          |altera_merlin_traffic_limiter:nios2_data_master_limiter|                                                                      ; 18 (18)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (11)          ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                            ; unsaved      ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                               ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                            ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; unsaved_mm_interconnect_0_cmd_demux                      ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_cmd_demux_001                  ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                            ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux_001                    ; unsaved      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                 ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                            ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 5 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux_001                    ; unsaved      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                 ; unsaved      ;
;          |unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                            ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 0 (0)             ; 5 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_cmd_mux_001                    ; unsaved      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                 ; unsaved      ;
;          |unsaved_mm_interconnect_0_router:router|                                                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; unsaved_mm_interconnect_0_router                         ; unsaved      ;
;          |unsaved_mm_interconnect_0_router_001:router_001|                                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                 ; unsaved_mm_interconnect_0_router_001                     ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_rsp_demux_001                  ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_rsp_demux_001                  ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                        ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                           ; unsaved_mm_interconnect_0_rsp_demux_001                  ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 74 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 61 (61)          ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; unsaved_mm_interconnect_0_rsp_mux                        ; unsaved      ;
;          |unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                            ; 65 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 33 (33)          ; |nios_pio_it|unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                               ; unsaved_mm_interconnect_0_rsp_mux_001                    ; unsaved      ;
;       |unsaved_nios2:nios2|                                                                                                             ; 4429 (0)    ; 2587 (0)                  ; 0 (0)         ; 66432       ; 14   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1840 (0)     ; 412 (0)           ; 2177 (0)         ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2                                                                                                                                                                                                                                                                                                                         ; unsaved_nios2                                            ; unsaved      ;
;          |unsaved_nios2_cpu:cpu|                                                                                                        ; 4429 (2103) ; 2587 (1189)               ; 0 (0)         ; 66432       ; 14   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1840 (921)   ; 412 (264)         ; 2177 (885)       ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu                                                                                                                                                                                                                                                                                                   ; unsaved_nios2_cpu                                        ; unsaved      ;
;             |unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht                                                                                                                                                                                                                                                ; unsaved_nios2_cpu_bht_module                             ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                                               ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                       ; altsyncram_97d1                                          ; work         ;
;             |unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data                                                                                                                                                                                                                                        ; unsaved_nios2_cpu_dc_data_module                         ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                                               ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                               ; altsyncram_kdf1                                          ; work         ;
;             |unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag                                                                                                                                                                                                                                          ; unsaved_nios2_cpu_dc_tag_module                          ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                ; altsyncram                                               ; work         ;
;                   |altsyncram_tfc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_tfc1:auto_generated                                                                                                                                                                                 ; altsyncram_tfc1                                          ; work         ;
;             |unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim                                                                                                                                                                                                                                    ; unsaved_nios2_cpu_dc_victim_module                       ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                          ; altsyncram                                               ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                           ; altsyncram_r3d1                                          ; work         ;
;             |unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data|                                                                ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data                                                                                                                                                                                                                                        ; unsaved_nios2_cpu_ic_data_module                         ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                              ; altsyncram                                               ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                               ; altsyncram_cjd1                                          ; work         ;
;             |unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag                                                                                                                                                                                                                                          ; unsaved_nios2_cpu_ic_tag_module                          ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                ; altsyncram                                               ; work         ;
;                   |altsyncram_1ad1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1ad1:auto_generated                                                                                                                                                                                 ; altsyncram_1ad1                                          ; work         ;
;             |unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell                                                                                                                                                                                                                                       ; unsaved_nios2_cpu_mult_cell                              ; unsaved      ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                    ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                ; altera_mult_add_vkp2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                       ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                              ; ama_multiplier_function                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                               ; lpm_mult                                                 ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                      ; mult_jp01                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                    ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                ; altera_mult_add_vkp2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                       ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                              ; ama_multiplier_function                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                               ; lpm_mult                                                 ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                      ; mult_j011                                                ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                    ; altera_mult_add                                          ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                ; altera_mult_add_vkp2                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                       ; altera_mult_add_rtl                                      ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                              ; ama_multiplier_function                                  ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                               ; lpm_mult                                                 ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                      ; mult_j011                                                ; work         ;
;             |unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|                                                               ; 2358 (84)   ; 1397 (80)                 ; 0 (0)         ; 12800       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 918 (4)      ; 148 (4)           ; 1292 (76)        ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci                                                                                                                                                                                                                                       ; unsaved_nios2_cpu_nios2_oci                              ; unsaved      ;
;                |unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|                                        ; 167 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (0)       ; 44 (0)            ; 52 (0)           ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper                                                                                                                                                       ; unsaved_nios2_cpu_debug_slave_wrapper                    ; unsaved      ;
;                   |sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy|                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy                                                                                              ; sld_virtual_jtag_basic                                   ; work         ;
;                   |unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|                                       ; 57 (53)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 38 (35)           ; 11 (10)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk                                                                         ; unsaved_nios2_cpu_debug_slave_sysclk                     ; unsaved      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                    ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                    ; altera_std_synchronizer                                  ; work         ;
;                   |unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck|                                             ; 109 (105)   ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 6 (4)             ; 43 (43)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck                                                                               ; unsaved_nios2_cpu_debug_slave_tck                        ; unsaved      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                          ; altera_std_synchronizer                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                          ; altera_std_synchronizer                                  ; work         ;
;                |unsaved_nios2_cpu_nios2_avalon_reg:the_unsaved_nios2_cpu_nios2_avalon_reg|                                              ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_avalon_reg:the_unsaved_nios2_cpu_nios2_avalon_reg                                                                                                                                                             ; unsaved_nios2_cpu_nios2_avalon_reg                       ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|                                                ; 399 (399)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 45 (45)           ; 318 (318)        ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break                                                                                                                                                               ; unsaved_nios2_cpu_nios2_oci_break                        ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|                                                  ; 351 (117)   ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (42)     ; 0 (0)             ; 237 (75)         ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk                                                                                                                                                                 ; unsaved_nios2_cpu_nios2_oci_dbrk                         ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_match_paired:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_paired|                         ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 31 (31)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|unsaved_nios2_cpu_nios2_oci_match_paired:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_paired                                                                     ; unsaved_nios2_cpu_nios2_oci_match_paired                 ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_match_paired:unsaved_nios2_cpu_nios2_oci_dbrk_hit2_match_paired|                         ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 33 (33)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|unsaved_nios2_cpu_nios2_oci_match_paired:unsaved_nios2_cpu_nios2_oci_dbrk_hit2_match_paired                                                                     ; unsaved_nios2_cpu_nios2_oci_match_paired                 ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_single|                         ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 33 (33)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit0_match_single                                                                     ; unsaved_nios2_cpu_nios2_oci_match_single                 ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit1_match_single|                         ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit1_match_single                                                                     ; unsaved_nios2_cpu_nios2_oci_match_single                 ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit2_match_single|                         ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 32 (32)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit2_match_single                                                                     ; unsaved_nios2_cpu_nios2_oci_match_single                 ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit3_match_single|                         ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dbrk:the_unsaved_nios2_cpu_nios2_oci_dbrk|unsaved_nios2_cpu_nios2_oci_match_single:unsaved_nios2_cpu_nios2_oci_dbrk_hit3_match_single                                                                     ; unsaved_nios2_cpu_nios2_oci_match_single                 ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug|                                                ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 7 (7)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug                                                                                                                                                               ; unsaved_nios2_cpu_nios2_oci_debug                        ; unsaved      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                           ; altera_std_synchronizer                                  ; work         ;
;                |unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace|                                              ; 92 (92)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 48 (48)           ; 12 (12)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace                                                                                                                                                             ; unsaved_nios2_cpu_nios2_oci_dtrace                       ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|                                                  ; 1097 (1089) ; 590 (590)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 507 (499)    ; 0 (0)             ; 590 (590)        ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo                                                                                                                                                                 ; unsaved_nios2_cpu_nios2_oci_fifo                         ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt                                                           ; unsaved_nios2_cpu_nios2_oci_compute_input_tm_cnt         ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc|                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc                                                                           ; unsaved_nios2_cpu_nios2_oci_fifo_cnt_inc                 ; unsaved      ;
;                   |unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc|                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc                                                                       ; unsaved_nios2_cpu_nios2_oci_fifo_wrptr_inc               ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|                                                      ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im                                                                                                                                                                     ; unsaved_nios2_cpu_nios2_oci_im                           ; unsaved      ;
;                   |unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component                                                          ; unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module ; unsaved      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram                                ; altsyncram                                               ; work         ;
;                         |altsyncram_7mc1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated ; altsyncram_7mc1                                          ; work         ;
;                |unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|                                              ; 202 (202)   ; 124 (124)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 4 (4)             ; 138 (138)        ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace                                                                                                                                                             ; unsaved_nios2_cpu_nios2_oci_itrace                       ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_oci_xbrk:the_unsaved_nios2_cpu_nios2_oci_xbrk|                                                  ; 59 (59)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 49 (49)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_xbrk:the_unsaved_nios2_cpu_nios2_oci_xbrk                                                                                                                                                                 ; unsaved_nios2_cpu_nios2_oci_xbrk                         ; unsaved      ;
;                |unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|                                                      ; 118 (118)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 50 (50)          ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem                                                                                                                                                                     ; unsaved_nios2_cpu_nios2_ocimem                           ; unsaved      ;
;                   |unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram                                                                                              ; unsaved_nios2_cpu_ociram_sp_ram_module                   ; unsaved      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                    ; altsyncram                                               ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                     ; altsyncram_ac71                                          ; work         ;
;             |unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a                                                                                                                                                                                                                        ; unsaved_nios2_cpu_register_bank_a_module                 ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                              ; altsyncram                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                               ; altsyncram_fic1                                          ; work         ;
;             |unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b                                                                                                                                                                                                                        ; unsaved_nios2_cpu_register_bank_b_module                 ; unsaved      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                              ; altsyncram                                               ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                               ; altsyncram_fic1                                          ; work         ;
;       |unsaved_pio_0:pio_0|                                                                                                             ; 47 (47)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 8 (8)             ; 27 (27)          ; |nios_pio_it|unsaved:unsaved1|unsaved_pio_0:pio_0                                                                                                                                                                                                                                                                                                                         ; unsaved_pio_0                                            ; unsaved      ;
;       |unsaved_ram:ram|                                                                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_ram:ram                                                                                                                                                                                                                                                                                                                             ; unsaved_ram                                              ; unsaved      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_ram:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                   ; altsyncram                                               ; work         ;
;             |altsyncram_2tf1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_ram:ram|altsyncram:the_altsyncram|altsyncram_2tf1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_2tf1                                          ; work         ;
;       |unsaved_rom:rom|                                                                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_rom:rom                                                                                                                                                                                                                                                                                                                             ; unsaved_rom                                              ; unsaved      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_rom:rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                   ; altsyncram                                               ; work         ;
;             |altsyncram_gtf1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios_pio_it|unsaved:unsaved1|unsaved_rom:rom|altsyncram:the_altsyncram|altsyncram_gtf1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_gtf1                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; pio[0] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pio[1] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; pio[2] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pio[3] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; pio[4] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                 ;
+------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                              ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------+-------------------+---------+
; pio[0]                                                           ;                   ;         ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|d1_data_in[0]        ; 0                 ; 6       ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|read_mux_out[0]~2    ; 0                 ; 6       ;
; pio[1]                                                           ;                   ;         ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|d1_data_in[1]        ; 0                 ; 6       ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|read_mux_out[1]~5    ; 0                 ; 6       ;
; pio[2]                                                           ;                   ;         ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|read_mux_out[2]~8    ; 1                 ; 6       ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|d1_data_in[2]~feeder ; 1                 ; 6       ;
; pio[3]                                                           ;                   ;         ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|d1_data_in[3]        ; 1                 ; 6       ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|read_mux_out[3]~11   ; 1                 ; 6       ;
; pio[4]                                                           ;                   ;         ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|d1_data_in[4]        ; 0                 ; 6       ;
;      - unsaved:unsaved1|unsaved_pio_0:pio_0|read_mux_out[4]~14   ; 0                 ; 6       ;
; clk                                                              ;                   ;         ;
; rst                                                              ;                   ;         ;
+------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 124     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 2732    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X26_Y4_N17      ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X30_Y2_N10  ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X30_Y2_N12  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X30_Y5_N2   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X30_Y4_N2   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X24_Y4_N26  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X26_Y4_N2   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15              ; LCCOMB_X30_Y2_N6   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X30_Y2_N20  ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X24_Y3_N2   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~15      ; LCCOMB_X30_Y2_N26  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X29_Y2_N12  ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X30_Y2_N28  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X26_Y3_N11      ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X26_Y3_N21      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X26_Y3_N6   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X29_Y3_N17      ; 28      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X30_Y4_N28  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X33_Y12_N8  ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; unsaved:unsaved1|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                         ; FF_X29_Y8_N15      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                          ; FF_X29_Y8_N9       ; 1953    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                       ; LCCOMB_X31_Y7_N12  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                      ; LCCOMB_X28_Y8_N2   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y9_N6   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                                                                                                                                                                            ; FF_X30_Y6_N25      ; 31      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                         ; LCCOMB_X29_Y9_N24  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                  ; LCCOMB_X32_Y10_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                           ; LCCOMB_X30_Y7_N0   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                               ; LCCOMB_X30_Y7_N22  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                           ; LCCOMB_X31_Y12_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                               ; LCCOMB_X28_Y8_N12  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                           ; LCCOMB_X29_Y9_N12  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_mm_interconnect_0:mm_interconnect_0|unsaved_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                               ; LCCOMB_X32_Y9_N16  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_rd_addr_cnt[2]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y12_N8  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y8_N2   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_rd_data_cnt[1]~1                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y7_N28  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y11_N30 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y12_N6  ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y11_N12 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                       ; FF_X14_Y10_N17     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                              ; FF_X14_Y10_N23     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                            ; LCCOMB_X23_Y14_N30 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                            ; FF_X22_Y16_N23     ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                   ; FF_X18_Y15_N13     ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                      ; FF_X13_Y11_N11     ; 785     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_pipe_flush_waddr[1]~8                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y15_N26 ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                          ; LCCOMB_X13_Y8_N22  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y14_N16 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y21_N26 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                           ; FF_X30_Y18_N9      ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y14_N22 ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                          ; FF_X31_Y18_N29     ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_src2[0]~4                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y17_N0  ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_src2[13]~3                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y17_N14 ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|D_src2[16]~2                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y17_N12 ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                      ; FF_X30_Y16_N9      ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y15_N26 ; 139     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                           ; LCCOMB_X26_Y15_N18 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y15_N26 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|M_dc_raw_hazard~9                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y10_N12 ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|d_address_offset_field[0]~0                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y11_N8  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|d_writedata[23]~32                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y11_N16 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                             ; LCCOMB_X13_Y6_N26  ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                              ; LCCOMB_X13_Y6_N28  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y12_N20 ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                               ; FF_X31_Y11_N5      ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y10_N2  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y14_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y14_N28 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y14_N6  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                                               ; LCCOMB_X30_Y20_N16 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|address[8]                                                                                                                                                                                                                           ; FF_X30_Y10_N3      ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy|virtual_state_sdr~0                                                                         ; LCCOMB_X24_Y3_N26  ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:unsaved_nios2_cpu_debug_slave_phy|virtual_state_uir~0                                                                         ; LCCOMB_X24_Y3_N14  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|Equal1~0                                                               ; LCCOMB_X21_Y3_N30  ; 57      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|Equal1~1                                                               ; LCCOMB_X21_Y3_N0   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|jdo[19]                                                                ; FF_X18_Y6_N9       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|jxuir                                                                  ; FF_X23_Y3_N3       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a                                                   ; LCCOMB_X18_Y6_N14  ; 4       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                 ; LCCOMB_X25_Y4_N30  ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                 ; LCCOMB_X25_Y4_N8   ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|take_action_ocimem_b                                                   ; LCCOMB_X21_Y3_N14  ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|take_action_tracectrl~0                                                ; LCCOMB_X21_Y3_N8   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|take_action_tracemem_a                                                 ; LCCOMB_X16_Y4_N8   ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_sysclk:the_unsaved_nios2_cpu_debug_slave_sysclk|update_jdo_strobe                                                      ; FF_X19_Y3_N7       ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck|sr[30]~112                                                                   ; LCCOMB_X22_Y4_N0   ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck|sr[37]~39                                                                    ; LCCOMB_X17_Y3_N16  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_debug_slave_wrapper:the_unsaved_nios2_cpu_debug_slave_wrapper|unsaved_nios2_cpu_debug_slave_tck:the_unsaved_nios2_cpu_debug_slave_tck|sr[6]~32                                                                     ; LCCOMB_X24_Y3_N4   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_avalon_reg:the_unsaved_nios2_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                            ; LCCOMB_X26_Y7_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|always10~0                                                                                                                                                   ; LCCOMB_X28_Y9_N10  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|always11~0                                                                                                                                                   ; LCCOMB_X28_Y9_N24  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|always12~0                                                                                                                                                   ; LCCOMB_X28_Y9_N22  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|always9~1                                                                                                                                                    ; LCCOMB_X28_Y9_N12  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk0[14]~0                                                                                                                                                  ; LCCOMB_X22_Y7_N0   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk0[63]~1                                                                                                                                                  ; LCCOMB_X22_Y7_N8   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk0[72]~3                                                                                                                                                  ; LCCOMB_X22_Y7_N4   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk1[14]~1                                                                                                                                                  ; LCCOMB_X22_Y7_N28  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk1[32]~3                                                                                                                                                  ; LCCOMB_X22_Y7_N6   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk1[72]~4                                                                                                                                                  ; LCCOMB_X22_Y7_N30  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk2[14]~0                                                                                                                                                  ; LCCOMB_X22_Y7_N14  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk2[63]~1                                                                                                                                                  ; LCCOMB_X22_Y7_N12  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk2[72]~2                                                                                                                                                  ; LCCOMB_X22_Y7_N18  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk3[14]~0                                                                                                                                                  ; LCCOMB_X22_Y7_N26  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk3[32]~1                                                                                                                                                  ; LCCOMB_X22_Y7_N10  ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|dbrk3[72]~2                                                                                                                                                  ; LCCOMB_X22_Y7_N16  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|xbrk_ctrl0[3]~0                                                                                                                                              ; LCCOMB_X24_Y10_N16 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|xbrk_ctrl1[3]~0                                                                                                                                              ; LCCOMB_X22_Y7_N20  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|xbrk_ctrl2[3]~0                                                                                                                                              ; LCCOMB_X22_Y7_N22  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_break:the_unsaved_nios2_cpu_nios2_oci_break|xbrk_ctrl3[3]~0                                                                                                                                              ; LCCOMB_X22_Y7_N2   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_dtrace:the_unsaved_nios2_cpu_nios2_oci_dtrace|always0~1                                                                                                                                                  ; LCCOMB_X19_Y6_N22  ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_0_enable                                                                                                                                                  ; LCCOMB_X3_Y9_N6    ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_0_mux~24                                                                                                                                                  ; LCCOMB_X4_Y5_N18   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_10_enable~2                                                                                                                                               ; LCCOMB_X3_Y9_N18   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_10_mux~28                                                                                                                                                 ; LCCOMB_X3_Y7_N28   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_11_enable~1                                                                                                                                               ; LCCOMB_X3_Y9_N24   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_11_mux~24                                                                                                                                                 ; LCCOMB_X3_Y7_N22   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_12_enable                                                                                                                                                 ; LCCOMB_X3_Y9_N30   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_12_mux~24                                                                                                                                                 ; LCCOMB_X4_Y5_N12   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_13_enable                                                                                                                                                 ; LCCOMB_X3_Y9_N28   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_13_mux~25                                                                                                                                                 ; LCCOMB_X4_Y5_N6    ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_14_enable                                                                                                                                                 ; LCCOMB_X3_Y5_N26   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_14_mux~25                                                                                                                                                 ; LCCOMB_X3_Y7_N16   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_15_enable                                                                                                                                                 ; LCCOMB_X2_Y8_N0    ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_15_mux~24                                                                                                                                                 ; LCCOMB_X2_Y8_N26   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_1_enable                                                                                                                                                  ; LCCOMB_X3_Y9_N20   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_1_mux~25                                                                                                                                                  ; LCCOMB_X4_Y5_N28   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_2_enable                                                                                                                                                  ; LCCOMB_X3_Y9_N12   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_2_mux~25                                                                                                                                                  ; LCCOMB_X3_Y7_N30   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_3_enable                                                                                                                                                  ; LCCOMB_X3_Y9_N2    ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_3_mux~24                                                                                                                                                  ; LCCOMB_X10_Y8_N8   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_4_enable                                                                                                                                                  ; LCCOMB_X3_Y6_N16   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_4_mux~24                                                                                                                                                  ; LCCOMB_X4_Y5_N8    ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_5_enable                                                                                                                                                  ; LCCOMB_X3_Y9_N8    ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_5_mux~26                                                                                                                                                  ; LCCOMB_X4_Y5_N10   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_6_enable                                                                                                                                                  ; LCCOMB_X3_Y5_N30   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_6_mux~26                                                                                                                                                  ; LCCOMB_X3_Y7_N10   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_7_enable                                                                                                                                                  ; LCCOMB_X2_Y8_N12   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_7_mux~24                                                                                                                                                  ; LCCOMB_X4_Y5_N22   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_8_enable~1                                                                                                                                                ; LCCOMB_X3_Y5_N28   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_8_mux~24                                                                                                                                                  ; LCCOMB_X3_Y7_N12   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_9_enable~4                                                                                                                                                ; LCCOMB_X2_Y8_N20   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_fifo:the_unsaved_nios2_cpu_nios2_oci_fifo|fifo_9_mux~28                                                                                                                                                  ; LCCOMB_X3_Y7_N18   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|always1~0                                                                                                                                                          ; LCCOMB_X19_Y3_N28  ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|comb~1                                                                                                                                                             ; LCCOMB_X17_Y3_N0   ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|trc_im_addr~23                                                                                                                                                     ; LCCOMB_X19_Y3_N2   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|always1~0                                                                                                                                                  ; LCCOMB_X23_Y14_N28 ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|dct_buffer[4]~3                                                                                                                                            ; LCCOMB_X12_Y16_N26 ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|itm[21]~60                                                                                                                                                 ; LCCOMB_X11_Y17_N2  ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|pending_exc_addr[29]~1                                                                                                                                     ; LCCOMB_X13_Y16_N0  ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|pending_frametype~1                                                                                                                                        ; LCCOMB_X13_Y16_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|sync_timer[3]~3                                                                                                                                            ; LCCOMB_X12_Y13_N16 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|trc_clear                                                                                                                                                  ; FF_X17_Y3_N3       ; 99      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|MonDReg[0]~16                                                                                                                                                      ; LCCOMB_X29_Y7_N24  ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                   ; LCCOMB_X28_Y7_N28  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                     ; LCCOMB_X29_Y7_N16  ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|always2~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y11_N4  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|always3~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y13_N16 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[0]                                                                                                                                                                                                                                                                                                            ; FF_X16_Y11_N25     ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[1]                                                                                                                                                                                                                                                                                                            ; FF_X16_Y11_N19     ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[2]                                                                                                                                                                                                                                                                                                            ; FF_X16_Y11_N13     ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[3]                                                                                                                                                                                                                                                                                                            ; FF_X16_Y11_N31     ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|data_dir[4]                                                                                                                                                                                                                                                                                                            ; FF_X16_Y11_N17     ; 2       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_pio_0:pio_0|wr_strobe~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y11_N10 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_ram:ram|wren~0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y8_N20  ; 4       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; unsaved:unsaved1|unsaved_rom:rom|wren~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y9_N30  ; 4       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                       ;
+------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                   ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                           ; JTAG_X1_Y12_N0    ; 124     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                    ; PIN_E1            ; 2732    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; unsaved:unsaved1|altera_reset_controller:rst_controller|merged_reset~0 ; LCCOMB_X33_Y12_N8 ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; unsaved:unsaved1|altera_reset_controller:rst_controller|r_sync_rst     ; FF_X29_Y8_N9      ; 1953    ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                  ;
+------------------------------------------------------------------------+---------+
; Name                                                                   ; Fan-Out ;
+------------------------------------------------------------------------+---------+
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|A_mem_stall ; 785     ;
+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF             ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_bht_module:unsaved_nios2_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None            ; M9K_X27_Y19_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_data_module:unsaved_nios2_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None            ; M9K_X15_Y14_N0, M9K_X15_Y13_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_tag_module:unsaved_nios2_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_tfc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 6            ; 64           ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 384   ; 64                          ; 6                           ; 64                          ; 6                           ; 384                 ; 1    ; None            ; M9K_X15_Y10_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_dc_victim_module:unsaved_nios2_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None            ; M9K_X15_Y12_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_data_module:unsaved_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None            ; M9K_X27_Y17_N0, M9K_X27_Y16_N0, M9K_X27_Y13_N0, M9K_X27_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_ic_tag_module:unsaved_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1ad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 1    ; None            ; M9K_X27_Y14_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_sdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_7mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 4608  ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None            ; M9K_X15_Y4_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_ocimem:the_unsaved_nios2_cpu_nios2_ocimem|unsaved_nios2_cpu_ociram_sp_ram_module:unsaved_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM                                     ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None            ; M9K_X27_Y7_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_a_module:unsaved_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None            ; M9K_X15_Y19_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_register_bank_b_module:unsaved_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None            ; M9K_X15_Y20_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_ram:ram|altsyncram:the_altsyncram|altsyncram_2tf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; unsaved_ram.hex ; M9K_X27_Y12_N0, M9K_X15_Y11_N0, M9K_X15_Y9_N0, M9K_X27_Y11_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; unsaved:unsaved1|unsaved_rom:rom|altsyncram:the_altsyncram|altsyncram_gtf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; unsaved_rom.hex ; M9K_X27_Y9_N0, M9K_X27_Y6_N0, M9K_X27_Y8_N0, M9K_X27_Y10_N0    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |nios_pio_it|unsaved:unsaved1|unsaved_ram:ram|altsyncram:the_altsyncram|altsyncram_2tf1:auto_generated|ALTSYNCRAM                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |nios_pio_it|unsaved:unsaved1|unsaved_rom:rom|altsyncram:the_altsyncram|altsyncram_gtf1:auto_generated|ALTSYNCRAM                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                               ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y20_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y19_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_mult_cell:the_unsaved_nios2_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X20_Y18_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 9,161 / 32,401 ( 28 % ) ;
; C16 interconnects     ; 66 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 5,956 / 21,816 ( 27 % ) ;
; Direct links          ; 606 / 32,401 ( 2 % )    ;
; Global clocks         ; 4 / 10 ( 40 % )         ;
; Local interconnects   ; 2,372 / 10,320 ( 23 % ) ;
; R24 interconnects     ; 113 / 1,289 ( 9 % )     ;
; R4 interconnects      ; 7,265 / 28,186 ( 26 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.10) ; Number of LABs  (Total = 409) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 18                            ;
; 3                                           ; 9                             ;
; 4                                           ; 7                             ;
; 5                                           ; 6                             ;
; 6                                           ; 7                             ;
; 7                                           ; 5                             ;
; 8                                           ; 10                            ;
; 9                                           ; 15                            ;
; 10                                          ; 15                            ;
; 11                                          ; 21                            ;
; 12                                          ; 22                            ;
; 13                                          ; 19                            ;
; 14                                          ; 29                            ;
; 15                                          ; 62                            ;
; 16                                          ; 143                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.81) ; Number of LABs  (Total = 409) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 302                           ;
; 1 Clock                            ; 382                           ;
; 1 Clock enable                     ; 206                           ;
; 1 Sync. clear                      ; 30                            ;
; 1 Sync. load                       ; 108                           ;
; 2 Clock enables                    ; 112                           ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.57) ; Number of LABs  (Total = 409) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 16                            ;
; 3                                            ; 9                             ;
; 4                                            ; 9                             ;
; 5                                            ; 8                             ;
; 6                                            ; 6                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 9                             ;
; 12                                           ; 7                             ;
; 13                                           ; 10                            ;
; 14                                           ; 8                             ;
; 15                                           ; 12                            ;
; 16                                           ; 21                            ;
; 17                                           ; 20                            ;
; 18                                           ; 19                            ;
; 19                                           ; 16                            ;
; 20                                           ; 21                            ;
; 21                                           ; 19                            ;
; 22                                           ; 41                            ;
; 23                                           ; 21                            ;
; 24                                           ; 32                            ;
; 25                                           ; 11                            ;
; 26                                           ; 13                            ;
; 27                                           ; 11                            ;
; 28                                           ; 15                            ;
; 29                                           ; 7                             ;
; 30                                           ; 10                            ;
; 31                                           ; 7                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.33) ; Number of LABs  (Total = 409) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 25                            ;
; 2                                               ; 26                            ;
; 3                                               ; 23                            ;
; 4                                               ; 20                            ;
; 5                                               ; 26                            ;
; 6                                               ; 35                            ;
; 7                                               ; 27                            ;
; 8                                               ; 41                            ;
; 9                                               ; 30                            ;
; 10                                              ; 32                            ;
; 11                                              ; 21                            ;
; 12                                              ; 16                            ;
; 13                                              ; 25                            ;
; 14                                              ; 14                            ;
; 15                                              ; 14                            ;
; 16                                              ; 16                            ;
; 17                                              ; 6                             ;
; 18                                              ; 3                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 3                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.49) ; Number of LABs  (Total = 409) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 3                             ;
; 4                                            ; 12                            ;
; 5                                            ; 11                            ;
; 6                                            ; 7                             ;
; 7                                            ; 7                             ;
; 8                                            ; 13                            ;
; 9                                            ; 8                             ;
; 10                                           ; 9                             ;
; 11                                           ; 10                            ;
; 12                                           ; 18                            ;
; 13                                           ; 13                            ;
; 14                                           ; 13                            ;
; 15                                           ; 8                             ;
; 16                                           ; 9                             ;
; 17                                           ; 19                            ;
; 18                                           ; 9                             ;
; 19                                           ; 20                            ;
; 20                                           ; 12                            ;
; 21                                           ; 15                            ;
; 22                                           ; 12                            ;
; 23                                           ; 15                            ;
; 24                                           ; 11                            ;
; 25                                           ; 5                             ;
; 26                                           ; 9                             ;
; 27                                           ; 17                            ;
; 28                                           ; 12                            ;
; 29                                           ; 16                            ;
; 30                                           ; 13                            ;
; 31                                           ; 16                            ;
; 32                                           ; 20                            ;
; 33                                           ; 13                            ;
; 34                                           ; 9                             ;
; 35                                           ; 9                             ;
; 36                                           ; 7                             ;
; 37                                           ; 1                             ;
; 38                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 7            ; 0            ; 7            ; 0            ; 0            ; 11        ; 7            ; 0            ; 11        ; 11        ; 0            ; 5            ; 0            ; 0            ; 7            ; 0            ; 5            ; 7            ; 0            ; 0            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 11           ; 4            ; 11           ; 11           ; 0         ; 4            ; 11           ; 0         ; 0         ; 11           ; 6            ; 11           ; 11           ; 4            ; 11           ; 6            ; 4            ; 11           ; 11           ; 11           ; 6            ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pio[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; pio[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "nios_pio_it"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/administrator/desktop/github_code/planof2019_half/course_project/fpga/class16_niosii_pio_it/db/ip/unsaved/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/administrator/desktop/github_code/planof2019_half/course_project/fpga/class16_niosii_pio_it/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc'
Warning (332174): Ignored filter at unsaved_nios2_cpu.sdc(65): *unsaved_nios2_cpu:*|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_bdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 65
Warning (332049): Ignored set_false_path at unsaved_nios2_cpu.sdc(65): Argument <from> is an empty collection File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 65
    Info (332050): set_false_path -from [get_keepers *$unsaved_nios2_cpu_traceram_path*address*] -to [get_keepers *$unsaved_nios2_cpu_jtag_sr*] File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 65
Warning (332174): Ignored filter at unsaved_nios2_cpu.sdc(66): *unsaved_nios2_cpu:*|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_im:the_unsaved_nios2_cpu_nios2_oci_im|unsaved_nios2_cpu_traceram_lpm_dram_bdp_component_module:unsaved_nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 66
Warning (332049): Ignored set_false_path at unsaved_nios2_cpu.sdc(66): Argument <from> is an empty collection File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers *$unsaved_nios2_cpu_traceram_path*we_reg*] -to [get_keepers *$unsaved_nios2_cpu_jtag_sr*] File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 66
Warning (332174): Ignored filter at unsaved_nios2_cpu.sdc(70): *unsaved_nios2_cpu:*|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_itrace:the_unsaved_nios2_cpu_nios2_oci_itrace|debugack could not be matched with a keeper File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 70
Warning (332049): Ignored set_false_path at unsaved_nios2_cpu.sdc(70): Argument <from> is an empty collection File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 70
    Info (332050): set_false_path -from [get_keepers *$unsaved_nios2_cpu_oci_itrace_path|debugack] -to [get_keepers *$unsaved_nios2_cpu_jtag_sr*] File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/unsaved_nios2_cpu.sdc Line: 70
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug|monitor_ready is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/module/nios_pio_it.v Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node unsaved:unsaved1|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node unsaved:unsaved1|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node unsaved:unsaved1|unsaved_nios2:nios2|unsaved_nios2_cpu:cpu|unsaved_nios2_cpu_nios2_oci:the_unsaved_nios2_cpu_nios2_oci|unsaved_nios2_cpu_nios2_oci_debug:the_unsaved_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node unsaved:unsaved1|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/db/ip/unsaved/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 2 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 48 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 22% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.71 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/output_files/nios_pio_it.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 6621 megabytes
    Info: Processing ended: Wed Dec 26 16:47:46 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/github_code/Planof2019_half/Course_Project/FPGA/class16_NIOSII_PIO_IT/output_files/nios_pio_it.fit.smsg.


