Batch processor	DEBUG	Config file loaded and logger created
Batch processor	INFO	Run on all scenarios
Batch processor	DEBUG	  1/297	[CHN_Sha-10_1_T-1    ]	 	search took	    9.1805	ms	path FOUND to goal lanelet: [1504]
Batch processor	DEBUG	  2/297	[CHN_Sha-10_2_T-1    ]	 	search took	    7.6480	ms	path FOUND to goal lanelet: [1504]
Batch processor	DEBUG	  3/297	[CHN_Sha-11_1_T-1    ]	 	search took	   12.2479	ms	path FOUND to goal lanelet: [627]
Batch processor	DEBUG	  4/297	[CHN_Sha-11_2_T-1    ]	 	search took	   19.1722	ms	path FOUND to goal lanelet: [648]
Batch processor	INFO	  5/297	[CHN_Sha-11_3_T-1    ]	 	search took	   14.3866	ms	MORE path FOUND
Batch processor	DEBUG	  5/297	[CHN_Sha-11_3_T-1    ]	 path FOUND to goal lanelet: [648]
Batch processor	DEBUG	  5/297	[CHN_Sha-11_3_T-1    ]	 path FOUND to goal lanelet: [627]
Batch processor	DEBUG	  5/297	[CHN_Sha-11_3_T-1    ]	 path FOUND to goal lanelet: [668]
Batch processor	DEBUG	  5/297	[CHN_Sha-11_3_T-1    ]	 path FOUND to goal lanelet: [701]
Batch processor	INFO	  6/297	[CHN_Sha-11_4_T-1    ]	 	search took	   19.1240	ms	MORE path FOUND
Batch processor	DEBUG	  6/297	[CHN_Sha-11_4_T-1    ]	 path FOUND to goal lanelet: [683]
Batch processor	DEBUG	  6/297	[CHN_Sha-11_4_T-1    ]	 path FOUND to goal lanelet: [627]
Batch processor	DEBUG	  6/297	[CHN_Sha-11_4_T-1    ]	 path FOUND to goal lanelet: [651]
Batch processor	DEBUG	  6/297	[CHN_Sha-11_4_T-1    ]	 path FOUND to goal lanelet: [701]
Batch processor	DEBUG	  7/297	[CHN_Sha-12_1_T-1    ]	 	search took	   11.9700	ms	path FOUND to goal lanelet: [10]
Batch processor	DEBUG	  8/297	[CHN_Sha-12_2_T-1    ]	 	search took	    4.2415	ms	path FOUND to goal lanelet: [10]
Batch processor	DEBUG	  9/297	[CHN_Sha-13_1_T-1    ]	 	search took	    3.5198	ms	path FOUND to goal lanelet: [1424]
Batch processor	DEBUG	 10/297	[CHN_Sha-13_2_T-1    ]	 	search took	    5.9399	ms	path FOUND to goal lanelet: [1424]
Batch processor	DEBUG	 11/297	[CHN_Sha-14_1_T-1    ]	 	search took	   13.4382	ms	path FOUND to goal lanelet: [882]
Batch processor	DEBUG	 12/297	[CHN_Sha-14_2_T-1    ]	 	search took	   25.2486	ms	path FOUND to goal lanelet: [882]
Batch processor	DEBUG	 13/297	[CHN_Sha-15_1_T-1    ]	 	search took	   21.7420	ms	path FOUND to goal lanelet: [7501]
Batch processor	DEBUG	 14/297	[CHN_Sha-15_2_T-1    ]	 	search took	   12.9417	ms	path FOUND to goal lanelet: [7491]
Batch processor	DEBUG	 15/297	[CHN_Sha-15_3_T-1    ]	 	search took	    6.2169	ms	path FOUND to goal lanelet: [7501]
Batch processor	DEBUG	 16/297	[CHN_Sha-15_4_T-1    ]	 	search took	   12.4987	ms	path FOUND to goal lanelet: [7491]
Batch processor	DEBUG	 17/297	[CHN_Sha-16_1_T-1    ]	 	search took	    3.6271	ms	path FOUND to goal lanelet: [559]
Batch processor	INFO	 18/297	[CHN_Sha-16_2_T-1    ]	 	search took	    1.5567	ms	MORE path FOUND
Batch processor	DEBUG	 18/297	[CHN_Sha-16_2_T-1    ]	 path FOUND to goal lanelet: [560]
Batch processor	DEBUG	 18/297	[CHN_Sha-16_2_T-1    ]	 path FOUND to goal lanelet: [562]
Batch processor	DEBUG	 18/297	[CHN_Sha-16_2_T-1    ]	 path FOUND to goal lanelet: [559]
Batch processor	DEBUG	 19/297	[CHN_Sha-17_1_T-1    ]	 	search took	    9.3070	ms	path FOUND to goal lanelet: [1455]
Batch processor	DEBUG	 20/297	[CHN_Sha-17_2_T-1    ]	 	search took	   16.9588	ms	path FOUND to goal lanelet: [1455]
Batch processor	DEBUG	 21/297	[CHN_Sha-1_1_T-1     ]	 	search took	   13.0356	ms	path FOUND to goal lanelet: [1424]
Batch processor	DEBUG	 22/297	[CHN_Sha-1_2_T-1     ]	 	search took	    8.3197	ms	path FOUND to goal lanelet: [1424]
Batch processor	DEBUG	 23/297	[CHN_Sha-1_3_T-1     ]	 	search took	    3.8799	ms	path FOUND to goal lanelet: [1440]
Batch processor	DEBUG	 24/297	[CHN_Sha-1_4_T-1     ]	 	search took	    4.0057	ms	path FOUND to goal lanelet: [1427]
Batch processor	DEBUG	 25/297	[CHN_Sha-1_5_T-1     ]	 	search took	    3.7907	ms	path FOUND to goal lanelet: [1424]
Batch processor	DEBUG	 26/297	[CHN_Sha-1_6_T-1     ]	 	search took	    3.2858	ms	path FOUND to goal lanelet: [1427]
Batch processor	DEBUG	 27/297	[CHN_Sha-1_7_T-1     ]	 	search took	   10.6177	ms	path FOUND to goal lanelet: [1424]
Batch processor	INFO	 28/297	[CHN_Sha-1_8_T-1     ]	 	search took	    3.6794	ms	MORE path FOUND
Batch processor	DEBUG	 28/297	[CHN_Sha-1_8_T-1     ]	 path FOUND to goal lanelet: [1440]
Batch processor	DEBUG	 28/297	[CHN_Sha-1_8_T-1     ]	 path FOUND to goal lanelet: [1425]
Batch processor	DEBUG	 29/297	[CHN_Sha-2_1_T-1     ]	 	search took	   13.3915	ms	path FOUND to goal lanelet: [882]
Batch processor	DEBUG	 30/297	[CHN_Sha-2_2_T-1     ]	 	search took	   27.6980	ms	path FOUND to goal lanelet: [838]
Batch processor	DEBUG	 31/297	[CHN_Sha-2_3_T-1     ]	 	search took	   31.8241	ms	path FOUND to goal lanelet: [894]
Batch processor	DEBUG	 32/297	[CHN_Sha-2_4_T-1     ]	 	search took	   14.2558	ms	path FOUND to goal lanelet: [895]
Batch processor	DEBUG	 33/297	[CHN_Sha-2_5_T-1     ]	 	search took	   25.1143	ms	path FOUND to goal lanelet: [838]
Batch processor	INFO	 34/297	[CHN_Sha-2_6_T-1     ]	 	search took	   28.1446	ms	MORE path FOUND
Batch processor	DEBUG	 34/297	[CHN_Sha-2_6_T-1     ]	 path FOUND to goal lanelet: [1008]
Batch processor	DEBUG	 34/297	[CHN_Sha-2_6_T-1     ]	 path FOUND to goal lanelet: [905]
Batch processor	DEBUG	 34/297	[CHN_Sha-2_6_T-1     ]	 path FOUND to goal lanelet: [895]
Batch processor	DEBUG	 35/297	[CHN_Sha-2_7_T-1     ]	 	search took	   25.9653	ms	path FOUND to goal lanelet: [894]
Batch processor	DEBUG	 36/297	[CHN_Sha-2_8_T-1     ]	 	search took	    9.1414	ms	path FOUND to goal lanelet: [882]
Batch processor	DEBUG	 37/297	[CHN_Sha-3_1_T-1     ]	 	search took	   23.1376	ms	path FOUND to goal lanelet: [7501]
Batch processor	DEBUG	 38/297	[CHN_Sha-3_2_T-1     ]	 	search took	   14.1696	ms	path FOUND to goal lanelet: [7491]
Batch processor	DEBUG	 39/297	[CHN_Sha-3_3_T-1     ]	 	search took	   12.6563	ms	path FOUND to goal lanelet: [7491]
Batch processor	DEBUG	 40/297	[CHN_Sha-3_4_T-1     ]	 	search took	   12.6282	ms	path FOUND to goal lanelet: [7501]
Batch processor	DEBUG	 41/297	[CHN_Sha-4_1_T-1     ]	 	search took	    4.0350	ms	path FOUND to goal lanelet: [559]
Batch processor	DEBUG	 42/297	[CHN_Sha-4_2_T-1     ]	 	search took	    3.5272	ms	path FOUND to goal lanelet: [560]
Batch processor	DEBUG	 43/297	[CHN_Sha-4_3_T-1     ]	 	search took	    8.6483	ms	path FOUND to goal lanelet: [558]
Batch processor	DEBUG	 44/297	[CHN_Sha-4_4_T-1     ]	 	search took	    1.8644	ms	path FOUND to goal lanelet: [560]
Batch processor	DEBUG	 45/297	[CHN_Sha-4_5_T-1     ]	 	search took	    2.6823	ms	path FOUND to goal lanelet: [558]
Batch processor	DEBUG	 46/297	[CHN_Sha-4_6_T-1     ]	 	search took	    2.3610	ms	path FOUND to goal lanelet: [560]
Batch processor	DEBUG	 47/297	[CHN_Sha-4_7_T-1     ]	 	search took	    2.8710	ms	path FOUND to goal lanelet: [560]
Batch processor	INFO	 48/297	[CHN_Sha-4_8_T-1     ]	 	search took	    2.8041	ms	MORE path FOUND
Batch processor	DEBUG	 48/297	[CHN_Sha-4_8_T-1     ]	 path FOUND to goal lanelet: [560]
Batch processor	DEBUG	 48/297	[CHN_Sha-4_8_T-1     ]	 path FOUND to goal lanelet: [562]
Batch processor	DEBUG	 48/297	[CHN_Sha-4_8_T-1     ]	 path FOUND to goal lanelet: [559]
Batch processor	DEBUG	 49/297	[CHN_Sha-5_1_T-1     ]	 	search took	    9.9944	ms	path FOUND to goal lanelet: [1455]
Batch processor	DEBUG	 50/297	[CHN_Sha-5_2_T-1     ]	 	search took	   16.7076	ms	path FOUND to goal lanelet: [1455]
Batch processor	DEBUG	 51/297	[CHN_Sha-6_10_T-1    ]	 	search took	   11.6273	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 52/297	[CHN_Sha-6_1_T-1     ]	 	search took	   11.4165	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 53/297	[CHN_Sha-6_2_T-1     ]	 	search took	    4.2721	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 54/297	[CHN_Sha-6_3_T-1     ]	 	search took	   12.2885	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 55/297	[CHN_Sha-6_4_T-1     ]	 	search took	    3.6556	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 56/297	[CHN_Sha-6_5_T-1     ]	 	search took	    6.8040	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 57/297	[CHN_Sha-6_6_T-1     ]	 	search took	    4.2440	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 58/297	[CHN_Sha-6_7_T-1     ]	 	search took	   10.0340	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 59/297	[CHN_Sha-6_8_T-1     ]	 	search took	   10.5327	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 60/297	[CHN_Sha-6_9_T-1     ]	 	search took	    3.1200	ms	path FOUND to goal lanelet: [468]
Batch processor	DEBUG	 61/297	[CHN_Sha-7_1_T-1     ]	 	search took	    6.8362	ms	path FOUND to goal lanelet: [6119]
Batch processor	DEBUG	 62/297	[CHN_Sha-7_2_T-1     ]	 	search took	    3.1649	ms	path FOUND to goal lanelet: [6119]
Batch processor	DEBUG	 63/297	[CHN_Sha-8_1_T-1     ]	 	search took	    8.3476	ms	path FOUND to goal lanelet: [4145]
Batch processor	DEBUG	 64/297	[CHN_Sha-8_2_T-1     ]	 	search took	   23.0379	ms	path FOUND to goal lanelet: [4145]
Batch processor	DEBUG	 65/297	[CHN_Sha-9_1_T-1     ]	 	search took	   19.8826	ms	path FOUND to goal lanelet: [89]
Batch processor	DEBUG	 66/297	[CHN_Sha-9_2_T-1     ]	 	search took	    9.6159	ms	path FOUND to goal lanelet: [89]
Batch processor	DEBUG	 67/297	[DEU_A9-1_1_T-1      ]	 	search took	    2.6419	ms	path FOUND to goal lanelet: [48969]
Batch processor	DEBUG	 68/297	[DEU_A9-1_2_T-1      ]	 	search took	    1.7364	ms	path FOUND to goal lanelet: [48987]
Batch processor	DEBUG	 69/297	[DEU_A9-2_1_T-1      ]	 	search took	    1.2013	ms	path FOUND to goal lanelet: [30622]
Batch processor	DEBUG	 70/297	[DEU_A99-1_1_T-1     ]	 	search took	    1.2609	ms	path FOUND to goal lanelet: [47629]
Batch processor	DEBUG	 71/297	[DEU_A99-1_2_T-1     ]	 	search took	    1.0516	ms	path FOUND to goal lanelet: [47629]
Batch processor	DEBUG	 72/297	[DEU_B471-1_1_T-1    ]	 	search took	    1.2718	ms	path FOUND to goal lanelet: [38807]
Batch processor	DEBUG	 73/297	[DEU_Ffb-1_1_T-1     ]	 	search took	    2.6556	ms	path FOUND to goal lanelet: [49602]
Batch processor	DEBUG	 74/297	[DEU_Ffb-1_3_T-1     ]	 	search took	    2.0743	ms	path FOUND to goal lanelet: [49576]
Batch processor	DEBUG	 75/297	[DEU_Ffb-1_6_T-1     ]	 	search took	    1.3170	ms	path FOUND to goal lanelet: [49594]
Batch processor	DEBUG	 76/297	[DEU_Ffb-1_7_T-1     ]	 	search took	    1.3043	ms	path FOUND to goal lanelet: [49576]
Batch processor	DEBUG	 77/297	[DEU_Ffb-2_1_T-1     ]	 	search took	    1.6561	ms	path FOUND to goal lanelet: [50203]
Batch processor	DEBUG	 78/297	[DEU_Ffb-2_2_T-1     ]	 	search took	    1.2597	ms	path FOUND to goal lanelet: [50203]
Batch processor	DEBUG	 79/297	[DEU_Gar-1_1_T-1     ]	 	search took	    1.2619	ms	path FOUND to goal lanelet: [47240]
Batch processor	DEBUG	 80/297	[DEU_Gar-1_2_T-1     ]	 	search took	    0.9777	ms	path FOUND to goal lanelet: [47246]
Batch processor	DEBUG	 81/297	[DEU_Gar-3_1_T-1     ]	 	search took	   13.9772	ms	path FOUND to goal lanelet: [54479]
Batch processor	DEBUG	 82/297	[DEU_Gar-3_2_T-1     ]	 	search took	   19.7999	ms	path FOUND to goal lanelet: [54502]
Batch processor	DEBUG	 83/297	[DEU_Gar-3_3_T-1     ]	 	search took	   15.2462	ms	path FOUND to goal lanelet: [54502]
Batch processor	INFO	 84/297	[DEU_Gar-3_4_T-1     ]	 	search took	   18.1359	ms	MORE path FOUND
Batch processor	DEBUG	 84/297	[DEU_Gar-3_4_T-1     ]	 path FOUND to goal lanelet: [54477]
Batch processor	DEBUG	 84/297	[DEU_Gar-3_4_T-1     ]	 path FOUND to goal lanelet: [54590]
Batch processor	DEBUG	 84/297	[DEU_Gar-3_4_T-1     ]	 path FOUND to goal lanelet: [54479]
Batch processor	DEBUG	 85/297	[DEU_Hhr-1_1         ]	 	search took	   28.8746	ms	path FOUND to goal lanelet: [41072]
Batch processor	DEBUG	 86/297	[DEU_Muc-10_1_T-1    ]	 	search took	    4.9876	ms	path FOUND to goal lanelet: [389]
Batch processor	DEBUG	 87/297	[DEU_Muc-11_1_T-1    ]	 	search took	    2.1404	ms	path FOUND to goal lanelet: [38]
Batch processor	DEBUG	 88/297	[DEU_Muc-12_1_T-1    ]	 	search took	    5.1301	ms	path FOUND to goal lanelet: [3573]
Batch processor	DEBUG	 89/297	[DEU_Muc-12_2_T-1    ]	 	search took	    5.8954	ms	path FOUND to goal lanelet: [3573]
Batch processor	DEBUG	 90/297	[DEU_Muc-13_1_T-1    ]	 	search took	    3.1004	ms	path FOUND to goal lanelet: [244]
Batch processor	DEBUG	 91/297	[DEU_Muc-13_2_T-1    ]	 	search took	    4.0945	ms	path FOUND to goal lanelet: [244]
Batch processor	DEBUG	 92/297	[DEU_Muc-14_1_T-1    ]	 	search took	    4.6953	ms	path FOUND to goal lanelet: [640]
Batch processor	DEBUG	 93/297	[DEU_Muc-15_1_T-1    ]	 	search took	   10.3700	ms	path FOUND to goal lanelet: [228]
Batch processor	DEBUG	 94/297	[DEU_Muc-16_1_T-1    ]	 	search took	    2.4229	ms	path FOUND to goal lanelet: [140]
Batch processor	DEBUG	 95/297	[DEU_Muc-16_2_T-1    ]	 	search took	    1.6607	ms	path FOUND to goal lanelet: [140]
Batch processor	DEBUG	 96/297	[DEU_Muc-17_1_T-1    ]	 	search took	    2.9260	ms	path FOUND to goal lanelet: [618]
Batch processor	DEBUG	 97/297	[DEU_Muc-17_2_T-1    ]	 	search took	    2.0875	ms	path FOUND to goal lanelet: [618]
Batch processor	DEBUG	 98/297	[DEU_Muc-18_1_T-1    ]	 	search took	    2.7933	ms	path FOUND to goal lanelet: [55]
Batch processor	DEBUG	 99/297	[DEU_Muc-18_2_T-1    ]	 	search took	    2.6081	ms	path FOUND to goal lanelet: [55]
Batch processor	DEBUG	100/297	[DEU_Muc-19_1_T-1    ]	 	search took	    3.5156	ms	path FOUND to goal lanelet: [852]
Batch processor	DEBUG	101/297	[DEU_Muc-1_1_T-1     ]	 	search took	   10.5186	ms	path FOUND to goal lanelet: [3490]
Batch processor	DEBUG	102/297	[DEU_Muc-1_2_T-1     ]	 	search took	    4.8131	ms	path FOUND to goal lanelet: [3394]
Batch processor	DEBUG	103/297	[DEU_Muc-20_1_T-1    ]	 	search took	    1.9300	ms	path FOUND to goal lanelet: [28]
Batch processor	DEBUG	104/297	[DEU_Muc-20_2_T-1    ]	 	search took	    2.5527	ms	path FOUND to goal lanelet: [28]
Batch processor	INFO	105/297	[DEU_Muc-21_1_T-1    ]	 	search took	    3.5216	ms	MORE path FOUND
Batch processor	DEBUG	105/297	[DEU_Muc-21_1_T-1    ]	 path FOUND to goal lanelet: [1314]
Batch processor	DEBUG	105/297	[DEU_Muc-21_1_T-1    ]	 path FOUND to goal lanelet: [1314]
Batch processor	INFO	106/297	[DEU_Muc-21_2_T-1    ]	 	search took	    2.1437	ms	MORE path FOUND
Batch processor	DEBUG	106/297	[DEU_Muc-21_2_T-1    ]	 path FOUND to goal lanelet: [1314]
Batch processor	DEBUG	106/297	[DEU_Muc-21_2_T-1    ]	 path FOUND to goal lanelet: [1314]
Batch processor	DEBUG	107/297	[DEU_Muc-22_1_T-1    ]	 	search took	    2.5246	ms	path FOUND to goal lanelet: [711]
Batch processor	DEBUG	108/297	[DEU_Muc-23_1_T-1    ]	 	search took	    2.9025	ms	path FOUND to goal lanelet: [1348]
Batch processor	INFO	109/297	[DEU_Muc-23_2_T-1    ]	 	search took	    1.4073	ms	MORE path FOUND
Batch processor	DEBUG	109/297	[DEU_Muc-23_2_T-1    ]	 path FOUND to goal lanelet: [1346]
Batch processor	DEBUG	109/297	[DEU_Muc-23_2_T-1    ]	 path FOUND to goal lanelet: [1348]
Batch processor	DEBUG	109/297	[DEU_Muc-23_2_T-1    ]	 path FOUND to goal lanelet: [1351]
Batch processor	DEBUG	110/297	[DEU_Muc-24_1_T-1    ]	 	search took	    1.7720	ms	path FOUND to goal lanelet: [1015]
Batch processor	DEBUG	111/297	[DEU_Muc-25_1_T-1    ]	 	search took	   10.0047	ms	path FOUND to goal lanelet: [332]
Batch processor	DEBUG	112/297	[DEU_Muc-25_2_T-1    ]	 	search took	   23.6864	ms	path FOUND to goal lanelet: [332]
Batch processor	DEBUG	113/297	[DEU_Muc-26_1_T-1    ]	 	search took	   13.9489	ms	path FOUND to goal lanelet: [57]
Batch processor	DEBUG	114/297	[DEU_Muc-26_2_T-1    ]	 	search took	    9.9813	ms	path FOUND to goal lanelet: [57]
Batch processor	DEBUG	115/297	[DEU_Muc-27_1_T-1    ]	 	search took	    3.4140	ms	path FOUND to goal lanelet: [90]
Batch processor	DEBUG	116/297	[DEU_Muc-27_2_T-1    ]	 	search took	    8.1886	ms	path FOUND to goal lanelet: [90]
Batch processor	DEBUG	117/297	[DEU_Muc-28_1_T-1    ]	 	search took	    5.0452	ms	path FOUND to goal lanelet: [47]
Batch processor	DEBUG	118/297	[DEU_Muc-28_2_T-1    ]	 	search took	    1.9863	ms	path FOUND to goal lanelet: [47]
Batch processor	DEBUG	119/297	[DEU_Muc-29_1_T-1    ]	 	search took	    4.5130	ms	path FOUND to goal lanelet: [1022]
Batch processor	DEBUG	120/297	[DEU_Muc-29_2_T-1    ]	 	search took	    3.7393	ms	path FOUND to goal lanelet: [1022]
Batch processor	DEBUG	122/297	[DEU_Muc-2_2_T-1     ]	 	search took	    1.1406	ms	path FOUND to goal lanelet: [34782]
Batch processor	DEBUG	123/297	[DEU_Muc-3_1_T-1     ]	 	search took	    1.8829	ms	path FOUND to goal lanelet: [504]
Batch processor	DEBUG	124/297	[DEU_Muc-4_1_T-1     ]	 	search took	    1.4962	ms	path FOUND to goal lanelet: [34784]
Batch processor	DEBUG	125/297	[DEU_Muc-4_2_T-1     ]	 	search took	    1.0000	ms	path FOUND to goal lanelet: [34784]
Batch processor	DEBUG	126/297	[DEU_Muc-7_1_T-1     ]	 	search took	    2.0788	ms	path FOUND to goal lanelet: [26]
Batch processor	DEBUG	127/297	[DEU_Muc-8_1_T-1     ]	 	search took	    2.0990	ms	path FOUND to goal lanelet: [28]
Batch processor	DEBUG	128/297	[DEU_Muc-8_2_T-1     ]	 	search took	    2.5007	ms	path FOUND to goal lanelet: [28]
Batch processor	DEBUG	129/297	[DEU_Muc-9_1_T-1     ]	 	search took	    5.6866	ms	path FOUND to goal lanelet: [101]
Batch processor	DEBUG	130/297	[DEU_Muc-9_2_T-1     ]	 	search took	   10.8665	ms	path FOUND to goal lanelet: [101]
Batch processor	DEBUG	131/297	[RUS_Bicycle-10_1_T-1]	 	search took	    9.2348	ms	path FOUND to goal lanelet: [10]
Batch processor	DEBUG	132/297	[RUS_Bicycle-11_1_T-1]	 	search took	    1.4175	ms	path FOUND to goal lanelet: [3]
Batch processor	DEBUG	134/297	[RUS_Bicycle-13_1_T-1]	 	search took	    1.4616	ms	path FOUND to goal lanelet: [8]
Batch processor	DEBUG	135/297	[RUS_Bicycle-14_1_T-1]	 	search took	    1.9378	ms	path FOUND to goal lanelet: [3]
Batch processor	DEBUG	136/297	[RUS_Bicycle-1_1_T-1 ]	 	search took	    1.1787	ms	path FOUND to goal lanelet: [11]
Batch processor	DEBUG	137/297	[RUS_Bicycle-1_2_T-1 ]	 	search took	    1.3734	ms	path FOUND to goal lanelet: [11]
Batch processor	DEBUG	138/297	[RUS_Bicycle-2_1_T-1 ]	 	search took	    1.5272	ms	path FOUND to goal lanelet: [9]
Batch processor	DEBUG	139/297	[RUS_Bicycle-2_2_T-1 ]	 	search took	    1.4362	ms	path FOUND to goal lanelet: [9]
Batch processor	DEBUG	140/297	[RUS_Bicycle-3_1_T-1 ]	 	search took	    1.9241	ms	path FOUND to goal lanelet: [6]
Batch processor	DEBUG	142/297	[RUS_Bicycle-3_3_T-1 ]	 	search took	    1.2210	ms	path FOUND to goal lanelet: [6]
Batch processor	DEBUG	143/297	[RUS_Bicycle-4_1_T-1 ]	 	search took	    1.4131	ms	path FOUND to goal lanelet: [9]
Batch processor	DEBUG	144/297	[RUS_Bicycle-4_2_T-1 ]	 	search took	    1.5533	ms	path FOUND to goal lanelet: [9]
Batch processor	DEBUG	145/297	[RUS_Bicycle-5_1_T-1 ]	 	search took	    1.4306	ms	path FOUND to goal lanelet: [4]
Batch processor	DEBUG	146/297	[RUS_Bicycle-5_2_T-1 ]	 	search took	    1.9317	ms	path FOUND to goal lanelet: [4]
Batch processor	DEBUG	147/297	[RUS_Bicycle-6_1_T-1 ]	 	search took	    1.5575	ms	path FOUND to goal lanelet: [6]
Batch processor	DEBUG	148/297	[RUS_Bicycle-6_2_T-1 ]	 	search took	    1.3025	ms	path FOUND to goal lanelet: [6]
Batch processor	DEBUG	149/297	[RUS_Bicycle-7_1_T-1 ]	 	search took	    1.1984	ms	path FOUND to goal lanelet: [6]
Batch processor	DEBUG	150/297	[RUS_Bicycle-7_2_T-1 ]	 	search took	    1.2320	ms	path FOUND to goal lanelet: [6]
Batch processor	DEBUG	151/297	[RUS_Bicycle-8_1_T-1 ]	 	search took	    1.3881	ms	path FOUND to goal lanelet: [7]
Batch processor	DEBUG	152/297	[RUS_Bicycle-8_2_T-1 ]	 	search took	    1.5427	ms	path FOUND to goal lanelet: [7]
Batch processor	DEBUG	153/297	[RUS_Bicycle-9_1_T-1 ]	 	search took	    1.1972	ms	path FOUND to goal lanelet: [8]
Batch processor	DEBUG	154/297	[USA_Lanker-1_10_T-1 ]	 	search took	    6.7096	ms	path FOUND to goal lanelet: [3666]
Batch processor	DEBUG	155/297	[USA_Lanker-1_11_T-1 ]	 	search took	    5.8883	ms	path FOUND to goal lanelet: [3614]
Batch processor	INFO	156/297	[USA_Lanker-1_12_T-1 ]	 	search took	    8.7171	ms	MORE path FOUND
Batch processor	DEBUG	156/297	[USA_Lanker-1_12_T-1 ]	 path FOUND to goal lanelet: [3658]
Batch processor	DEBUG	156/297	[USA_Lanker-1_12_T-1 ]	 path FOUND to goal lanelet: [3668]
Batch processor	DEBUG	157/297	[USA_Lanker-1_13_T-1 ]	 	search took	    5.2878	ms	path FOUND to goal lanelet: [3448]
Batch processor	INFO	158/297	[USA_Lanker-1_15_T-1 ]	 	search took	    5.1414	ms	MORE path FOUND
Batch processor	DEBUG	158/297	[USA_Lanker-1_15_T-1 ]	 path FOUND to goal lanelet: [3454]
Batch processor	DEBUG	158/297	[USA_Lanker-1_15_T-1 ]	 path FOUND to goal lanelet: [3467]
Batch processor	DEBUG	158/297	[USA_Lanker-1_15_T-1 ]	 path FOUND to goal lanelet: [3460]
Batch processor	DEBUG	158/297	[USA_Lanker-1_15_T-1 ]	 path FOUND to goal lanelet: [3614]
Batch processor	INFO	159/297	[USA_Lanker-1_16_T-1 ]	 	search took	    4.0532	ms	MORE path FOUND
Batch processor	DEBUG	159/297	[USA_Lanker-1_16_T-1 ]	 path FOUND to goal lanelet: [3604]
Batch processor	DEBUG	159/297	[USA_Lanker-1_16_T-1 ]	 path FOUND to goal lanelet: [3487]
Batch processor	INFO	160/297	[USA_Lanker-1_17_T-1 ]	 	search took	    4.0078	ms	MORE path FOUND
Batch processor	DEBUG	160/297	[USA_Lanker-1_17_T-1 ]	 path FOUND to goal lanelet: [3624]
Batch processor	DEBUG	160/297	[USA_Lanker-1_17_T-1 ]	 path FOUND to goal lanelet: [3539]
Batch processor	INFO	161/297	[USA_Lanker-1_18_T-1 ]	 	search took	    6.3646	ms	MORE path FOUND
Batch processor	DEBUG	161/297	[USA_Lanker-1_18_T-1 ]	 path FOUND to goal lanelet: [3448]
Batch processor	DEBUG	161/297	[USA_Lanker-1_18_T-1 ]	 path FOUND to goal lanelet: [3610]
Batch processor	DEBUG	161/297	[USA_Lanker-1_18_T-1 ]	 path FOUND to goal lanelet: [3626]
Batch processor	DEBUG	161/297	[USA_Lanker-1_18_T-1 ]	 path FOUND to goal lanelet: [3646]
Batch processor	DEBUG	162/297	[USA_Lanker-1_1_T-1  ]	 	search took	    5.9402	ms	path FOUND to goal lanelet: [3614]
Batch processor	DEBUG	163/297	[USA_Lanker-1_2_T-1  ]	 	search took	    6.1817	ms	path FOUND to goal lanelet: [3664]
Batch processor	DEBUG	164/297	[USA_Lanker-1_3_T-1  ]	 	search took	    7.3920	ms	path FOUND to goal lanelet: [3624]
Batch processor	INFO	165/297	[USA_Lanker-1_4_T-1  ]	 	search took	    7.9624	ms	MORE path FOUND
Batch processor	DEBUG	165/297	[USA_Lanker-1_4_T-1  ]	 path FOUND to goal lanelet: [3602]
Batch processor	DEBUG	165/297	[USA_Lanker-1_4_T-1  ]	 path FOUND to goal lanelet: [3616]
Batch processor	DEBUG	166/297	[USA_Lanker-1_5_T-1  ]	 	search took	    5.4512	ms	path FOUND to goal lanelet: [3604]
Batch processor	INFO	167/297	[USA_Lanker-1_6_T-1  ]	 	search took	    6.1620	ms	MORE path FOUND
Batch processor	DEBUG	167/297	[USA_Lanker-1_6_T-1  ]	 path FOUND to goal lanelet: [3664]
Batch processor	DEBUG	167/297	[USA_Lanker-1_6_T-1  ]	 path FOUND to goal lanelet: [3676]
Batch processor	DEBUG	168/297	[USA_Lanker-1_7_T-1  ]	 	search took	    8.0637	ms	path FOUND to goal lanelet: [3650]
Batch processor	INFO	169/297	[USA_Lanker-1_8_T-1  ]	 	search took	    7.4415	ms	MORE path FOUND
Batch processor	DEBUG	169/297	[USA_Lanker-1_8_T-1  ]	 path FOUND to goal lanelet: [3656]
Batch processor	DEBUG	169/297	[USA_Lanker-1_8_T-1  ]	 path FOUND to goal lanelet: [3670]
Batch processor	DEBUG	170/297	[USA_Lanker-1_9_T-1  ]	 	search took	    6.7345	ms	path FOUND to goal lanelet: [3664]
Batch processor	DEBUG	171/297	[USA_Lanker-2_10_T-1 ]	 	search took	   11.6708	ms	path FOUND to goal lanelet: [3542]
Batch processor	DEBUG	172/297	[USA_Lanker-2_11_T-1 ]	 	search took	   14.6088	ms	path FOUND to goal lanelet: [3440]
Batch processor	DEBUG	173/297	[USA_Lanker-2_12_T-1 ]	 	search took	   14.4925	ms	path FOUND to goal lanelet: [3456]
Batch processor	DEBUG	174/297	[USA_Lanker-2_13_T-1 ]	 	search took	   13.4693	ms	path FOUND to goal lanelet: [3626]
Batch processor	DEBUG	175/297	[USA_Lanker-2_14_T-1 ]	 	search took	   13.0256	ms	path FOUND to goal lanelet: [3664]
Batch processor	DEBUG	176/297	[USA_Lanker-2_15_T-1 ]	 	search took	   12.0996	ms	path FOUND to goal lanelet: [3468]
Batch processor	INFO	177/297	[USA_Lanker-2_16_T-1 ]	 	search took	   17.4736	ms	MORE path FOUND
Batch processor	DEBUG	177/297	[USA_Lanker-2_16_T-1 ]	 path FOUND to goal lanelet: [3466]
Batch processor	DEBUG	177/297	[USA_Lanker-2_16_T-1 ]	 path FOUND to goal lanelet: [3460]
Batch processor	DEBUG	177/297	[USA_Lanker-2_16_T-1 ]	 path FOUND to goal lanelet: [3454]
Batch processor	DEBUG	177/297	[USA_Lanker-2_16_T-1 ]	 path FOUND to goal lanelet: [3710]
Batch processor	INFO	178/297	[USA_Lanker-2_17_T-1 ]	 	search took	   10.6772	ms	MORE path FOUND
Batch processor	DEBUG	178/297	[USA_Lanker-2_17_T-1 ]	 path FOUND to goal lanelet: [3680]
Batch processor	DEBUG	178/297	[USA_Lanker-2_17_T-1 ]	 path FOUND to goal lanelet: [3525]
Batch processor	INFO	179/297	[USA_Lanker-2_18_T-1 ]	 	search took	    7.5391	ms	MORE path FOUND
Batch processor	DEBUG	179/297	[USA_Lanker-2_18_T-1 ]	 path FOUND to goal lanelet: [3456]
Batch processor	DEBUG	179/297	[USA_Lanker-2_18_T-1 ]	 path FOUND to goal lanelet: [3468]
Batch processor	DEBUG	179/297	[USA_Lanker-2_18_T-1 ]	 path FOUND to goal lanelet: [3462]
Batch processor	DEBUG	180/297	[USA_Lanker-2_19_T-1 ]	 	search took	    5.5266	ms	path FOUND to goal lanelet: [3537]
Batch processor	DEBUG	181/297	[USA_Lanker-2_1_T-1  ]	 	search took	    8.1119	ms	path FOUND to goal lanelet: [3454]
Batch processor	INFO	182/297	[USA_Lanker-2_20_T-1 ]	 	search took	    9.5368	ms	MORE path FOUND
Batch processor	DEBUG	182/297	[USA_Lanker-2_20_T-1 ]	 path FOUND to goal lanelet: [3624]
Batch processor	DEBUG	182/297	[USA_Lanker-2_20_T-1 ]	 path FOUND to goal lanelet: [3539]
Batch processor	INFO	183/297	[USA_Lanker-2_21_T-1 ]	 	search took	    7.0102	ms	MORE path FOUND
Batch processor	DEBUG	183/297	[USA_Lanker-2_21_T-1 ]	 path FOUND to goal lanelet: [3456]
Batch processor	DEBUG	183/297	[USA_Lanker-2_21_T-1 ]	 path FOUND to goal lanelet: [3468]
Batch processor	DEBUG	183/297	[USA_Lanker-2_21_T-1 ]	 path FOUND to goal lanelet: [3462]
Batch processor	DEBUG	184/297	[USA_Lanker-2_22_T-1 ]	 	search took	    7.9639	ms	path FOUND to goal lanelet: [3542]
Batch processor	DEBUG	185/297	[USA_Lanker-2_23_T-1 ]	 	search took	    9.7727	ms	path FOUND to goal lanelet: [3468]
Batch processor	INFO	186/297	[USA_Lanker-2_24_T-1 ]	 	search took	   10.4564	ms	MORE path FOUND
Batch processor	DEBUG	186/297	[USA_Lanker-2_24_T-1 ]	 path FOUND to goal lanelet: [3456]
Batch processor	DEBUG	186/297	[USA_Lanker-2_24_T-1 ]	 path FOUND to goal lanelet: [3468]
Batch processor	DEBUG	186/297	[USA_Lanker-2_24_T-1 ]	 path FOUND to goal lanelet: [3462]
Batch processor	INFO	187/297	[USA_Lanker-2_25_T-1 ]	 	search took	   18.9200	ms	MORE path FOUND
Batch processor	DEBUG	187/297	[USA_Lanker-2_25_T-1 ]	 path FOUND to goal lanelet: [3466]
Batch processor	DEBUG	187/297	[USA_Lanker-2_25_T-1 ]	 path FOUND to goal lanelet: [3460]
Batch processor	DEBUG	187/297	[USA_Lanker-2_25_T-1 ]	 path FOUND to goal lanelet: [3710]
Batch processor	INFO	188/297	[USA_Lanker-2_26_T-1 ]	 	search took	   27.5215	ms	MORE path FOUND
Batch processor	DEBUG	188/297	[USA_Lanker-2_26_T-1 ]	 path FOUND to goal lanelet: [3440]
Batch processor	DEBUG	188/297	[USA_Lanker-2_26_T-1 ]	 path FOUND to goal lanelet: [3666]
Batch processor	DEBUG	188/297	[USA_Lanker-2_26_T-1 ]	 path FOUND to goal lanelet: [3519]
Batch processor	DEBUG	189/297	[USA_Lanker-2_2_T-1  ]	 	search took	    8.1910	ms	path FOUND to goal lanelet: [3537]
Batch processor	DEBUG	190/297	[USA_Lanker-2_3_T-1  ]	 	search took	   13.4171	ms	path FOUND to goal lanelet: [3456]
Batch processor	DEBUG	191/297	[USA_Lanker-2_4_T-1  ]	 	search took	    9.0757	ms	path FOUND to goal lanelet: [3666]
Batch processor	DEBUG	192/297	[USA_Lanker-2_5_T-1  ]	 	search took	   10.0543	ms	path FOUND to goal lanelet: [3456]
Batch processor	DEBUG	193/297	[USA_Lanker-2_6_T-1  ]	 	search took	   13.1329	ms	path FOUND to goal lanelet: [3664]
Batch processor	DEBUG	194/297	[USA_Lanker-2_7_T-1  ]	 	search took	   16.1263	ms	path FOUND to goal lanelet: [3624]
Batch processor	DEBUG	195/297	[USA_Lanker-2_8_T-1  ]	 	search took	   13.1663	ms	path FOUND to goal lanelet: [3460]
Batch processor	DEBUG	196/297	[USA_Lanker-2_9_T-1  ]	 	search took	   11.2728	ms	path FOUND to goal lanelet: [3680]
Batch processor	DEBUG	197/297	[USA_Peach-1_1_T-1   ]	 	search took	   12.6818	ms	path FOUND to goal lanelet: [52756]
Batch processor	DEBUG	198/297	[USA_Peach-2_1_T-1   ]	 	search took	    6.3458	ms	path FOUND to goal lanelet: [53902]
Batch processor	DEBUG	199/297	[USA_Peach-3_1_T-1   ]	 	search took	    5.1170	ms	path FOUND to goal lanelet: [43201]
Batch processor	DEBUG	200/297	[USA_Peach-3_2_T-1   ]	 	search took	    4.3142	ms	path FOUND to goal lanelet: [43201]
Batch processor	INFO	201/297	[USA_Peach-3_3_T-1   ]	 	search took	    3.1374	ms	MORE path FOUND
Batch processor	DEBUG	201/297	[USA_Peach-3_3_T-1   ]	 path FOUND to goal lanelet: [43201]
Batch processor	DEBUG	201/297	[USA_Peach-3_3_T-1   ]	 path FOUND to goal lanelet: [43205]
Batch processor	INFO	202/297	[USA_Peach-3_4_T-1   ]	 	search took	    2.9642	ms	MORE path FOUND
Batch processor	DEBUG	202/297	[USA_Peach-3_4_T-1   ]	 path FOUND to goal lanelet: [43201]
Batch processor	DEBUG	202/297	[USA_Peach-3_4_T-1   ]	 path FOUND to goal lanelet: [43205]
Batch processor	DEBUG	203/297	[USA_Peach-4_1_T-1   ]	 	search took	    6.6221	ms	path FOUND to goal lanelet: [43208]
Batch processor	DEBUG	204/297	[USA_Peach-4_2_T-1   ]	 	search took	    5.9901	ms	path FOUND to goal lanelet: [43476]
Batch processor	DEBUG	205/297	[USA_Peach-4_3_T-1   ]	 	search took	    6.4989	ms	path FOUND to goal lanelet: [43616]
Batch processor	DEBUG	206/297	[USA_Peach-4_4_T-1   ]	 	search took	   12.1527	ms	path FOUND to goal lanelet: [43616]
Batch processor	INFO	207/297	[USA_Peach-4_5_T-1   ]	 	search took	    4.2587	ms	MORE path FOUND
Batch processor	DEBUG	207/297	[USA_Peach-4_5_T-1   ]	 path FOUND to goal lanelet: [43208]
Batch processor	DEBUG	207/297	[USA_Peach-4_5_T-1   ]	 path FOUND to goal lanelet: [43830]
Batch processor	DEBUG	207/297	[USA_Peach-4_5_T-1   ]	 path FOUND to goal lanelet: [43592]
Batch processor	DEBUG	207/297	[USA_Peach-4_5_T-1   ]	 path FOUND to goal lanelet: [43630]
Batch processor	INFO	208/297	[USA_Peach-4_6_T-1   ]	 	search took	    5.2846	ms	MORE path FOUND
Batch processor	DEBUG	208/297	[USA_Peach-4_6_T-1   ]	 path FOUND to goal lanelet: [43616]
Batch processor	DEBUG	208/297	[USA_Peach-4_6_T-1   ]	 path FOUND to goal lanelet: [43482]
Batch processor	DEBUG	208/297	[USA_Peach-4_6_T-1   ]	 path FOUND to goal lanelet: [43474]
Batch processor	DEBUG	208/297	[USA_Peach-4_6_T-1   ]	 path FOUND to goal lanelet: [43478]
Batch processor	INFO	209/297	[USA_Peach-4_7_T-1   ]	 	search took	    4.8938	ms	MORE path FOUND
Batch processor	DEBUG	209/297	[USA_Peach-4_7_T-1   ]	 path FOUND to goal lanelet: [43480]
Batch processor	DEBUG	209/297	[USA_Peach-4_7_T-1   ]	 path FOUND to goal lanelet: [43484]
Batch processor	DEBUG	209/297	[USA_Peach-4_7_T-1   ]	 path FOUND to goal lanelet: [43476]
Batch processor	INFO	210/297	[USA_Peach-4_8_T-1   ]	 	search took	    6.7924	ms	MORE path FOUND
Batch processor	DEBUG	210/297	[USA_Peach-4_8_T-1   ]	 path FOUND to goal lanelet: [43616]
Batch processor	DEBUG	210/297	[USA_Peach-4_8_T-1   ]	 path FOUND to goal lanelet: [43482]
Batch processor	DEBUG	210/297	[USA_Peach-4_8_T-1   ]	 path FOUND to goal lanelet: [43474]
Batch processor	DEBUG	210/297	[USA_Peach-4_8_T-1   ]	 path FOUND to goal lanelet: [43478]
Batch processor	DEBUG	211/297	[USA_US101-10_1_T-1  ]	 	search took	    2.3866	ms	path FOUND to goal lanelet: [42]
Batch processor	DEBUG	212/297	[USA_US101-10_2_T-1  ]	 	search took	    3.8991	ms	path FOUND to goal lanelet: [14]
Batch processor	DEBUG	213/297	[USA_US101-10_3_T-1  ]	 	search took	    1.6087	ms	path FOUND to goal lanelet: [30]
Batch processor	DEBUG	214/297	[USA_US101-11_1_T-1  ]	 	search took	    5.2205	ms	path FOUND to goal lanelet: [17]
Batch processor	DEBUG	215/297	[USA_US101-11_2_T-1  ]	 	search took	    2.6318	ms	path FOUND to goal lanelet: [17]
Batch processor	DEBUG	216/297	[USA_US101-11_3_T-1  ]	 	search took	    1.6698	ms	path FOUND to goal lanelet: [14]
Batch processor	DEBUG	217/297	[USA_US101-12_1_T-1  ]	 	search took	    3.5555	ms	path FOUND to goal lanelet: [14]
Batch processor	DEBUG	218/297	[USA_US101-12_2_T-1  ]	 	search took	    3.0393	ms	path FOUND to goal lanelet: [12]
Batch processor	DEBUG	219/297	[USA_US101-12_3_T-1  ]	 	search took	    1.7089	ms	path FOUND to goal lanelet: [8]
Batch processor	DEBUG	220/297	[USA_US101-13_1_T-1  ]	 	search took	    4.0876	ms	path FOUND to goal lanelet: [40]
Batch processor	DEBUG	221/297	[USA_US101-13_2_T-1  ]	 	search took	    4.0306	ms	path FOUND to goal lanelet: [23]
Batch processor	DEBUG	222/297	[USA_US101-13_3_T-1  ]	 	search took	    1.7378	ms	path FOUND to goal lanelet: [23]
Batch processor	DEBUG	223/297	[USA_US101-13_4_T-1  ]	 	search took	    2.6438	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	224/297	[USA_US101-14_1_T-1  ]	 	search took	    5.6419	ms	path FOUND to goal lanelet: [68]
Batch processor	DEBUG	225/297	[USA_US101-14_2_T-1  ]	 	search took	    3.5308	ms	path FOUND to goal lanelet: [68]
Batch processor	DEBUG	226/297	[USA_US101-14_3_T-1  ]	 	search took	    2.0341	ms	path FOUND to goal lanelet: [68]
Batch processor	DEBUG	227/297	[USA_US101-14_4_T-1  ]	 	search took	    1.8566	ms	path FOUND to goal lanelet: [70]
Batch processor	DEBUG	228/297	[USA_US101-14_5_T-1  ]	 	search took	    1.7709	ms	path FOUND to goal lanelet: [24]
Batch processor	DEBUG	229/297	[USA_US101-15_1_T-1  ]	 	search took	    3.6217	ms	path FOUND to goal lanelet: [19]
Batch processor	DEBUG	230/297	[USA_US101-15_2_T-1  ]	 	search took	    4.1954	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	231/297	[USA_US101-16_1_T-1  ]	 	search took	    4.3790	ms	path FOUND to goal lanelet: [17]
Batch processor	DEBUG	232/297	[USA_US101-16_2_T-1  ]	 	search took	    3.0010	ms	path FOUND to goal lanelet: [14]
Batch processor	DEBUG	233/297	[USA_US101-17_1_T-1  ]	 	search took	    3.7973	ms	path FOUND to goal lanelet: [8]
Batch processor	DEBUG	234/297	[USA_US101-17_2_T-1  ]	 	search took	    4.1221	ms	path FOUND to goal lanelet: [8]
Batch processor	DEBUG	235/297	[USA_US101-18_1_T-1  ]	 	search took	    4.9707	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	236/297	[USA_US101-18_2_T-1  ]	 	search took	    4.3682	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	237/297	[USA_US101-19_1_T-1  ]	 	search took	    5.4221	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	238/297	[USA_US101-19_2_T-1  ]	 	search took	    3.9429	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	239/297	[USA_US101-1_1_S-1   ]	 	search took	   13.0566	ms	path FOUND to goal lanelet: [534]
Batch processor	DEBUG	240/297	[USA_US101-1_1_T-1   ]	 	search took	    1.3938	ms	path FOUND to goal lanelet: [534]
Batch processor	DEBUG	241/297	[USA_US101-1_2_T-1   ]	 	search took	    1.5993	ms	path FOUND to goal lanelet: [544]
Batch processor	DEBUG	242/297	[USA_US101-20_1_T-1  ]	 	search took	    2.7295	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	243/297	[USA_US101-20_2_T-1  ]	 	search took	    4.7782	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	244/297	[USA_US101-21_1_T-1  ]	 	search took	    6.5407	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	245/297	[USA_US101-21_2_T-1  ]	 	search took	    3.2437	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	246/297	[USA_US101-22_1_T-1  ]	 	search took	    4.3109	ms	path FOUND to goal lanelet: [28]
Batch processor	DEBUG	247/297	[USA_US101-22_2_T-1  ]	 	search took	    6.3967	ms	path FOUND to goal lanelet: [20]
Batch processor	DEBUG	248/297	[USA_US101-22_3_T-1  ]	 	search took	    1.9774	ms	path FOUND to goal lanelet: [19]
Batch processor	DEBUG	249/297	[USA_US101-23_1_T-1  ]	 	search took	    8.1745	ms	path FOUND to goal lanelet: [11]
Batch processor	DEBUG	250/297	[USA_US101-23_2_T-1  ]	 	search took	    2.2149	ms	path FOUND to goal lanelet: [29]
Batch processor	DEBUG	251/297	[USA_US101-24_1_T-1  ]	 	search took	    8.1871	ms	path FOUND to goal lanelet: [50]
Batch processor	DEBUG	252/297	[USA_US101-24_2_T-1  ]	 	search took	    5.7393	ms	path FOUND to goal lanelet: [29]
Batch processor	DEBUG	253/297	[USA_US101-25_1_T-1  ]	 	search took	    6.3538	ms	path FOUND to goal lanelet: [17]
Batch processor	DEBUG	254/297	[USA_US101-25_2_T-1  ]	 	search took	    3.5024	ms	path FOUND to goal lanelet: [11]
Batch processor	DEBUG	255/297	[USA_US101-26_1_T-1  ]	 	search took	    4.5097	ms	path FOUND to goal lanelet: [19]
Batch processor	DEBUG	256/297	[USA_US101-26_2_T-1  ]	 	search took	    3.8463	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	257/297	[USA_US101-27_1_T-1  ]	 	search took	    5.2390	ms	path FOUND to goal lanelet: [19]
Batch processor	DEBUG	258/297	[USA_US101-27_2_T-1  ]	 	search took	    2.7836	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	259/297	[USA_US101-27_3_T-1  ]	 	search took	    2.4123	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	260/297	[USA_US101-28_1_T-1  ]	 	search took	    5.1088	ms	path FOUND to goal lanelet: [39]
Batch processor	DEBUG	261/297	[USA_US101-28_2_T-1  ]	 	search took	    3.0022	ms	path FOUND to goal lanelet: [22]
Batch processor	DEBUG	262/297	[USA_US101-29_1_T-1  ]	 	search took	    3.9154	ms	path FOUND to goal lanelet: [7]
Batch processor	DEBUG	263/297	[USA_US101-29_2_T-1  ]	 	search took	    2.2247	ms	path FOUND to goal lanelet: [4]
Batch processor	DEBUG	264/297	[USA_US101-2_1_T-1   ]	 	search took	    2.7336	ms	path FOUND to goal lanelet: [26]
Batch processor	DEBUG	265/297	[USA_US101-2_2_T-1   ]	 	search took	    4.1920	ms	path FOUND to goal lanelet: [24]
Batch processor	DEBUG	266/297	[USA_US101-30_1_T-1  ]	 	search took	    4.6810	ms	path FOUND to goal lanelet: [29]
Batch processor	DEBUG	267/297	[USA_US101-31_1_T-1  ]	 	search took	    1.7192	ms	path FOUND to goal lanelet: [23]
Batch processor	DEBUG	268/297	[USA_US101-32_1_T-1  ]	 	search took	    1.6657	ms	path FOUND to goal lanelet: [20]
Batch processor	DEBUG	269/297	[USA_US101-33_1_T-1  ]	 	search took	    1.7907	ms	path FOUND to goal lanelet: [124]
Batch processor	DEBUG	270/297	[USA_US101-3_1_T-1   ]	 	search took	    3.9363	ms	path FOUND to goal lanelet: [33]
Batch processor	DEBUG	271/297	[USA_US101-3_3_T-1   ]	 	search took	    3.3705	ms	path FOUND to goal lanelet: [31]
Batch processor	DEBUG	272/297	[USA_US101-3_4_T-1   ]	 	search took	    1.9572	ms	path FOUND to goal lanelet: [24]
Batch processor	DEBUG	273/297	[USA_US101-4_1_T-1   ]	 	search took	    3.8820	ms	path FOUND to goal lanelet: [2]
Batch processor	DEBUG	274/297	[USA_US101-4_2_T-1   ]	 	search took	    2.3151	ms	path FOUND to goal lanelet: [2]
Batch processor	DEBUG	275/297	[USA_US101-4_3_T-1   ]	 	search took	    1.9124	ms	path FOUND to goal lanelet: [16]
Batch processor	DEBUG	276/297	[USA_US101-5_1_T-1   ]	 	search took	    2.6496	ms	path FOUND to goal lanelet: [31]
Batch processor	DEBUG	277/297	[USA_US101-5_2_T-1   ]	 	search took	    2.8418	ms	path FOUND to goal lanelet: [25]
Batch processor	DEBUG	278/297	[USA_US101-6_1_T-1   ]	 	search took	    3.3728	ms	path FOUND to goal lanelet: [26]
Batch processor	DEBUG	279/297	[USA_US101-6_2_T-1   ]	 	search took	    4.2483	ms	path FOUND to goal lanelet: [26]
Batch processor	DEBUG	280/297	[USA_US101-6_3_T-1   ]	 	search took	    1.7304	ms	path FOUND to goal lanelet: [14]
Batch processor	DEBUG	281/297	[USA_US101-7_1_T-1   ]	 	search took	    5.2618	ms	path FOUND to goal lanelet: [29]
Batch processor	DEBUG	282/297	[USA_US101-7_2_T-1   ]	 	search took	    3.7669	ms	path FOUND to goal lanelet: [31]
Batch processor	DEBUG	283/297	[USA_US101-7_3_T-1   ]	 	search took	    2.3731	ms	path FOUND to goal lanelet: [24]
Batch processor	DEBUG	284/297	[USA_US101-8_1_T-1   ]	 	search took	    3.5066	ms	path FOUND to goal lanelet: [62]
Batch processor	DEBUG	285/297	[USA_US101-8_2_T-1   ]	 	search took	    2.7768	ms	path FOUND to goal lanelet: [63]
Batch processor	DEBUG	286/297	[USA_US101-8_3_T-1   ]	 	search took	    1.5155	ms	path FOUND to goal lanelet: [29]
Batch processor	DEBUG	287/297	[USA_US101-8_4_T-1   ]	 	search took	    1.7698	ms	path FOUND to goal lanelet: [64]
Batch processor	DEBUG	288/297	[USA_US101-9_1_T-1   ]	 	search took	    3.0277	ms	path FOUND to goal lanelet: [33]
Batch processor	DEBUG	289/297	[USA_US101-9_2_T-1   ]	 	search took	    3.1128	ms	path FOUND to goal lanelet: [35]
Batch processor	DEBUG	290/297	[USA_US101-9_3_T-1   ]	 	search took	    1.9201	ms	path FOUND to goal lanelet: [24]
Batch processor	DEBUG	291/297	[ZAM_ACC-1_1_T-1     ]	 	search took	    2.8510	ms	path FOUND to goal lanelet: [2]
Batch processor	DEBUG	292/297	[ZAM_ACC-1_2_T-1     ]	 	search took	    1.8173	ms	path FOUND to goal lanelet: [2]
Batch processor	DEBUG	293/297	[ZAM_ACC-1_3_T-1     ]	 	search took	    1.7500	ms	path FOUND to goal lanelet: [2]
Batch processor	DEBUG	294/297	[ZAM_Merge-1_1_T-1   ]	 	search took	    1.3376	ms	path FOUND to goal lanelet: [718]
Batch processor	DEBUG	295/297	[ZAM_Over-1_1        ]	 	search took	    1.3514	ms	path FOUND to goal lanelet: [1000]
Batch processor	DEBUG	296/297	[ZAM_Urban-2_1       ]	 	search took	    1.0482	ms	path FOUND to goal lanelet: [1]
Batch processor	DEBUG	297/297	[ZAM_Urban-3_1       ]	 	search took	    0.9603	ms	path FOUND to goal lanelet: [1]
Batch processor	DEBUG	Successfully SOLVED scenarios 353/297:
Batch processor	DEBUG		CHN_Sha-10_1_T-1
Batch processor	DEBUG		CHN_Sha-10_2_T-1
Batch processor	DEBUG		CHN_Sha-11_1_T-1
Batch processor	DEBUG		CHN_Sha-11_2_T-1
Batch processor	DEBUG		CHN_Sha-11_3_T-1
Batch processor	DEBUG		CHN_Sha-11_3_T-1
Batch processor	DEBUG		CHN_Sha-11_3_T-1
Batch processor	DEBUG		CHN_Sha-11_3_T-1
Batch processor	DEBUG		CHN_Sha-11_4_T-1
Batch processor	DEBUG		CHN_Sha-11_4_T-1
Batch processor	DEBUG		CHN_Sha-11_4_T-1
Batch processor	DEBUG		CHN_Sha-11_4_T-1
Batch processor	DEBUG		CHN_Sha-12_1_T-1
Batch processor	DEBUG		CHN_Sha-12_2_T-1
Batch processor	DEBUG		CHN_Sha-13_1_T-1
Batch processor	DEBUG		CHN_Sha-13_2_T-1
Batch processor	DEBUG		CHN_Sha-14_1_T-1
Batch processor	DEBUG		CHN_Sha-14_2_T-1
Batch processor	DEBUG		CHN_Sha-15_1_T-1
Batch processor	DEBUG		CHN_Sha-15_2_T-1
Batch processor	DEBUG		CHN_Sha-15_3_T-1
Batch processor	DEBUG		CHN_Sha-15_4_T-1
Batch processor	DEBUG		CHN_Sha-16_1_T-1
Batch processor	DEBUG		CHN_Sha-16_2_T-1
Batch processor	DEBUG		CHN_Sha-16_2_T-1
Batch processor	DEBUG		CHN_Sha-16_2_T-1
Batch processor	DEBUG		CHN_Sha-17_1_T-1
Batch processor	DEBUG		CHN_Sha-17_2_T-1
Batch processor	DEBUG		CHN_Sha-1_1_T-1
Batch processor	DEBUG		CHN_Sha-1_2_T-1
Batch processor	DEBUG		CHN_Sha-1_3_T-1
Batch processor	DEBUG		CHN_Sha-1_4_T-1
Batch processor	DEBUG		CHN_Sha-1_5_T-1
Batch processor	DEBUG		CHN_Sha-1_6_T-1
Batch processor	DEBUG		CHN_Sha-1_7_T-1
Batch processor	DEBUG		CHN_Sha-1_8_T-1
Batch processor	DEBUG		CHN_Sha-1_8_T-1
Batch processor	DEBUG		CHN_Sha-2_1_T-1
Batch processor	DEBUG		CHN_Sha-2_2_T-1
Batch processor	DEBUG		CHN_Sha-2_3_T-1
Batch processor	DEBUG		CHN_Sha-2_4_T-1
Batch processor	DEBUG		CHN_Sha-2_5_T-1
Batch processor	DEBUG		CHN_Sha-2_6_T-1
Batch processor	DEBUG		CHN_Sha-2_6_T-1
Batch processor	DEBUG		CHN_Sha-2_6_T-1
Batch processor	DEBUG		CHN_Sha-2_7_T-1
Batch processor	DEBUG		CHN_Sha-2_8_T-1
Batch processor	DEBUG		CHN_Sha-3_1_T-1
Batch processor	DEBUG		CHN_Sha-3_2_T-1
Batch processor	DEBUG		CHN_Sha-3_3_T-1
Batch processor	DEBUG		CHN_Sha-3_4_T-1
Batch processor	DEBUG		CHN_Sha-4_1_T-1
Batch processor	DEBUG		CHN_Sha-4_2_T-1
Batch processor	DEBUG		CHN_Sha-4_3_T-1
Batch processor	DEBUG		CHN_Sha-4_4_T-1
Batch processor	DEBUG		CHN_Sha-4_5_T-1
Batch processor	DEBUG		CHN_Sha-4_6_T-1
Batch processor	DEBUG		CHN_Sha-4_7_T-1
Batch processor	DEBUG		CHN_Sha-4_8_T-1
Batch processor	DEBUG		CHN_Sha-4_8_T-1
Batch processor	DEBUG		CHN_Sha-4_8_T-1
Batch processor	DEBUG		CHN_Sha-5_1_T-1
Batch processor	DEBUG		CHN_Sha-5_2_T-1
Batch processor	DEBUG		CHN_Sha-6_10_T-1
Batch processor	DEBUG		CHN_Sha-6_1_T-1
Batch processor	DEBUG		CHN_Sha-6_2_T-1
Batch processor	DEBUG		CHN_Sha-6_3_T-1
Batch processor	DEBUG		CHN_Sha-6_4_T-1
Batch processor	DEBUG		CHN_Sha-6_5_T-1
Batch processor	DEBUG		CHN_Sha-6_6_T-1
Batch processor	DEBUG		CHN_Sha-6_7_T-1
Batch processor	DEBUG		CHN_Sha-6_8_T-1
Batch processor	DEBUG		CHN_Sha-6_9_T-1
Batch processor	DEBUG		CHN_Sha-7_1_T-1
Batch processor	DEBUG		CHN_Sha-7_2_T-1
Batch processor	DEBUG		CHN_Sha-8_1_T-1
Batch processor	DEBUG		CHN_Sha-8_2_T-1
Batch processor	DEBUG		CHN_Sha-9_1_T-1
Batch processor	DEBUG		CHN_Sha-9_2_T-1
Batch processor	DEBUG		DEU_A9-1_1_T-1
Batch processor	DEBUG		DEU_A9-1_2_T-1
Batch processor	DEBUG		DEU_A9-2_1_T-1
Batch processor	DEBUG		DEU_A99-1_1_T-1
Batch processor	DEBUG		DEU_A99-1_2_T-1
Batch processor	DEBUG		DEU_B471-1_1_T-1
Batch processor	DEBUG		DEU_Ffb-1_1_T-1
Batch processor	DEBUG		DEU_Ffb-1_3_T-1
Batch processor	DEBUG		DEU_Ffb-1_6_T-1
Batch processor	DEBUG		DEU_Ffb-1_7_T-1
Batch processor	DEBUG		DEU_Ffb-2_1_T-1
Batch processor	DEBUG		DEU_Ffb-2_2_T-1
Batch processor	DEBUG		DEU_Gar-1_1_T-1
Batch processor	DEBUG		DEU_Gar-1_2_T-1
Batch processor	DEBUG		DEU_Gar-3_1_T-1
Batch processor	DEBUG		DEU_Gar-3_2_T-1
Batch processor	DEBUG		DEU_Gar-3_3_T-1
Batch processor	DEBUG		DEU_Gar-3_4_T-1
Batch processor	DEBUG		DEU_Gar-3_4_T-1
Batch processor	DEBUG		DEU_Gar-3_4_T-1
Batch processor	DEBUG		DEU_Hhr-1_1
Batch processor	DEBUG		DEU_Muc-10_1_T-1
Batch processor	DEBUG		DEU_Muc-11_1_T-1
Batch processor	DEBUG		DEU_Muc-12_1_T-1
Batch processor	DEBUG		DEU_Muc-12_2_T-1
Batch processor	DEBUG		DEU_Muc-13_1_T-1
Batch processor	DEBUG		DEU_Muc-13_2_T-1
Batch processor	DEBUG		DEU_Muc-14_1_T-1
Batch processor	DEBUG		DEU_Muc-15_1_T-1
Batch processor	DEBUG		DEU_Muc-16_1_T-1
Batch processor	DEBUG		DEU_Muc-16_2_T-1
Batch processor	DEBUG		DEU_Muc-17_1_T-1
Batch processor	DEBUG		DEU_Muc-17_2_T-1
Batch processor	DEBUG		DEU_Muc-18_1_T-1
Batch processor	DEBUG		DEU_Muc-18_2_T-1
Batch processor	DEBUG		DEU_Muc-19_1_T-1
Batch processor	DEBUG		DEU_Muc-1_1_T-1
Batch processor	DEBUG		DEU_Muc-1_2_T-1
Batch processor	DEBUG		DEU_Muc-20_1_T-1
Batch processor	DEBUG		DEU_Muc-20_2_T-1
Batch processor	DEBUG		DEU_Muc-21_1_T-1
Batch processor	DEBUG		DEU_Muc-21_1_T-1
Batch processor	DEBUG		DEU_Muc-21_2_T-1
Batch processor	DEBUG		DEU_Muc-21_2_T-1
Batch processor	DEBUG		DEU_Muc-22_1_T-1
Batch processor	DEBUG		DEU_Muc-23_1_T-1
Batch processor	DEBUG		DEU_Muc-23_2_T-1
Batch processor	DEBUG		DEU_Muc-23_2_T-1
Batch processor	DEBUG		DEU_Muc-23_2_T-1
Batch processor	DEBUG		DEU_Muc-24_1_T-1
Batch processor	DEBUG		DEU_Muc-25_1_T-1
Batch processor	DEBUG		DEU_Muc-25_2_T-1
Batch processor	DEBUG		DEU_Muc-26_1_T-1
Batch processor	DEBUG		DEU_Muc-26_2_T-1
Batch processor	DEBUG		DEU_Muc-27_1_T-1
Batch processor	DEBUG		DEU_Muc-27_2_T-1
Batch processor	DEBUG		DEU_Muc-28_1_T-1
Batch processor	DEBUG		DEU_Muc-28_2_T-1
Batch processor	DEBUG		DEU_Muc-29_1_T-1
Batch processor	DEBUG		DEU_Muc-29_2_T-1
Batch processor	DEBUG		DEU_Muc-2_2_T-1
Batch processor	DEBUG		DEU_Muc-3_1_T-1
Batch processor	DEBUG		DEU_Muc-4_1_T-1
Batch processor	DEBUG		DEU_Muc-4_2_T-1
Batch processor	DEBUG		DEU_Muc-7_1_T-1
Batch processor	DEBUG		DEU_Muc-8_1_T-1
Batch processor	DEBUG		DEU_Muc-8_2_T-1
Batch processor	DEBUG		DEU_Muc-9_1_T-1
Batch processor	DEBUG		DEU_Muc-9_2_T-1
Batch processor	DEBUG		RUS_Bicycle-10_1_T-1
Batch processor	DEBUG		RUS_Bicycle-11_1_T-1
Batch processor	DEBUG		RUS_Bicycle-13_1_T-1
Batch processor	DEBUG		RUS_Bicycle-14_1_T-1
Batch processor	DEBUG		RUS_Bicycle-1_1_T-1
Batch processor	DEBUG		RUS_Bicycle-1_2_T-1
Batch processor	DEBUG		RUS_Bicycle-2_1_T-1
Batch processor	DEBUG		RUS_Bicycle-2_2_T-1
Batch processor	DEBUG		RUS_Bicycle-3_1_T-1
Batch processor	DEBUG		RUS_Bicycle-3_3_T-1
Batch processor	DEBUG		RUS_Bicycle-4_1_T-1
Batch processor	DEBUG		RUS_Bicycle-4_2_T-1
Batch processor	DEBUG		RUS_Bicycle-5_1_T-1
Batch processor	DEBUG		RUS_Bicycle-5_2_T-1
Batch processor	DEBUG		RUS_Bicycle-6_1_T-1
Batch processor	DEBUG		RUS_Bicycle-6_2_T-1
Batch processor	DEBUG		RUS_Bicycle-7_1_T-1
Batch processor	DEBUG		RUS_Bicycle-7_2_T-1
Batch processor	DEBUG		RUS_Bicycle-8_1_T-1
Batch processor	DEBUG		RUS_Bicycle-8_2_T-1
Batch processor	DEBUG		RUS_Bicycle-9_1_T-1
Batch processor	DEBUG		USA_Lanker-1_10_T-1
Batch processor	DEBUG		USA_Lanker-1_11_T-1
Batch processor	DEBUG		USA_Lanker-1_12_T-1
Batch processor	DEBUG		USA_Lanker-1_12_T-1
Batch processor	DEBUG		USA_Lanker-1_13_T-1
Batch processor	DEBUG		USA_Lanker-1_15_T-1
Batch processor	DEBUG		USA_Lanker-1_15_T-1
Batch processor	DEBUG		USA_Lanker-1_15_T-1
Batch processor	DEBUG		USA_Lanker-1_15_T-1
Batch processor	DEBUG		USA_Lanker-1_16_T-1
Batch processor	DEBUG		USA_Lanker-1_16_T-1
Batch processor	DEBUG		USA_Lanker-1_17_T-1
Batch processor	DEBUG		USA_Lanker-1_17_T-1
Batch processor	DEBUG		USA_Lanker-1_18_T-1
Batch processor	DEBUG		USA_Lanker-1_18_T-1
Batch processor	DEBUG		USA_Lanker-1_18_T-1
Batch processor	DEBUG		USA_Lanker-1_18_T-1
Batch processor	DEBUG		USA_Lanker-1_1_T-1
Batch processor	DEBUG		USA_Lanker-1_2_T-1
Batch processor	DEBUG		USA_Lanker-1_3_T-1
Batch processor	DEBUG		USA_Lanker-1_4_T-1
Batch processor	DEBUG		USA_Lanker-1_4_T-1
Batch processor	DEBUG		USA_Lanker-1_5_T-1
Batch processor	DEBUG		USA_Lanker-1_6_T-1
Batch processor	DEBUG		USA_Lanker-1_6_T-1
Batch processor	DEBUG		USA_Lanker-1_7_T-1
Batch processor	DEBUG		USA_Lanker-1_8_T-1
Batch processor	DEBUG		USA_Lanker-1_8_T-1
Batch processor	DEBUG		USA_Lanker-1_9_T-1
Batch processor	DEBUG		USA_Lanker-2_10_T-1
Batch processor	DEBUG		USA_Lanker-2_11_T-1
Batch processor	DEBUG		USA_Lanker-2_12_T-1
Batch processor	DEBUG		USA_Lanker-2_13_T-1
Batch processor	DEBUG		USA_Lanker-2_14_T-1
Batch processor	DEBUG		USA_Lanker-2_15_T-1
Batch processor	DEBUG		USA_Lanker-2_16_T-1
Batch processor	DEBUG		USA_Lanker-2_16_T-1
Batch processor	DEBUG		USA_Lanker-2_16_T-1
Batch processor	DEBUG		USA_Lanker-2_16_T-1
Batch processor	DEBUG		USA_Lanker-2_17_T-1
Batch processor	DEBUG		USA_Lanker-2_17_T-1
Batch processor	DEBUG		USA_Lanker-2_18_T-1
Batch processor	DEBUG		USA_Lanker-2_18_T-1
Batch processor	DEBUG		USA_Lanker-2_18_T-1
Batch processor	DEBUG		USA_Lanker-2_19_T-1
Batch processor	DEBUG		USA_Lanker-2_1_T-1
Batch processor	DEBUG		USA_Lanker-2_20_T-1
Batch processor	DEBUG		USA_Lanker-2_20_T-1
Batch processor	DEBUG		USA_Lanker-2_21_T-1
Batch processor	DEBUG		USA_Lanker-2_21_T-1
Batch processor	DEBUG		USA_Lanker-2_21_T-1
Batch processor	DEBUG		USA_Lanker-2_22_T-1
Batch processor	DEBUG		USA_Lanker-2_23_T-1
Batch processor	DEBUG		USA_Lanker-2_24_T-1
Batch processor	DEBUG		USA_Lanker-2_24_T-1
Batch processor	DEBUG		USA_Lanker-2_24_T-1
Batch processor	DEBUG		USA_Lanker-2_25_T-1
Batch processor	DEBUG		USA_Lanker-2_25_T-1
Batch processor	DEBUG		USA_Lanker-2_25_T-1
Batch processor	DEBUG		USA_Lanker-2_26_T-1
Batch processor	DEBUG		USA_Lanker-2_26_T-1
Batch processor	DEBUG		USA_Lanker-2_26_T-1
Batch processor	DEBUG		USA_Lanker-2_2_T-1
Batch processor	DEBUG		USA_Lanker-2_3_T-1
Batch processor	DEBUG		USA_Lanker-2_4_T-1
Batch processor	DEBUG		USA_Lanker-2_5_T-1
Batch processor	DEBUG		USA_Lanker-2_6_T-1
Batch processor	DEBUG		USA_Lanker-2_7_T-1
Batch processor	DEBUG		USA_Lanker-2_8_T-1
Batch processor	DEBUG		USA_Lanker-2_9_T-1
Batch processor	DEBUG		USA_Peach-1_1_T-1
Batch processor	DEBUG		USA_Peach-2_1_T-1
Batch processor	DEBUG		USA_Peach-3_1_T-1
Batch processor	DEBUG		USA_Peach-3_2_T-1
Batch processor	DEBUG		USA_Peach-3_3_T-1
Batch processor	DEBUG		USA_Peach-3_3_T-1
Batch processor	DEBUG		USA_Peach-3_4_T-1
Batch processor	DEBUG		USA_Peach-3_4_T-1
Batch processor	DEBUG		USA_Peach-4_1_T-1
Batch processor	DEBUG		USA_Peach-4_2_T-1
Batch processor	DEBUG		USA_Peach-4_3_T-1
Batch processor	DEBUG		USA_Peach-4_4_T-1
Batch processor	DEBUG		USA_Peach-4_5_T-1
Batch processor	DEBUG		USA_Peach-4_5_T-1
Batch processor	DEBUG		USA_Peach-4_5_T-1
Batch processor	DEBUG		USA_Peach-4_5_T-1
Batch processor	DEBUG		USA_Peach-4_6_T-1
Batch processor	DEBUG		USA_Peach-4_6_T-1
Batch processor	DEBUG		USA_Peach-4_6_T-1
Batch processor	DEBUG		USA_Peach-4_6_T-1
Batch processor	DEBUG		USA_Peach-4_7_T-1
Batch processor	DEBUG		USA_Peach-4_7_T-1
Batch processor	DEBUG		USA_Peach-4_7_T-1
Batch processor	DEBUG		USA_Peach-4_8_T-1
Batch processor	DEBUG		USA_Peach-4_8_T-1
Batch processor	DEBUG		USA_Peach-4_8_T-1
Batch processor	DEBUG		USA_Peach-4_8_T-1
Batch processor	DEBUG		USA_US101-10_1_T-1
Batch processor	DEBUG		USA_US101-10_2_T-1
Batch processor	DEBUG		USA_US101-10_3_T-1
Batch processor	DEBUG		USA_US101-11_1_T-1
Batch processor	DEBUG		USA_US101-11_2_T-1
Batch processor	DEBUG		USA_US101-11_3_T-1
Batch processor	DEBUG		USA_US101-12_1_T-1
Batch processor	DEBUG		USA_US101-12_2_T-1
Batch processor	DEBUG		USA_US101-12_3_T-1
Batch processor	DEBUG		USA_US101-13_1_T-1
Batch processor	DEBUG		USA_US101-13_2_T-1
Batch processor	DEBUG		USA_US101-13_3_T-1
Batch processor	DEBUG		USA_US101-13_4_T-1
Batch processor	DEBUG		USA_US101-14_1_T-1
Batch processor	DEBUG		USA_US101-14_2_T-1
Batch processor	DEBUG		USA_US101-14_3_T-1
Batch processor	DEBUG		USA_US101-14_4_T-1
Batch processor	DEBUG		USA_US101-14_5_T-1
Batch processor	DEBUG		USA_US101-15_1_T-1
Batch processor	DEBUG		USA_US101-15_2_T-1
Batch processor	DEBUG		USA_US101-16_1_T-1
Batch processor	DEBUG		USA_US101-16_2_T-1
Batch processor	DEBUG		USA_US101-17_1_T-1
Batch processor	DEBUG		USA_US101-17_2_T-1
Batch processor	DEBUG		USA_US101-18_1_T-1
Batch processor	DEBUG		USA_US101-18_2_T-1
Batch processor	DEBUG		USA_US101-19_1_T-1
Batch processor	DEBUG		USA_US101-19_2_T-1
Batch processor	DEBUG		USA_US101-1_1_S-1
Batch processor	DEBUG		USA_US101-1_1_T-1
Batch processor	DEBUG		USA_US101-1_2_T-1
Batch processor	DEBUG		USA_US101-20_1_T-1
Batch processor	DEBUG		USA_US101-20_2_T-1
Batch processor	DEBUG		USA_US101-21_1_T-1
Batch processor	DEBUG		USA_US101-21_2_T-1
Batch processor	DEBUG		USA_US101-22_1_T-1
Batch processor	DEBUG		USA_US101-22_2_T-1
Batch processor	DEBUG		USA_US101-22_3_T-1
Batch processor	DEBUG		USA_US101-23_1_T-1
Batch processor	DEBUG		USA_US101-23_2_T-1
Batch processor	DEBUG		USA_US101-24_1_T-1
Batch processor	DEBUG		USA_US101-24_2_T-1
Batch processor	DEBUG		USA_US101-25_1_T-1
Batch processor	DEBUG		USA_US101-25_2_T-1
Batch processor	DEBUG		USA_US101-26_1_T-1
Batch processor	DEBUG		USA_US101-26_2_T-1
Batch processor	DEBUG		USA_US101-27_1_T-1
Batch processor	DEBUG		USA_US101-27_2_T-1
Batch processor	DEBUG		USA_US101-27_3_T-1
Batch processor	DEBUG		USA_US101-28_1_T-1
Batch processor	DEBUG		USA_US101-28_2_T-1
Batch processor	DEBUG		USA_US101-29_1_T-1
Batch processor	DEBUG		USA_US101-29_2_T-1
Batch processor	DEBUG		USA_US101-2_1_T-1
Batch processor	DEBUG		USA_US101-2_2_T-1
Batch processor	DEBUG		USA_US101-30_1_T-1
Batch processor	DEBUG		USA_US101-31_1_T-1
Batch processor	DEBUG		USA_US101-32_1_T-1
Batch processor	DEBUG		USA_US101-33_1_T-1
Batch processor	DEBUG		USA_US101-3_1_T-1
Batch processor	DEBUG		USA_US101-3_3_T-1
Batch processor	DEBUG		USA_US101-3_4_T-1
Batch processor	DEBUG		USA_US101-4_1_T-1
Batch processor	DEBUG		USA_US101-4_2_T-1
Batch processor	DEBUG		USA_US101-4_3_T-1
Batch processor	DEBUG		USA_US101-5_1_T-1
Batch processor	DEBUG		USA_US101-5_2_T-1
Batch processor	DEBUG		USA_US101-6_1_T-1
Batch processor	DEBUG		USA_US101-6_2_T-1
Batch processor	DEBUG		USA_US101-6_3_T-1
Batch processor	DEBUG		USA_US101-7_1_T-1
Batch processor	DEBUG		USA_US101-7_2_T-1
Batch processor	DEBUG		USA_US101-7_3_T-1
Batch processor	DEBUG		USA_US101-8_1_T-1
Batch processor	DEBUG		USA_US101-8_2_T-1
Batch processor	DEBUG		USA_US101-8_3_T-1
Batch processor	DEBUG		USA_US101-8_4_T-1
Batch processor	DEBUG		USA_US101-9_1_T-1
Batch processor	DEBUG		USA_US101-9_2_T-1
Batch processor	DEBUG		USA_US101-9_3_T-1
Batch processor	DEBUG		ZAM_ACC-1_1_T-1
Batch processor	DEBUG		ZAM_ACC-1_2_T-1
Batch processor	DEBUG		ZAM_ACC-1_3_T-1
Batch processor	DEBUG		ZAM_Merge-1_1_T-1
Batch processor	DEBUG		ZAM_Over-1_1
Batch processor	DEBUG		ZAM_Urban-2_1
Batch processor	DEBUG		ZAM_Urban-3_1
Batch processor	WARNING	Scenarios with path NOT FOUND   0/297:
Batch processor	CRITICAL	Scenarios with EXCEPTION   0/297:
