{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738037472196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738037472196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 11:11:12 2025 " "Processing started: Tue Jan 28 11:11:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738037472196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037472196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lsu -c lsu " "Command: quartus_map --read_settings_files=on --write_settings_files=off lsu -c lsu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037472196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738037472377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738037472377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(37) " "Verilog HDL warning at lsu.sv(37): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037478830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037478833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037478833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_buf.sv(79) " "Verilog HDL warning at output_buf.sv(79): extended using \"x\" or \"z\"" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037478833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_buf.sv(94) " "Verilog HDL warning at output_buf.sv(94): extended using \"x\" or \"z\"" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037478833 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_buf.sv(98) " "Verilog HDL information at output_buf.sv(98): always construct contains both blocking and non-blocking assignments" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738037478833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_buf " "Found entity 1: output_buf" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037478834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037478834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "input_buf.sv(55) " "Verilog HDL warning at input_buf.sv(55): extended using \"x\" or \"z\"" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037478834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_buf " "Found entity 1: input_buf" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037478834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037478834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(81) " "Verilog HDL warning at data_mem.sv(81): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037478835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037478835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037478835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lsu " "Elaborating entity \"lsu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738037478866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buf input_buf:input_buf " "Elaborating entity \"input_buf\" for hierarchy \"input_buf:input_buf\"" {  } { { "lsu.sv" "input_buf" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037478867 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_buf\[31..17\] 0 input_buf.sv(12) " "Net \"in_buf\[31..17\]\" at input_buf.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738037478868 "|lsu|input_buf:input_buffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_buf\[15..4\] 0 input_buf.sv(12) " "Net \"in_buf\[15..4\]\" at input_buf.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738037478868 "|lsu|input_buf:input_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buf output_buf:output_buf " "Elaborating entity \"output_buf\" for hierarchy \"output_buf:output_buf\"" {  } { { "lsu.sv" "output_buf" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037478868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "lsu.sv" "dmem" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037478877 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_mem.sv(34) " "Verilog HDL Always Construct warning at data_mem.sv(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738037479166 "|lsu|data_mem:dmem"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[31\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[31\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[30\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[30\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[29\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[29\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[28\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[28\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[27\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[27\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[26\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[26\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[25\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[25\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[24\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[24\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[23\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[23\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[22\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[22\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[21\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[21\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[20\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[20\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[19\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[19\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[18\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[18\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[17\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[17\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[16\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[16\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[15\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[15\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[14\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[14\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[13\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[13\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[12\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[12\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[11\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[11\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[10\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[10\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[9\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[9\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[8\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[8\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[7\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[7\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[6\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[6\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[5\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[5\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[4\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[4\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[3\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[3\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[2\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[2\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[1\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[1\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:dmem\|o_dmem_data\[0\] " "Converted tri-state buffer \"data_mem:dmem\|o_dmem_data\[0\]\" feeding internal logic into a wire" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[0\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[0\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[1\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[1\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[2\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[2\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[3\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[3\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[4\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[4\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[5\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[5\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[6\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[6\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[7\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[7\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[8\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[8\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[9\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[9\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[10\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[10\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[11\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[11\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[12\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[12\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[13\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[13\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[14\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[14\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[15\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[15\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[16\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[16\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[17\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[17\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[18\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[18\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[19\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[19\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[20\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[20\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[21\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[21\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[22\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[22\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[23\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[23\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[24\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[24\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[25\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[25\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[26\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[26\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[27\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[27\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[28\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[28\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[29\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[29\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[30\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[30\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "output_buf:output_buf\|o_output_buf_data\[31\] " "Converted tri-state buffer \"output_buf:output_buf\|o_output_buf_data\[31\]\" feeding internal logic into a wire" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[2\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[2\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[1\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[1\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[0\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[0\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[3\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[3\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[4\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[4\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[5\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[5\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[6\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[6\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[7\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[7\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[8\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[8\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[9\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[9\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[10\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[10\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[11\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[11\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[12\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[12\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[13\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[13\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[14\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[14\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[15\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[15\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[16\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[16\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[17\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[17\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[18\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[18\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[19\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[19\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[20\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[20\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[21\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[21\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[22\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[22\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[23\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[23\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[24\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[24\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[25\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[25\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[26\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[26\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[27\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[27\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[28\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[28\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[29\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[29\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[30\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[30\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "input_buf:input_buf\|o_input_buf_data\[31\] " "Converted tri-state buffer \"input_buf:input_buf\|o_input_buf_data\[31\]\" feeding internal logic into a wire" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1738037488982 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1738037488982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738037515730 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_files/lsu.map.smsg " "Generated suppressed messages file /home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_files/lsu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037530880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738037532319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037532319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[16\] " "No output dependent on input pin \"i_lsu_addr\[16\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[17\] " "No output dependent on input pin \"i_lsu_addr\[17\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[18\] " "No output dependent on input pin \"i_lsu_addr\[18\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[19\] " "No output dependent on input pin \"i_lsu_addr\[19\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[20\] " "No output dependent on input pin \"i_lsu_addr\[20\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[21\] " "No output dependent on input pin \"i_lsu_addr\[21\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[22\] " "No output dependent on input pin \"i_lsu_addr\[22\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[23\] " "No output dependent on input pin \"i_lsu_addr\[23\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[24\] " "No output dependent on input pin \"i_lsu_addr\[24\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[25\] " "No output dependent on input pin \"i_lsu_addr\[25\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[26\] " "No output dependent on input pin \"i_lsu_addr\[26\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[27\] " "No output dependent on input pin \"i_lsu_addr\[27\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[28\] " "No output dependent on input pin \"i_lsu_addr\[28\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[29\] " "No output dependent on input pin \"i_lsu_addr\[29\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[30\] " "No output dependent on input pin \"i_lsu_addr\[30\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lsu_addr\[31\] " "No output dependent on input pin \"i_lsu_addr\[31\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_lsu_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[0\] " "No output dependent on input pin \"i_instr\[0\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[1\] " "No output dependent on input pin \"i_instr\[1\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[2\] " "No output dependent on input pin \"i_instr\[2\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[3\] " "No output dependent on input pin \"i_instr\[3\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[4\] " "No output dependent on input pin \"i_instr\[4\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[5\] " "No output dependent on input pin \"i_instr\[5\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[6\] " "No output dependent on input pin \"i_instr\[6\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[7\] " "No output dependent on input pin \"i_instr\[7\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[8\] " "No output dependent on input pin \"i_instr\[8\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[9\] " "No output dependent on input pin \"i_instr\[9\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[10\] " "No output dependent on input pin \"i_instr\[10\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[11\] " "No output dependent on input pin \"i_instr\[11\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[15\] " "No output dependent on input pin \"i_instr\[15\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[16\] " "No output dependent on input pin \"i_instr\[16\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[17\] " "No output dependent on input pin \"i_instr\[17\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[18\] " "No output dependent on input pin \"i_instr\[18\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[19\] " "No output dependent on input pin \"i_instr\[19\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[20\] " "No output dependent on input pin \"i_instr\[20\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[21\] " "No output dependent on input pin \"i_instr\[21\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[22\] " "No output dependent on input pin \"i_instr\[22\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[23\] " "No output dependent on input pin \"i_instr\[23\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[24\] " "No output dependent on input pin \"i_instr\[24\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[25\] " "No output dependent on input pin \"i_instr\[25\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[26\] " "No output dependent on input pin \"i_instr\[26\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[27\] " "No output dependent on input pin \"i_instr\[27\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[28\] " "No output dependent on input pin \"i_instr\[28\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[29\] " "No output dependent on input pin \"i_instr\[29\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[30\] " "No output dependent on input pin \"i_instr\[30\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_instr\[31\] " "No output dependent on input pin \"i_instr\[31\]\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738037533954 "|lsu|i_instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738037533954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29559 " "Implemented 29559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "135 " "Implemented 135 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738037534058 ""} { "Info" "ICUT_CUT_TM_OPINS" "184 " "Implemented 184 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738037534058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29240 " "Implemented 29240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738037534058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738037534058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738037534088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 11:12:14 2025 " "Processing ended: Tue Jan 28 11:12:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738037534088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738037534088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738037534088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037534088 ""}
