// Seed: 997496997
module module_0 ();
  logic [7:0] id_2;
  wire id_3;
  tri0 id_4 = id_2[1] != id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2 ? 1 != 1 : 1 ? id_2 : id_1[1];
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  initial begin
    id_4 <= 1;
    id_4 <= id_1 & 1;
    $display;
  end
  module_0();
endmodule
