
---------- Begin Simulation Statistics ----------
final_tick                               583320636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62267                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702708                       # Number of bytes of host memory used
host_op_rate                                    62474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9837.64                       # Real time elapsed on the host
host_tick_rate                               59294796                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612555531                       # Number of instructions simulated
sim_ops                                     614593098                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.583321                       # Number of seconds simulated
sim_ticks                                583320636000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.025576                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78455455                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91200151                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7251313                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122967645                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11227301                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11435627                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          208326                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157890033                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062134                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018168                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5046803                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207637                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16353731                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058410                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45675632                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580292772                       # Number of instructions committed
system.cpu0.commit.committedOps             581312242                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1046765821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555341                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305311                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    757062136     72.32%     72.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    177887552     16.99%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42227765      4.03%     93.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36257635      3.46%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10269085      0.98%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3121886      0.30%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2421580      0.23%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1164451      0.11%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16353731      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1046765821                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887492                       # Number of function calls committed.
system.cpu0.commit.int_insts                561290176                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952690                       # Number of loads committed
system.cpu0.commit.membars                    2037566                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037572      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322236037     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137061      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017775      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970850     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912897     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581312242                       # Class of committed instruction
system.cpu0.commit.refs                     251883775                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580292772                       # Number of Instructions Simulated
system.cpu0.committedOps                    581312242                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.988541                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.988541                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            194793593                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2216484                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77598623                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             643322386                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               409275530                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                443477228                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5052798                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7292089                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3282270                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157890033                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99124524                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    640125813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1977087                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     656491298                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14514618                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136827                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408498134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89682756                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568915                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1055881419                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622713                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901960                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               590525523     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               345814623     32.75%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68916757      6.53%     95.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38120191      3.61%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8155927      0.77%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2272231      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   36556      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018712      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020899      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1055881419                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       98054657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5154502                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149455991                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537853                       # Inst execution rate
system.cpu0.iew.exec_refs                   275952265                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  76823044                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155841664                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199540535                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021696                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3532698                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77498452                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626963419                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            199129221                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3763426                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            620648541                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                769488                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5036402                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5052798                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7026869                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        83627                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11133488                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10297                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6270                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2906132                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19587845                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5567356                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6270                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       878036                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4276466                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271146881                       # num instructions consuming a value
system.cpu0.iew.wb_count                    613883644                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835174                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226454836                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531991                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     613952501                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               756747542                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392246820                       # number of integer regfile writes
system.cpu0.ipc                              0.502881                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502881                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038411      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339512089     54.37%     54.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4212729      0.67%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018321      0.16%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           201625674     32.29%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           76004694     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             624411968                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1577031                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002526                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 497558     31.55%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                927490     58.81%     90.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               151981      9.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             623950536                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2306375254                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    613883594                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        672619871                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623903960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                624411968                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059459                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45651092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            92971                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1049                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13273997                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1055881419                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591366                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843649                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          609365215     57.71%     57.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          316911901     30.01%     87.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95086323      9.01%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25991858      2.46%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5513384      0.52%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1419395      0.13%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1048708      0.10%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             447992      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              96643      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1055881419                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541115                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10462148                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          808748                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199540535                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77498452                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    871                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1153936076                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12705376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              171013814                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576321                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6895829                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               415493927                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8047842                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19019                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            778339483                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             637302189                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          409406676                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                439801748                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9165163                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5052798                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24369050                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38830288                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       778339439                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        150082                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15277196                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1657389109                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1263103834                       # The number of ROB writes
system.cpu0.timesIdled                       15011744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  838                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            68.997094                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4556170                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6603423                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           820785                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7805015                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            221864                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         378250                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156386                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8762757                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3201                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           486547                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095459                       # Number of branches committed
system.cpu1.commit.bw_lim_events               751771                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054420                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3673259                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262759                       # Number of instructions committed
system.cpu1.commit.committedOps              33280856                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    200201356                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166237                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.804821                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186295729     93.05%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7048179      3.52%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2288326      1.14%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2030954      1.01%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       517951      0.26%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       200478      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1000975      0.50%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66993      0.03%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       751771      0.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    200201356                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320798                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047530                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248534                       # Number of loads committed
system.cpu1.commit.membars                    2035971                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035971      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082462     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266461     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895824      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280856                       # Class of committed instruction
system.cpu1.commit.refs                      12162297                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262759                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280856                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.237671                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.237671                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            180440916                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337851                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4347566                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39522620                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5269898                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12532687                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                486749                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               581117                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2307247                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8762757                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5174197                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    194391398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77149                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40562668                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1641974                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.043543                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5825111                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4778034                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201559                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201037497                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.206835                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.641857                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176150329     87.62%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14470828      7.20%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5878095      2.92%     97.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3002560      1.49%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1335153      0.66%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  197403      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2856      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       4      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     269      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201037497                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         206991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              513103                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7662225                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.178106                       # Inst execution rate
system.cpu1.iew.exec_refs                    12896047                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943780                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155389180                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10047586                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018687                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           702307                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2972950                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36946860                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9952267                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           373301                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35842870                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                964376                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2339083                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                486749                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4404899                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          150207                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4352                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          174                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          391                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       799052                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        59187                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           174                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91556                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421547                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20923104                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35612159                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.870043                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18204007                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.176960                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35621302                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44153138                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24189386                       # number of integer regfile writes
system.cpu1.ipc                              0.160316                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160316                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036066      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21188384     58.51%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  43      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11059609     30.54%     94.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1931971      5.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36216171                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1093664                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030198                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 191819     17.54%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811257     74.18%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                90586      8.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35273755                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         274628813                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35612147                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40612974                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33891977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36216171                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054883                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3666003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65336                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           463                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1386998                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201037497                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.180146                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.630263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178633057     88.86%     88.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15022750      7.47%     96.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4025695      2.00%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1350482      0.67%     99.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1446425      0.72%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             205821      0.10%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             230406      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89544      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33317      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201037497                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179961                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6165095                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          531622                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10047586                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2972950                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     95                       # number of misc regfile reads
system.cpu1.numCycles                       201244488                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965379859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              167302330                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412681                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6651536                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6449101                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1695014                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11074                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47568878                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38600298                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26576353                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13188447                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5168605                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                486749                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13597573                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4163672                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47568866                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         13297                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               602                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12775268                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           602                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   236403518                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74745883                       # The number of ROB writes
system.cpu1.timesIdled                           2131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6449014                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4328580                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11341728                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             102749                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                928017                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7153867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14278142                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        64680                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38392                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32860138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2217804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65695242                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2256196                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5790217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1600084                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5524052                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1362354                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1362350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5790221                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           835                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21430708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21430708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    560169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               560169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7154005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7154005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7154005                       # Request fanout histogram
system.membus.respLayer1.occupancy        36747068910                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22128337883                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   583320636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   583320636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1270538100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1333443910.578469                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8858500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3401319500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   576967945500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6352690500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     81248164                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81248164                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     81248164                       # number of overall hits
system.cpu0.icache.overall_hits::total       81248164                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17876359                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17876359                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17876359                       # number of overall misses
system.cpu0.icache.overall_misses::total     17876359                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 235458723499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 235458723499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 235458723499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 235458723499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99124523                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99124523                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99124523                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99124523                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.180342                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180342                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.180342                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180342                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13171.514596                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13171.514596                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13171.514596                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13171.514596                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2996                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.114754                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16868851                       # number of writebacks
system.cpu0.icache.writebacks::total         16868851                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1007475                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1007475                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1007475                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1007475                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16868884                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16868884                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16868884                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16868884                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209355827000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209355827000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209355827000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209355827000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.170179                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.170179                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.170179                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.170179                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12410.769260                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12410.769260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12410.769260                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12410.769260                       # average overall mshr miss latency
system.cpu0.icache.replacements              16868851                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     81248164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81248164                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17876359                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17876359                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 235458723499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 235458723499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99124523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99124523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.180342                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180342                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13171.514596                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13171.514596                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1007475                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1007475                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16868884                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16868884                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209355827000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209355827000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.170179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.170179                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12410.769260                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12410.769260                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999919                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98116796                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16868851                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.816448                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999919                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        215117929                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       215117929                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234805745                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234805745                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234805745                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234805745                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20831657                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20831657                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20831657                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20831657                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 618258872206                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 618258872206                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 618258872206                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 618258872206                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    255637402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    255637402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    255637402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    255637402                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081489                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081489                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081489                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081489                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29678.813942                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29678.813942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29678.813942                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29678.813942                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5088690                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       258124                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            98556                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2634                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.632473                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.996963                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14928148                       # number of writebacks
system.cpu0.dcache.writebacks::total         14928148                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6296630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6296630                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6296630                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6296630                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14535027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14535027                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14535027                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14535027                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 270293582172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 270293582172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 270293582172                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 270293582172                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056858                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056858                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056858                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056858                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18596.015141                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18596.015141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18596.015141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18596.015141                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14928148                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167808791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167808791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     16917526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     16917526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 407611494500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 407611494500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184726317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184726317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091582                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091582                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24094.036829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24094.036829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3754536                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3754536                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13162990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13162990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 206917585000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 206917585000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071257                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071257                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15719.649183                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15719.649183                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66996954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66996954                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3914131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3914131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 210647377706                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 210647377706                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70911085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70911085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53817.150654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53817.150654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2542094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2542094                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1372037                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1372037                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  63375997172                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  63375997172                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46191.172084                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46191.172084                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          780                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36922000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36922000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.413136                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.413136                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47335.897436                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47335.897436                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1153000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1153000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009534                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009534                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64055.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       897000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       897000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090115                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090115                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5436.363636                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5436.363636                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       732000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       732000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.090115                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.090115                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4436.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4436.363636                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612372                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405796                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405796                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31311301000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31311301000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018168                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398555                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398555                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77160.201185                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77160.201185                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405796                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405796                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30905505000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30905505000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398555                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398555                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76160.201185                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76160.201185                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.962366                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250361914                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14940581                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.757174                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.962366                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998824                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        528259191                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       528259191                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16837272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13721589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              186336                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30745931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16837272                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13721589                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                734                       # number of overall hits
system.l2.overall_hits::.cpu1.data             186336                       # number of overall hits
system.l2.overall_hits::total                30745931                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             31612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1204963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            845353                       # number of demand (read+write) misses
system.l2.demand_misses::total                2083671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            31612                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1204963                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1743                       # number of overall misses
system.l2.overall_misses::.cpu1.data           845353                       # number of overall misses
system.l2.overall_misses::total               2083671                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2823731499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127114277236                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    158486496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91366339917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221462835148                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2823731499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127114277236                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    158486496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91366339917                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221462835148                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16868884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14926552                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32829602                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16868884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14926552                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32829602                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.819387                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.819387                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89324.670979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105492.265933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90927.421687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108080.695185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106284.934209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89324.670979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105492.265933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90927.421687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108080.695185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106284.934209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             630289                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19404                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.482426                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4883516                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1600086                       # number of writebacks
system.l2.writebacks::total                   1600086                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          97314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          35019                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              132439                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         97314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         35019                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             132439                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        31535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1107649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       810334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1951232                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        31535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1107649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       810334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5258616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7209848                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2504186500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108869490654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    139940996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  80182024180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191695642330                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2504186500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108869490654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    139940996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  80182024180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 486665356338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 678360998668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.691966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.785444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.691966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.785444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219614                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79409.751070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98288.799659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81645.855309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98949.351971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98243.387936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79409.751070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98288.799659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81645.855309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98949.351971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92546.281443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94088.113739                       # average overall mshr miss latency
system.l2.replacements                        9310821                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2705136                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2705136                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2705136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2705136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30063400                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30063400                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30063400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30063400                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5258616                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5258616                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 486665356338                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 486665356338                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92546.281443                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92546.281443                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            48                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 60                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       107500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       167000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.821918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1239.583333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8958.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2783.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       963000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       283500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1246500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.808219                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25772.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21127.118644                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         7375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6555.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       156000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       176500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           983224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1073076                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         780791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         645082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1425873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79926247111                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66326717073                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  146252964184                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1764015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2498949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.442622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102365.738221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102819.047924                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102570.820952                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        47168                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17399                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            64567                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       733623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       627683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1361306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68808820260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58469928632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 127278748892                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.415883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93793.161147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93152.002893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93497.530233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16837272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16838006                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        31612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2823731499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    158486496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2982217995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16868884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16871361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89324.670979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90927.421687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89408.424374                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        31535                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2504186500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    139940996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2644127496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001869                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.691966                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001971                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79409.751070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81645.855309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79525.023189                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12738365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        96484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12834849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       424172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       200271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          624443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47188030125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  25039622844                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  72227652969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13162537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13459292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.674870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111247.395219                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125028.700331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115667.327473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        50146                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        17620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67766                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       374026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       182651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       556677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  40060670394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  21712095548                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  61772765942                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.028416                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.615494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107106.646046                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118872.032171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110966.980748                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          121                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               157                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          812                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          245                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1057                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13314466                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2990467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     16304933                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          933                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          281                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.870311                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.871886                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.870675                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16397.125616                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12205.987755                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15425.669820                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          183                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          222                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          629                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          206                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          835                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12686965                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4223985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16910950                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.674169                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.733096                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.687809                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20170.055644                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20504.781553                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20252.634731                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999885                       # Cycle average of tags in use
system.l2.tags.total_refs                    70667035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9311200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.589466                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.719554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.504730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.586197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.032398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.153969                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.417493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.070386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.330531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 534106760                       # Number of tag accesses
system.l2.tags.data_accesses                534106760                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2018176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70974848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        109760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51888512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    332773248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          457764544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2018176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       109760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2127936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102405376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102405376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          31534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1108982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         810758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5199582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7152571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1600084                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1600084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3459806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121673816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           188164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88953671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    570480843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             784756300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3459806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       188164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3647970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175555894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175555894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175555894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3459806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121673816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          188164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88953671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    570480843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            960312194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1569989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     31534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1069706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    794097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5190198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003868138750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96028                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96028                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12026106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1479128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7152571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1600084                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7152571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1600084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65321                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30095                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            362650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            360547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            354479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            349120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            673650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            570841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            477453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            459589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            433109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            475475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           496729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           455529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           436203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           402948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           401475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           377453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             73518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            140777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            137735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           145463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           125564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           104813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            95498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            82317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81184                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 300274404351                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35436250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            433160341851                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42368.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61118.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5857203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  989009                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7152571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1600084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1060971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1111673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  791027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  602513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  393007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  366933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  335543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  289821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  249732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 274926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 537672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 254824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 110184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  97298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  84903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  66703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  36941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  89742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  96774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  99455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 103807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  93958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1810983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.942344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.653733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.136550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       551019     30.43%     30.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       577854     31.91%     62.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       151881      8.39%     70.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       101266      5.59%     76.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       100352      5.54%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69399      3.83%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44770      2.47%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20502      1.13%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       193940     10.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1810983                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.803703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    387.860546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96023     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.326084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81324     84.69%     84.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2217      2.31%     87.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8436      8.78%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2609      2.72%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              928      0.97%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.32%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              132      0.14%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               52      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96028                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              453584000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4180544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100477248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               457764544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102405376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    784.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  583320623500                       # Total gap between requests
system.mem_ctrls.avgGap                      66644.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2018176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     68461184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       109760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50822208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    332172672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100477248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3459805.594808410387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117364584.372427389026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 188164.095740991412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87125681.595121905208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 569451261.449972152710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172250460.208303004503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        31534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1108982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       810758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5199582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1600084                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1197290052                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  63188003446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     68092893                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46621925589                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 322085029871                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13972985651906                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37968.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56978.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39704.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57504.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61944.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8732657.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6960121980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3699366000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24839495940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4587779700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46046370240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     131940046050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     112887717120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       330960897030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        567.373888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 292026923812                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19478160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 271815552188                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5970382320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3173314485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25763469060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3607395840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46046370240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     186193433790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67200653760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       337955019495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.364073                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 172663439672                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19478160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 391179036328                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5955092240.740741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28175295960.616756                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220626286000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100958164500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482362471500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5170447                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5170447                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5170447                       # number of overall hits
system.cpu1.icache.overall_hits::total        5170447                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3750                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3750                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3750                       # number of overall misses
system.cpu1.icache.overall_misses::total         3750                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    235246000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    235246000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    235246000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    235246000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5174197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5174197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5174197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5174197                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000725                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000725                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000725                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000725                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62732.266667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62732.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62732.266667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62732.266667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2445                       # number of writebacks
system.cpu1.icache.writebacks::total             2445                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1273                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1273                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1273                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1273                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2477                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2477                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2477                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2477                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    170425500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    170425500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    170425500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    170425500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000479                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000479                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000479                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000479                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68803.189342                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68803.189342                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68803.189342                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68803.189342                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2445                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5170447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5170447                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3750                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3750                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    235246000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    235246000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5174197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5174197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000725                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000725                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62732.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62732.266667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1273                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2477                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2477                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    170425500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    170425500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000479                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000479                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68803.189342                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68803.189342                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981503                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4978640                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2445                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2036.253579                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336062500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981503                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999422                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999422                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10350871                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10350871                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9329559                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9329559                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9329559                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9329559                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2292156                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2292156                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2292156                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2292156                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 230917762267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 230917762267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 230917762267                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 230917762267                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11621715                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11621715                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11621715                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11621715                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197230                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100742.603150                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100742.603150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100742.603150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100742.603150                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1215925                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       105741                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21453                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            950                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.678553                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   111.306316                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031775                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031775                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1673928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1673928                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1673928                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1673928                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618228                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618228                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60038886990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60038886990                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60038886990                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60038886990                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053196                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053196                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053196                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053196                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97114.473932                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97114.473932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97114.473932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97114.473932                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031775                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8381245                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8381245                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1345061                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1345061                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 125487404000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 125487404000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9726306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9726306                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138291                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93294.953909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93294.953909                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1047636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1047636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297425                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297425                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26726957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26726957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030579                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030579                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89861.165000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89861.165000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       948314                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        948314                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       947095                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       947095                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105430358267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105430358267                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895409                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.499678                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.499678                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111319.728503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111319.728503                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       626292                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       626292                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       320803                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       320803                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33311929990                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33311929990                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169253                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103839.209702                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103839.209702                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          378                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          378                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          102                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3516500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3516500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.212500                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.212500                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34475.490196                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34475.490196                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.091667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63193.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63193.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       409500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       409500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.225352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.225352                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4265.625000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4265.625000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           96                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           96                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       314500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       314500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.225352                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.225352                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3276.041667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3276.041667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591166                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591166                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426761                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426761                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35836413000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35836413000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419245                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419245                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83973.027057                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83973.027057                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426761                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426761                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35409652000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35409652000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419245                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419245                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82973.027057                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82973.027057                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.850102                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10958888                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044889                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.488088                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336074000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.850102                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901566                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26326011                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26326011                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 583320636000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30331832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4305222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30126071                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7710735                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8906339                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             347                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2523843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2523841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16871361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13460472                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1214                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50606618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44796696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98519602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2159214976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1910700288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       315008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132061376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4202291648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18243760                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104074368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51077820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046690                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.214517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48731484     95.41%     95.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2307905      4.52%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38392      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     39      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51077820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65681972174                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22411505854                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25304454735                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567620659                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3721488                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
