[04/08 12:43:52      0s] 
[04/08 12:43:52      0s] Cadence Tempus(TM) Timing Signoff Solution.
[04/08 12:43:52      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/08 12:43:52      0s] 
[04/08 12:43:52      0s] Version:	v20.20-p001_1, built Wed Dec 2 16:07:28 PST 2020
[04/08 12:43:52      0s] Options:	
[04/08 12:43:52      0s] Date:		Tue Apr  8 12:43:52 2025
[04/08 12:43:52      0s] Host:		APL2.kletech.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
[04/08 12:43:52      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[04/08 12:43:52      0s] 
[04/08 12:43:52      0s] License:
[04/08 12:43:53      0s] 		tpsxl	Tempus Timing Signoff Solution XL	20.2	checkout succeeded
[04/08 12:43:53      0s] 		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[04/08 12:44:05      6s] @(#)CDS: Tempus Timing Signoff Solution v20.20-p001_1 (64bit) 12/02/2020 16:07 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/08 12:44:05      6s] @(#)CDS: NanoRoute 20.20-p001_1 NR200917-0125/MT (database version 18.20.530) {superthreading v2.11}
[04/08 12:44:05      6s] @(#)CDS: AAE 20.20-p005 (64bit) 12/02/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/08 12:44:05      6s] @(#)CDS: CTE 20.20-p010_1 () Dec  2 2020 14:35:30 ( )
[04/08 12:44:05      6s] @(#)CDS: SYNTECH 20.20-p001_1 () Nov 24 2020 02:28:20 ( )
[04/08 12:44:05      6s] @(#)CDS: CPE v20.20-p009
[04/08 12:44:05      6s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[04/08 12:44:05      6s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/08 12:44:05      6s] @(#)CDS: RCDB 11.15.0
[04/08 12:44:05      6s] @(#)CDS: STYLUS 21.10-d018_1 (08/28/2020 09:14 PDT)
[04/08 12:44:05      6s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[04/08 12:44:05      6s] **INFO: (TMPDIR-1001): The environment variable TMPDIR is not set.
Create and set the environment variable TMPDIR to '/tmp/ssv_tmpdir_6989_ues0MV'.
environment variable TMPDIR is '/tmp/ssv_tmpdir_6989_ues0MV'.
[04/08 12:44:18      7s] <CMD> read_lib ../lib/slow.lib
[04/08 12:44:26      8s] <CMD> read_verilog ../netlist/cpu_sys.v
[04/08 12:44:55      9s] <CMD> set_top_module
[04/08 12:44:55      9s] #% Begin Load MMMC data ... (date=04/08 12:44:55, mem=751.1M)
[04/08 12:44:55      9s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[04/08 12:44:55      9s] #% End Load MMMC data ... (date=04/08 12:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=751.5M, current mem=751.5M)
[04/08 12:44:55      9s] Loading view definition file from .ssv_emulate_view_definition_6989.tcl
[04/08 12:44:55      9s] Reading default_emulate_libset_max timing library '/home/01fe21bec241/DFT/Embedded_memories/lib/slow.lib' ...
[04/08 12:44:55      9s] Read 477 cells in library 'gpdk045bc' 
[04/08 12:44:55      9s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=801.8M, current mem=758.8M)
[04/08 12:44:55      9s] *** End library_loading (cpu=0.00min, real=0.00min, mem=27.0M, fe_cpu=0.16min, fe_real=1.05min, fe_mem=804.6M) ***
[04/08 12:44:55      9s] #% Begin Load netlist data ... (date=04/08 12:44:55, mem=758.8M)
[04/08 12:44:55      9s] *** Begin netlist parsing (mem=804.6M) ***
[04/08 12:44:56     10s] Reading verilog netlist '../netlist/cpu_sys.v'
[04/08 12:44:56     10s] Module sram_sp_16384d_36w_16m_8b is not defined and will be treated as an empty module.
[04/08 12:44:56     10s] Undeclared bus A in module sram_sp_16384d_36w_16m_8b ... created as [13:0].
[04/08 12:44:56     10s] Undeclared bus D in module sram_sp_16384d_36w_16m_8b ... created as [35:0].
[04/08 12:44:56     10s] Undeclared bus WEN in module sram_sp_16384d_36w_16m_8b ... created as [35:0].
[04/08 12:44:56     10s] Undeclared bus Q in module sram_sp_16384d_36w_16m_8b ... created as [35:0].
[04/08 12:44:56     10s] Module sram_sp_32768d_33w_16m_8b is not defined and will be treated as an empty module.
[04/08 12:44:56     10s] Undeclared bus A in module sram_sp_32768d_33w_16m_8b ... created as [14:0].
[04/08 12:44:56     10s] Undeclared bus D in module sram_sp_32768d_33w_16m_8b ... created as [32:0].
[04/08 12:44:56     10s] Undeclared bus WEN in module sram_sp_32768d_33w_16m_8b ... created as [32:0].
[04/08 12:44:56     10s] Undeclared bus Q in module sram_sp_32768d_33w_16m_8b ... created as [32:0].
[04/08 12:44:56     10s] Module sram_sp_512d_32w_4m_2b is not defined and will be treated as an empty module.
[04/08 12:44:56     10s] Undeclared bus A in module sram_sp_512d_32w_4m_2b ... created as [8:0].
[04/08 12:44:56     10s] Undeclared bus D in module sram_sp_512d_32w_4m_2b ... created as [31:0].
[04/08 12:44:56     10s] Undeclared bus WEN in module sram_sp_512d_32w_4m_2b ... created as [31:0].
[04/08 12:44:56     10s] Undeclared bus Q in module sram_sp_512d_32w_4m_2b ... created as [31:0].
[04/08 12:44:57     11s] Module rf_2p_512d_76w_2m_4b is not defined and will be treated as an empty module.
[04/08 12:44:57     11s] Undeclared bus AA in module rf_2p_512d_76w_2m_4b ... created as [8:0].
[04/08 12:44:57     11s] Undeclared bus AB in module rf_2p_512d_76w_2m_4b ... created as [8:0].
[04/08 12:44:57     11s] Undeclared bus DB in module rf_2p_512d_76w_2m_4b ... created as [75:0].
[04/08 12:44:57     11s] Undeclared bus QA in module rf_2p_512d_76w_2m_4b ... created as [75:0].
[04/08 12:44:57     11s] Module rf_2p_256d_76w_1m_4b is not defined and will be treated as an empty module.
[04/08 12:44:57     11s] Undeclared bus AA in module rf_2p_256d_76w_1m_4b ... created as [7:0].
[04/08 12:44:57     11s] Undeclared bus AB in module rf_2p_256d_76w_1m_4b ... created as [7:0].
[04/08 12:44:57     11s] Undeclared bus DB in module rf_2p_256d_76w_1m_4b ... created as [75:0].
[04/08 12:44:57     11s] Undeclared bus QA in module rf_2p_256d_76w_1m_4b ... created as [75:0].
[04/08 12:44:57     11s] Module rf_2p_136d_74w_1m_4b is not defined and will be treated as an empty module.
[04/08 12:44:57     11s] Undeclared bus AA in module rf_2p_136d_74w_1m_4b ... created as [7:0].
[04/08 12:44:57     11s] Undeclared bus AB in module rf_2p_136d_74w_1m_4b ... created as [7:0].
[04/08 12:44:57     11s] Undeclared bus DB in module rf_2p_136d_74w_1m_4b ... created as [73:0].
[04/08 12:44:57     11s] Undeclared bus QA in module rf_2p_136d_74w_1m_4b ... created as [73:0].
[04/08 12:44:58     12s] 
[04/08 12:44:58     12s] *** Memory Usage v#1 (Current mem = 1275.676M, initial mem = 299.711M) ***
[04/08 12:44:58     12s] *** End netlist parsing (cpu=0:00:02.4, real=0:00:03.0, mem=1275.7M) ***
[04/08 12:44:58     12s] #% End Load netlist data ... (date=04/08 12:44:58, total cpu=0:00:02.5, real=0:00:03.0, peak res=1208.6M, current mem=1122.0M)
[04/08 12:44:58     12s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'sram_sp_32768d_33w_16m_8b' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/08 12:44:58     12s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'sram_sp_16384d_36w_16m_8b' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/08 12:44:58     12s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'rf_2p_136d_74w_1m_4b' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/08 12:44:58     12s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'rf_2p_256d_76w_1m_4b' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/08 12:44:58     12s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'rf_2p_512d_76w_2m_4b' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/08 12:44:58     12s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'sram_sp_512d_32w_4m_2b' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_0_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_1_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_2_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_3_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_4_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_5_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_6_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_7_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_8_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_9_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_10_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_11_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_12_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_13_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_14_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_15_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_16_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_17_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_18_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_19_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_20_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_21_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_22_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_23_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_24_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_25_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_26_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_27_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_28_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_29_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_30_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_31_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[32]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_32_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[33]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_33_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[34]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_34_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_16384d_36w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[35]' of cell 'sram_sp_16384d_36w_16m_8b' as output for net 'dout_int1_35_' in module 'cpu_sys_emep_top_edlm_mem_20__4h6_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_0_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_1_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_2_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_3_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_4_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_5_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_6_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_7_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_8_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_9_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_10_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_11_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_12_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_13_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_14_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_15_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_16_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_17_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_18_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_19_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_20_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_21_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_22_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_23_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_24_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_25_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_26_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_27_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_28_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_29_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_30_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_31_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_32768d_33w_16m_8b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[32]' of cell 'sram_sp_32768d_33w_16m_8b' as output for net 'dout_int1_32_' in module 'cpu_sys_emep_top_eilm_mem_20__32__4__4h8_'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[31]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[30]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[29]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[28]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[27]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[26]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[25]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[24]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[23]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[22]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[21]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[20]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[19]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[18]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[17]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[16]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[15]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[14]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[13]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[12]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[11]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[10]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[9]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[8]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[7]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[6]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[5]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[4]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[3]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[2]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[1]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'sram_sp_512d_32w_4m_2b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'sram_sp_512d_32w_4m_2b' as output for net 'D0[0]' in module 'cpu_sys_emep_top_atfmac_mac2kfifo'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[67]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[295]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[66]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[294]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[65]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[293]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[64]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[292]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[63]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[291]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[62]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[290]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[61]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[289]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[60]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[288]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[59]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[287]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[58]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[286]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[57]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[285]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[56]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[284]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[55]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[283]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[54]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[282]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[53]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[281]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[52]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[280]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[51]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[279]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[50]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[278]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[49]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[277]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[48]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[276]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[47]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[275]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[46]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[274]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[45]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[273]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[44]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[272]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[43]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[271]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[42]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[270]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[41]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[269]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[40]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[268]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[39]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[267]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[38]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[266]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[37]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[265]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[36]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[264]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[35]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[263]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[34]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[262]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[33]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[261]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[32]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[260]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[31]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[259]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[30]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[258]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[29]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[257]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[28]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[256]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[27]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[255]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[26]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[254]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[25]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[253]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[24]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[252]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[23]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[251]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[22]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[250]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[21]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[249]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[20]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[248]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[19]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[247]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[18]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[246]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[17]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[245]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[16]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[244]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[15]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[243]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[14]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[242]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[13]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[241]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[12]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[240]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[11]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[239]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[10]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[238]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[9]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[237]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[8]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[236]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[7]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[235]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[6]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[234]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[5]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[233]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[4]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[232]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[3]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[231]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[2]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[230]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[1]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[229]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_512d_76w_2m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[0]' of cell 'rf_2p_512d_76w_2m_4b' as output for net 'rddata[228]' in module 'cpu_sys_emep_top_pcie4_rxbuf_14__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[67]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[295]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[66]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[294]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[65]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[293]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[64]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[292]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[63]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[291]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[62]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[290]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[61]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[289]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[60]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[288]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[59]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[287]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[58]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[286]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[57]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[285]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[56]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[284]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[55]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[283]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[54]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[282]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[53]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[281]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[52]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[280]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[51]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[279]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[50]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[278]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[49]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[277]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[48]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[276]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[47]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[275]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[46]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[274]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[45]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[273]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[44]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[272]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[43]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[271]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[42]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[270]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[41]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[269]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[40]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[268]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[39]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[267]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[38]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[266]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[37]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[265]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[36]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[264]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[35]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[263]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[34]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[262]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[33]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[261]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[32]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[260]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[31]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[259]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[30]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[258]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[29]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[257]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[28]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[256]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[27]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[255]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[26]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[254]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[25]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[253]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[24]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[252]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[23]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[251]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[22]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[250]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[21]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[249]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[20]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[248]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[19]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[247]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[18]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[246]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[17]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[245]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[16]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[244]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[15]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[243]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[14]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[242]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[13]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[241]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[12]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[240]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[11]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[239]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[10]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[238]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[9]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[237]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[8]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[236]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[7]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[235]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[6]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[234]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[5]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[233]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[4]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[232]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[3]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[231]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[2]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[230]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[1]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[229]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_256d_76w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[0]' of cell 'rf_2p_256d_76w_1m_4b' as output for net 'rddata[228]' in module 'cpu_sys_emep_top_pcie4_txbuf_13__1_'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[68]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[290]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[67]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[289]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[66]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[288]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[65]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[287]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[64]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[286]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[63]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[285]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[62]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[284]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[61]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[283]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[60]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[282]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[59]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[281]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[58]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[280]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[57]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[279]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[56]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[278]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[55]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[277]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[54]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[276]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[53]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[275]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[52]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[274]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[51]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[273]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[50]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[272]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[49]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[271]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[48]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[270]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[47]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[269]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[46]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[268]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[45]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[267]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[44]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[266]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[43]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[265]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[42]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[264]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[41]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[263]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[40]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[262]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[39]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[261]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[38]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[260]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[37]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[259]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[36]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[258]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[35]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[257]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[34]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[256]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[33]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[255]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[32]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[254]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[31]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[253]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[30]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[252]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[29]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[251]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[28]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[250]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[27]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[249]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[26]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[248]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[25]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[247]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[24]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[246]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[23]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[245]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[22]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[244]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[21]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[243]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[20]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[242]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[19]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[241]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[18]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[240]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[17]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[239]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[16]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[238]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[15]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[237]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[14]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[236]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[13]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[235]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[12]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[234]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[11]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[233]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[10]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[232]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[9]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[231]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[8]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[230]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[7]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[229]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[6]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[228]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[5]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[227]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[4]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[226]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[3]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[225]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[2]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[224]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[1]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[223]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[0]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[222]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[73]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[221]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[72]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[220]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[71]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[219]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[70]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[218]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] Cell 'rf_2p_136d_74w_1m_4b' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QA[69]' of cell 'rf_2p_136d_74w_1m_4b' as output for net 'dataout_b[217]' in module 'cpu_sys_emep_top_pcie_sw_2p_sram_136x296'.
[04/08 12:44:58     12s] **WARN: (UI-418):	Undefined cells that are instantiated in the netlist are allowed because load_netlist_ignore_undefined_cell is true. Unexpected results may occur due to missing library data or missing netlist data. For accurate results, provide a consistent library and netlist.
[04/08 12:44:58     12s] Top level cell is cpu_sys_emep_top.
[04/08 12:44:58     12s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[04/08 12:44:58     12s] late library set: default_emulate_libset_max
[04/08 12:44:58     12s] early library set: default_emulate_libset_min
[04/08 12:44:58     12s] Completed consistency checks. Status: Successful
[04/08 12:44:58     12s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[04/08 12:44:58     12s] late library set: default_emulate_libset_max
[04/08 12:44:58     12s] early library set: default_emulate_libset_min
[04/08 12:44:58     12s] Completed consistency checks. Status: Successful
[04/08 12:44:58     12s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1158.0M, current mem=1158.0M)
[04/08 12:44:58     12s] 6 empty module found.
[04/08 12:44:58     12s] Building hierarchical netlist for Cell cpu_sys_emep_top ...
[04/08 12:44:58     13s] *** Netlist is unique.
[04/08 12:44:58     13s] ** info: there are 5308 modules.
[04/08 12:44:58     13s] ** info: there are 303327 stdCell insts.
[04/08 12:44:58     13s] 
[04/08 12:44:58     13s] *** Memory Usage v#1 (Current mem = 1658.707M, initial mem = 299.711M) ***
[04/08 12:44:58     14s] Set Default Net Delay as 1000 ps.
[04/08 12:44:58     14s] Set Default Net Load as 0.5 pF. 
[04/08 12:44:58     14s] Set Default Input Pin Transition as 0.1 ps.
[04/08 12:44:59     14s] Extraction setup Started 
[04/08 12:44:59     14s] Summary of Active RC-Corners : 
[04/08 12:44:59     14s]  
[04/08 12:44:59     14s]  Analysis View: default_emulate_view
[04/08 12:44:59     14s]     RC-Corner Name        : default_emulate_rc_corner
[04/08 12:44:59     14s]     RC-Corner Index       : 0
[04/08 12:44:59     14s]     RC-Corner Temperature : 25 Celsius
[04/08 12:44:59     14s]     RC-Corner Cap Table   : ''
[04/08 12:44:59     14s]     RC-Corner PostRoute Res Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute Cap Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute XCap Factor       : 1
[04/08 12:44:59     14s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[04/08 12:44:59     14s] late library set: default_emulate_libset_max
[04/08 12:44:59     14s] early library set: default_emulate_libset_min
[04/08 12:44:59     14s] Completed consistency checks. Status: Successful
[04/08 12:44:59     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1831.5M, current mem=1616.9M)
[04/08 12:44:59     14s] Reading timing constraints file '/dev/null' ...
[04/08 12:44:59     14s] Current (total cpu=0:00:14.5, real=0:01:07, peak res=1838.1M, current mem=1838.1M)
[04/08 12:44:59     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/08 12:44:59     14s] Creating Cell Server ...(0, 1, 1, 1)
[04/08 12:44:59     14s] Summary for sequential cells identification: 
[04/08 12:44:59     14s]   Identified SBFF number: 94
[04/08 12:44:59     14s]   Identified MBFF number: 0
[04/08 12:44:59     14s]   Identified SB Latch number: 0
[04/08 12:44:59     14s]   Identified MB Latch number: 0
[04/08 12:44:59     14s]   Not identified SBFF number: 24
[04/08 12:44:59     14s]   Not identified MBFF number: 0
[04/08 12:44:59     14s]   Not identified SB Latch number: 0
[04/08 12:44:59     14s]   Not identified MB Latch number: 0
[04/08 12:44:59     14s]   Number of sequential cells which are not FFs: 32
[04/08 12:44:59     14s] Total number of combinational cells: 316
[04/08 12:44:59     14s] Total number of sequential cells: 150
[04/08 12:44:59     14s] Total number of tristate cells: 10
[04/08 12:44:59     14s] Total number of level shifter cells: 0
[04/08 12:44:59     14s] Total number of power gating cells: 0
[04/08 12:44:59     14s] Total number of isolation cells: 0
[04/08 12:44:59     14s] Total number of power switch cells: 0
[04/08 12:44:59     14s] Total number of pulse generator cells: 0
[04/08 12:44:59     14s] Total number of always on buffers: 0
[04/08 12:44:59     14s] Total number of retention cells: 0
[04/08 12:44:59     14s] List of usable buffers: BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFX6
[04/08 12:44:59     14s] Total number of usable buffers: 8
[04/08 12:44:59     14s] List of unusable buffers: CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX3
[04/08 12:44:59     14s] Total number of unusable buffers: 8
[04/08 12:44:59     14s] List of usable inverters: INVX1 INVX12 INVX2 INVX3 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[04/08 12:44:59     14s] Total number of usable inverters: 10
[04/08 12:44:59     14s] List of unusable inverters: CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
[04/08 12:44:59     14s] Total number of unusable inverters: 9
[04/08 12:44:59     14s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY4X4 DLY3X1
[04/08 12:44:59     14s] Total number of identified usable delay cells: 8
[04/08 12:44:59     14s] List of identified unusable delay cells:
[04/08 12:44:59     14s] Total number of identified unusable delay cells: 0
[04/08 12:44:59     14s] Creating Cell Server, finished. 
[04/08 12:44:59     14s] 
[04/08 12:44:59     14s] Deleting Cell Server ...
[04/08 12:44:59     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.4M, current mem=1868.4M)
[04/08 12:44:59     14s] Creating Cell Server ...(0, 0, 0, 0)
[04/08 12:44:59     14s] Summary for sequential cells identification: 
[04/08 12:44:59     14s]   Identified SBFF number: 94
[04/08 12:44:59     14s]   Identified MBFF number: 0
[04/08 12:44:59     14s]   Identified SB Latch number: 0
[04/08 12:44:59     14s]   Identified MB Latch number: 0
[04/08 12:44:59     14s]   Not identified SBFF number: 24
[04/08 12:44:59     14s]   Not identified MBFF number: 0
[04/08 12:44:59     14s]   Not identified SB Latch number: 0
[04/08 12:44:59     14s]   Not identified MB Latch number: 0
[04/08 12:44:59     14s]   Number of sequential cells which are not FFs: 32
[04/08 12:44:59     14s]  Visiting view : default_emulate_view
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[04/08 12:44:59     14s]  Visiting view : default_emulate_view
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[04/08 12:44:59     14s] Creating Cell Server, finished. 
[04/08 12:44:59     14s] 
[04/08 12:44:59     14s] **ERROR: (IMPSYC-2):	Timing information is not defined for cell sram_sp_32768d_33w_16m_8b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell sram_sp_16384d_36w_16m_8b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell rf_2p_136d_74w_1m_4b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell rf_2p_256d_76w_1m_4b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell rf_2p_512d_76w_2m_4b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell sram_sp_512d_32w_4m_2b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Extraction setup Started 
[04/08 12:44:59     14s] Summary of Active RC-Corners : 
[04/08 12:44:59     14s]  
[04/08 12:44:59     14s]  Analysis View: default_emulate_view
[04/08 12:44:59     14s]     RC-Corner Name        : default_emulate_rc_corner
[04/08 12:44:59     14s]     RC-Corner Index       : 0
[04/08 12:44:59     14s]     RC-Corner Temperature : 125 Celsius
[04/08 12:44:59     14s]     RC-Corner Cap Table   : ''
[04/08 12:44:59     14s]     RC-Corner PostRoute Res Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute Cap Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute XCap Factor       : 1
[04/08 12:44:59     14s] Extraction setup Started 
[04/08 12:44:59     14s] Summary of Active RC-Corners : 
[04/08 12:44:59     14s]  
[04/08 12:44:59     14s]  Analysis View: default_emulate_view
[04/08 12:44:59     14s]     RC-Corner Name        : default_emulate_rc_corner
[04/08 12:44:59     14s]     RC-Corner Index       : 0
[04/08 12:44:59     14s]     RC-Corner Temperature : 125 Celsius
[04/08 12:44:59     14s]     RC-Corner Cap Table   : ''
[04/08 12:44:59     14s]     RC-Corner PostRoute Res Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute Cap Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute XCap Factor       : 1
[04/08 12:44:59     14s] Extraction setup Started 
[04/08 12:44:59     14s] Summary of Active RC-Corners : 
[04/08 12:44:59     14s]  
[04/08 12:44:59     14s]  Analysis View: default_emulate_view
[04/08 12:44:59     14s]     RC-Corner Name        : default_emulate_rc_corner
[04/08 12:44:59     14s]     RC-Corner Index       : 0
[04/08 12:44:59     14s]     RC-Corner Temperature : 125 Celsius
[04/08 12:44:59     14s]     RC-Corner Cap Table   : ''
[04/08 12:44:59     14s]     RC-Corner PostRoute Res Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute Cap Factor        : 1
[04/08 12:44:59     14s]     RC-Corner PostRoute XCap Factor       : 1
[04/08 12:44:59     14s] **ERROR: (IMPSYC-2):	Timing information is not defined for cell sram_sp_32768d_33w_16m_8b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell sram_sp_16384d_36w_16m_8b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell rf_2p_136d_74w_1m_4b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell rf_2p_256d_76w_1m_4b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell rf_2p_512d_76w_2m_4b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
**ERROR: (IMPSYC-2):	Timing information is not defined for cell sram_sp_512d_32w_4m_2b; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
Loading  (cpu_sys_emep_top)
[04/08 12:44:59     14s] Traverse HInst (cpu_sys_emep_top)
[04/08 12:44:59     14s] Deleting Cell Server ...
[04/08 12:44:59     14s] Creating Cell Server ...(0, 0, 0, 0)
[04/08 12:44:59     14s] Summary for sequential cells identification: 
[04/08 12:44:59     14s]   Identified SBFF number: 94
[04/08 12:44:59     14s]   Identified MBFF number: 0
[04/08 12:44:59     14s]   Identified SB Latch number: 0
[04/08 12:44:59     14s]   Identified MB Latch number: 0
[04/08 12:44:59     14s]   Not identified SBFF number: 24
[04/08 12:44:59     14s]   Not identified MBFF number: 0
[04/08 12:44:59     14s]   Not identified SB Latch number: 0
[04/08 12:44:59     14s]   Not identified MB Latch number: 0
[04/08 12:44:59     14s]   Number of sequential cells which are not FFs: 32
[04/08 12:44:59     14s]  Visiting view : default_emulate_view
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[04/08 12:44:59     14s]  Visiting view : default_emulate_view
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[04/08 12:44:59     14s] Creating Cell Server, finished. 
[04/08 12:44:59     14s] 
[04/08 12:44:59     14s] Deleting Cell Server ...
[04/08 12:44:59     14s] Creating Cell Server ...(0, 0, 0, 0)
[04/08 12:44:59     14s] Summary for sequential cells identification: 
[04/08 12:44:59     14s]   Identified SBFF number: 94
[04/08 12:44:59     14s]   Identified MBFF number: 0
[04/08 12:44:59     14s]   Identified SB Latch number: 0
[04/08 12:44:59     14s]   Identified MB Latch number: 0
[04/08 12:44:59     14s]   Not identified SBFF number: 24
[04/08 12:44:59     14s]   Not identified MBFF number: 0
[04/08 12:44:59     14s]   Not identified SB Latch number: 0
[04/08 12:44:59     14s]   Not identified MB Latch number: 0
[04/08 12:44:59     14s]   Number of sequential cells which are not FFs: 32
[04/08 12:44:59     14s]  Visiting view : default_emulate_view
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[04/08 12:44:59     14s]  Visiting view : default_emulate_view
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 0
[04/08 12:44:59     14s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[04/08 12:44:59     14s] Creating Cell Server, finished. 
[04/08 12:44:59     14s] 
[04/08 12:44:59     14s] Deleting Cell Server ...
[04/08 12:45:51     18s] **INFO (INTERRUPT): One more Ctrl-C to exit Tempus Timing Signoff Solution ...
[04/08 13:06:28     87s] 
[04/08 13:06:28     87s] Usage: all_registers [-help] [-async_pins] [-cells] [-clock <clock_list>] [-clock_pins] [-data_pins] [-fall_clock <clock_list>] [-macros]
[04/08 13:06:28     87s]                      [-master_slave] [-no_hierarchy] [-output_pins] [-rise_clock <clock_list>] [-slave_clock_pins] [-flops  | -edge_triggered ] [-latches  | -level_sensitive ]
[04/08 13:06:28     87s] 
[04/08 13:06:28     87s] **ERROR: (IMPTCM-48):	"-flops|wc" is not a legal option for command "all_registers". Either the current option or an option prior to it is not specified correctly.

[04/08 13:08:32     95s] **ERROR: (IMPTCM-46):	Argument "{body }" is required for command "foreach_in_collection", either this option is not specified or an option prior to it is not specified correctly.

[04/08 13:12:12    110s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/08 13:12:12    110s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/08 13:12:31    111s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/08 13:13:06    112s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
**ERROR: (IMPTCM-31):	Command "all_clocks" does not take any arguments.

[04/08 13:15:22    120s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/08 13:15:22    120s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[04/08 13:15:33    121s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
<CMD> read_sdc ../sdc/cpu_sys.sdc
[04/08 13:17:03    126s] Current (total cpu=0:02:06, real=0:33:11, peak res=1883.0M, current mem=1878.4M)
[04/08 13:17:03    126s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../sdc/cpu_sys.sdc, Line 8).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[3]' (File ../sdc/cpu_sys.sdc, Line 9).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[2]' (File ../sdc/cpu_sys.sdc, Line 10).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[1]' (File ../sdc/cpu_sys.sdc, Line 11).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_tl_clk_prog_div/div_i[0]' (File ../sdc/cpu_sys.sdc, Line 12).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[3]' (File ../sdc/cpu_sys.sdc, Line 13).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[2]' (File ../sdc/cpu_sys.sdc, Line 14).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[1]' (File ../sdc/cpu_sys.sdc, Line 15).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ep_core_pl_clk_prog_div/div_i[0]' (File ../sdc/cpu_sys.sdc, Line 16).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[3]' (File ../sdc/cpu_sys.sdc, Line 17).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[2]' (File ../sdc/cpu_sys.sdc, Line 18).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[1]' (File ../sdc/cpu_sys.sdc, Line 19).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_emep_top/i_emep_top_clk_rst_gen/i_ds_port_pl_clk_prog_div/div_i[0]' (File ../sdc/cpu_sys.sdc, Line 20).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_case_analysis' has been applied on hierarchical pin 'U_cpu_sys_top/U_cpu_subsys_core/U_ag101_core/atfrtc010/CTL/clk_sel' (File ../sdc/cpu_sys.sdc, Line 21).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1142):	Virtual clock 'HPC_CLK_VIR' is being created with no source objects. (File ../sdc/cpu_sys.sdc, Line 32).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1142):	Virtual clock 'GPIO_CLK_VIR' is being created with no source objects. (File ../sdc/cpu_sys.sdc, Line 33).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_00/Y' (File ../sdc/cpu_sys.sdc, Line 36).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_00/Y' (File ../sdc/cpu_sys.sdc, Line 37).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'U_cpu_sys_top/U_pcie_sw_clkrst_gen/U_CLK_BUF_04/Y' (File ../sdc/cpu_sys.sdc, Line 42).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_false_path' has been applied on hierarchical pin 'U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[39]' (File ../sdc/cpu_sys.sdc, Line 115).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_false_path' has been applied on hierarchical pin 'U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[38]' (File ../sdc/cpu_sys.sdc, Line 115).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_false_path' has been applied on hierarchical pin 'U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[37]' (File ../sdc/cpu_sys.sdc, Line 115).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] **WARN: (TCLCMD-1531):	'set_false_path' has been applied on hierarchical pin 'U_cpu_sys_top/U_gpio_glbl_mux/gpio_out_52_i[36]' (File ../sdc/cpu_sys.sdc, Line 115).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] Message <TCLCMD-1531> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File ../sdc/cpu_sys.sdc, Line 115).
[04/08 13:17:03    126s] 
[04/08 13:17:03    126s] Number of path exceptions in the constraint file = 137
[04/08 13:17:03    126s] INFO (CTE): Reading of timing constraints file ../sdc/cpu_sys.sdc completed, with 23 WARNING
[04/08 13:17:03    126s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1894.0M, current mem=1893.5M)
[04/08 13:17:03    126s] Current (total cpu=0:02:07, real=0:33:11, peak res=1894.0M, current mem=1893.5M)
[04/08 13:20:04    137s] ambiguous command name "get": getActiveLogicViewMode getActivity getAddRingMode getAddRingOption getAddStripeMode getAddStripeOption getAggressorByIndex getAggressorsOfNet getAllLayers getAllUniqueNetFromBusSinkGroup getAllViaCell getAllowedPinLayersOnEdge getAnalysisMode getAttribute getBatchCmdLogMode getBlackBoxArea getBlackBoxTimingAssertions getBlockInst getBudgetingMode getBufDist getBuildArch getBusGuideByNetGroupName getBusInfo getCPFUserAttributes getCTSMode getCdbAndEchoFiles getCdbFileWithAnalysisMode getCellArea getCellBinding getCellInst getCellLeakagePower ...
...too many match (>30)
[04/08 13:20:12    138s] **ERROR: (USER-100):	Cannot find '' specified with 'get_attribute' command. (Line -1).


[04/08 13:20:44    140s] invalid command name "report_generated_clocks"
[04/08 13:24:51    155s] <CMD> all_analysis_views 
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] **WARN: (TCLCMD-746):	Empty collection specified as argument to 'get_object_name'
[04/08 14:05:50    308s] Message <TCLCMD-746> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/08 14:08:57    319s] **ERROR: (TCLCMD-1268):	Unsupported extra argument '-of_objects' in command 'get_clocks'.

[04/08 14:09:52    322s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
**ERROR: (TCLCMD-1022):	Property 'name' is not supported for object type 'db port'
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '*'
<CMD> report_timing
[04/08 14:11:29    328s] **WARN: (IMPESI-3468):	User needs to specify -equivalent_waveform_model propagation first before specifying -waveform_compression_mode accurate|clock_detailed .
[04/08 14:11:29    328s] AAE DB initialization (MEM=2114.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/08 14:11:29    328s] #################################################################################
[04/08 14:11:29    328s] # Design Name: cpu_sys_emep_top
[04/08 14:11:29    328s] # Design Mode: 65nm
[04/08 14:11:29    328s] # Analysis Mode: MMMC OCV 
[04/08 14:11:29    328s] # Parasitics Mode: No SPEF/RCDB 
[04/08 14:11:29    328s] # Signoff Settings: SI Off 
[04/08 14:11:29    328s] #################################################################################
[04/08 14:11:33    332s] Topological Sorting (REAL = 0:00:00.0, MEM = 2246.1M, InitMEM = 2246.1M)
[04/08 14:11:33    332s] Start delay calculation (fullDC) (1 T). (MEM=2246.05)
[04/08 14:11:33    332s] Start AAE Lib Loading. (MEM=2246.05)
[04/08 14:11:33    332s] End AAE Lib Loading. (MEM=2246.05 CPU=0:00:00.0 Real=0:00:00.0)
[04/08 14:11:33    332s] End AAE Lib Interpolated Model. (MEM=2246.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/08 14:11:53    352s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:02.0)
[04/08 14:11:53    352s] End delay calculation. (MEM=2579.87 CPU=0:00:16.9 REAL=0:00:17.0)
[04/08 14:11:53    352s] End delay calculation (fullDC). (MEM=2579.87 CPU=0:00:19.6 REAL=0:00:20.0)
[04/08 14:11:53    352s] *** CDM Built up (cpu=0:00:23.5  real=0:00:24.0  mem= 2579.9M) ***
[04/08 14:13:33    360s] invalid command name "get_clock_info"
[04/08 14:14:01    362s] **ERROR: (TCLCMD-1022):	Property 'name' is not supported for object type 'db port'
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '*'
<CMD> report_clocks
[04/08 14:25:55    406s] 
[04/08 14:25:55    406s] Usage: all_registers [-help] [-async_pins] [-cells] [-clock <clock_list>] [-clock_pins] [-data_pins] [-fall_clock <clock_list>] [-macros]
[04/08 14:25:55    406s]                      [-master_slave] [-no_hierarchy] [-output_pins] [-rise_clock <clock_list>] [-slave_clock_pins] [-flops  | -edge_triggered ] [-latches  | -level_sensitive ]
[04/08 14:25:55    406s] 
[04/08 14:25:55    406s] **ERROR: (IMPTCM-6):	Missing string value for option "-clock".  

[04/08 14:28:15    415s] invalid command name "REFCLK0"
[04/08 14:28:15    415s] invalid command name "SWCLK"
[04/08 14:28:15    415s] invalid command name "MCUCLK"
[04/08 14:28:15    415s] invalid command name "LIFE_CLK"
[04/08 14:28:15    415s] invalid command name "JTAG_CLK"
[04/08 14:28:15    415s] invalid command name "JTAG_CLK_C2C"
[04/08 14:28:15    415s] invalid command name "DBG_CLK"
[04/08 14:28:15    415s] invalid command name "MII_TXCLK"
[04/08 14:28:15    415s] invalid command name "MII_RXCLK"
[04/08 14:28:15    415s] invalid command name "SPI_CLK_IN"
[04/08 14:28:15    415s] invalid command name "HPC_CLK_VIR"
[04/08 14:28:15    415s] invalid command name "GPIO_CLK_VIR"
[04/08 14:28:15    415s] invalid command name "SWCLK_DIV2"
[04/08 14:28:15    415s] invalid command name "SWCLK_DIV4"
[04/08 14:28:15    415s] invalid command name "CPU_CLK"
[04/08 14:28:15    415s] invalid command name "APB_CLK"
[04/08 14:28:15    415s] invalid command name "SPI_CLK"
[04/08 14:28:15    415s] invalid command name "RMII_CLK"
[04/08 14:28:15    415s] invalid command name "MII_CLK"
[04/08 14:28:15    415s] invalid command name "RTC_ECLK"
[04/08 14:28:15    415s] invalid command name "FUSE_CLK"
[04/08 14:28:15    415s] invalid command name "EEP_TCLK"
[04/08 14:28:15    415s] invalid command name "EEP_PCLK"
[04/08 14:28:15    415s] invalid command name "DSP_PCLK"
[04/08 14:51:33    502s] 
[04/08 14:51:33    502s] Usage: all_instances [-help] <object> [-hierarchical ]
[04/08 14:51:33    502s] 
[04/08 14:51:33    502s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "CTE::all_instances".

[04/08 14:51:38    503s] 
[04/08 14:51:38    503s] Usage: all_instances [-help] <object> [-hierarchical ]
[04/08 14:51:38    503s] 
[04/08 14:51:38    503s] **ERROR: (IMPTCM-46):	Argument "<object>" is required for command "all_instances", either this option is not specified or an option prior to it is not specified correctly.

[04/08 14:53:20    509s] 
[04/08 14:53:20    509s] Usage: sizeof_collection [-help] <collection>
[04/08 14:53:20    509s] 
[04/08 14:53:20    509s] **ERROR: (IMPTCM-48):	"0x2b5c" is not a legal option for command "sizeof_collection". Either the current option or an option prior to it is not specified correctly.

[04/08 14:53:38    510s] 
[04/08 14:53:38    510s] Usage: sizeof_collection [-help] <collection>
[04/08 14:53:38    510s] 
[04/08 14:53:38    510s] **ERROR: (IMPTCM-48):	"0x2b5d" is not a legal option for command "sizeof_collection". Either the current option or an option prior to it is not specified correctly.

[04/08 14:54:16    512s] 
[04/08 14:54:16    512s] Usage: sizeof_collection [-help] <collection>
[04/08 14:54:16    512s] 
[04/08 14:54:16    512s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "CTE::sizeof_collection".

