#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct 18 16:27:01 2017
# Process ID: 6232
# Current directory: C:/Users/andre/funcverif
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14192 C:\Users\andre\funcverif\funcverif.xpr
# Log file: C:/Users/andre/funcverif/vivado.log
# Journal file: C:/Users/andre/funcverif\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/funcverif/funcverif.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/andre/funcverif/funcverif.sim/sim_1/behav/results.out'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 704.363 ; gain = 3.527
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/funcverif/funcverif.sim/sim_1/behav/stimuli.in'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/funcverif/funcverif.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_ram_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/test_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/funcverif/funcverif.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/funcverif/funcverif.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 04136ff2a54f40698c35d1335057b768 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_ram_behav xil_defaultlib.test_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.test_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_ram_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/funcverif/funcverif.sim/sim_1/behav/xsim.dir/test_ram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/andre/funcverif/funcverif.sim/sim_1/behav/xsim.dir/test_ram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 18 16:49:35 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 18 16:49:35 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 811.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/funcverif/funcverif.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_ram_behav -key {Behavioral:sim_1:Functional:test_ram} -tclbatch {test_ram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source test_ram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 661 ns : File "C:/Users/andre/funcverif/funcverif.srcs/sources_1/new/test_ram.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_ram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 811.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 17:23:44 2017...
