/***************************************************************************
* COPYRIGHT NOTICE
* Copyright 2019 Horizon Robotics, Inc.
* All rights reserved.
***************************************************************************/

#ifndef HBRE_CAMERA_UTILITY_SENSOR_INC_irs2877a_SETTING_H_
#define HBRE_CAMERA_UTILITY_SENSOR_INC_irs2877a_SETTING_H_

#define MAX_20084_I2C_BUS 2
#define MAX_20084_I2C_ADDR 0x3A
#define MAX_20084_REG_WIDTH 1

uint8_t irs2877a_init_setting[] = {

0x04,0x2a,0x04,0x0B,0x00, 		 	////disable mipi output
0x04,0x2a,0x00,0x06,0xF0, 				//// Turn off all links

0x04,0x2a,0x00,0x10,0x11,  			////PHYA&PHYB select 3GBPS*/
0x04,0x2a,0x00,0x11,0x11, 		 	////PHYC&PHYD select 3GBPS*/
0x00,0x32, 			////Delay 50ms
0x04,0x2a,0x00,0x18,0x0F,  			////Oneshort reset
0x00,0x64, 			////delay 50-100ms

/*Video Pipe Selection*/
0x04,0x2a,0x00,0xF0,0x62, 				////0b0110-0010  Pipe1=LINKB-PipeZ;Pipe0=LINKA-PipeZ;
0x04,0x2a,0x00,0xF1,0xEA, 				////0b1110-1010  Pipe3=LINKD-PipeZ;Pipe2=LINKC-PipeZ; 
0x04,0x2a,0x00,0xF4,0x0f, 				//// Turn on Pipe 0

/*------------------ MAX96717F Settings -----------------------*/
0x04,0x2a,0x00,0x06,0xF4, 							////Enable LINKA
0x00,0x64, 														////Delay 50ms
//0x42 0x00 0x01 0x04 				//// 0x04:3G mode, 0x08:6G
//0x42 0x00 0x11 0x0F 				//// coax mode for link A. if STP, it's 0x0E.
//0x42 0x00 0x10 0x30				////RESET_ONESHOT
//usleep 50000 
//0x42 0x00 0x05 0xc0 				// enable lock
0x04, 0x42, 0x02, 0xcd, 0xf4, //1M,High prio,Jitter,output 0,GMSL2 tx
0x04, 0x42, 0x02, 0xce, 0x67, // pulldown,push-pull,id = 7
0x04, 0x42, 0x02, 0xcf, 0x07,// id = 7
0x04,0x42,0x03,0x30,0x40,				// enable mipi non-continuous clock, 1x4. One port with four data lanes.
0x04,0x42,0x03,0x31,0x10,		 	// Two data lanes
0x04,0x42,0x03,0x83,0x00,  						//// MIPI_RX_EXT : EXT11 | Tun_Mode (Tunnel Mode): Disabled
//0x42 0x01 0x02 0x0E 		 	//// Disable heart beat and disable drift detect for pipe X
//0x42 0x01 0x0A 0x0E 		 	//// Disable heart beat and disable drift detect for pipe Y
//0x42 0x01 0x12 0x0E 				//// Disable heart beat and disable drift detect for pipe Z
//0x42 0x01 0x1A 0x0E 				//// Disable heart beat and disable drift detect for pipe U
0x04,0x42,0x03,0x08,0x64,				//CSI port selection for Video Pipeline Z
0x04,0x42,0x03,0x18,0x6c,				//Pipe_Z DT=0b0010-1100, bit6 is enable bit5:0 for datatype
0x04,0x42,0x03,0x11,0x40, 				//Start Video Pipe Z from CSI Port B
//0x42 0x03 0x15 0x80  					////  (independent_vs_mode): Enable
//0x42 0x03 0x0D 0x01  					//// FRONTTOP : FRONTTOP_5 | VC_SELZ_L (VC_SELZ_L): 0x1								 	 		 				    //// Double Mode Configuration
0x04,0x42,0x03,0x13,0x40,  					//// FRONTTOP : FRONTTOP_11 | bpp12dblz (bpp12dblz): Send 12-bit pixels as 24-bit
0x04,0x42,0x03,0x1E,0x38,  					//// FRONTTOP : FRONTTOP_22 | (Default) soft_bppz (soft_bppz): 0x18 | soft_bppz_en (soft_bppz_en): Software override enabled
0x04,0x42,0x00,0x02,0x43,				//Video transmit Channel Z enabled
0x04,0x42,0x00,0x01,0x24,
				  
0x04,0x42,0x02,0xbe,0x00,			////GPIO0 low(IMG_START)
0x04,0x42,0x02,0xc7,0x10,			////GPIO3 high(RESET_N)
0x00,0x1f,      
0x04,0x42,0x02,0xbe,0x10,			////GPIO0 high(IMG_START)          
0x04,0x42,0x02,0xc7,0x00,			////GPIO3 low(RESET_N)
0x00,0x1f,		  
0x04,0x42,0x00,0x01,0x04,
0x00,0x64,	
};

uint8_t max96712_setting[] = {
        0x04,0x2a,0x03,0x1c,0xeb,  // 1M,High prio,Jitter,output 0,GMSL2 tx
        0x04,0x2a,0x03,0x1d,0xa7,  // pulldown,push-pull,id = 7
        0x04,0x2a,0x03,0x1e,0x07,  // id = 7
        0x04,0x2a,0x03,0x54,0xe7,  // linkB,High prio,Jitter,GMSL2 tx,id = 7
        0x04,0x2a,0x03,0x55,0x07,  // linkB,disable GMSL2 rx, id = 7
        0x04,0x2a,0x03,0x8a,0xe7, // linkC,High prio,Jitter,GMSL2 tx,id = 7
        0x04,0x2a,0x03,0x8b,0x07, // linkC,disable GMSL2 rx, id = 7
        0x04,0x2a,0x03,0xc1,0xe7, // linkD,High prio,Jitter,GMSL2 tx,id = 7
        0x04,0x2a,0x03,0xc2,0x07,	//linkD,disable GMSL2 rx, id = 7
    0x04,0x42,0x00,0x01,0x24,
    //// video pipe 2  map FS/FE
    0x04,0x2a,0x09,0x8B,0x07, 
    0x04,0x2a,0x09,0xAD,0x15,   //// map to MIPI Controller 1
    0x04,0x2a,0x09,0x8D,0x2c, 
    0x04,0x2a,0x09,0x8E,0x2c,   //// map to VC0
    0x04,0x2a,0x09,0x8F,0x00, 
    0x04,0x2a,0x09,0x90,0x00, 
    0x04,0x2a,0x09,0x91,0x01, 
    0x04,0x2a,0x09,0x92,0x01, 

//// Double Mode Configuration
    0x04,0x2a,0x09,0x73,0x01,  	////  (ALT_MEM_MAP12 CTRL1): Alternate memory map enabled

//// MIPI PHY Setting
//// Set Des in 2x4 mode
    0x04,0x2a,0x08,0xA0,0x04, 
//// Set Lane Mapping for 4-lane port A
    0x04,0x2a,0x08,0xA3,0xE4, 
    0x04,0x2a,0x08,0xA4,0xE4, 

//// Set 4 lane D-PHY
    0x04,0x2a,0x09,0x0A,0xC0, 
    0x04,0x2a,0x09,0x4A,0xC0, 
    0x04,0x2a,0x09,0x8A,0xC0, 
    0x04,0x2a,0x09,0xCA,0xC0, 

//// Turn on MIPI PHYs
    0x04,0x2a,0x08,0xA2,0x34, 

//// Hold DPLL in reset (config_soft_rst_n = 0) before changing the rate
    0x04,0x2a,0x1C,0x00,0xF4, 
    0x04,0x2a,0x1D,0x00,0xF4, 
    0x04,0x2a,0x1E,0x00,0xF4, 
    0x04,0x2a,0x1F,0x00,0xF4, 

//// Set Data rate to be 600Mbps/lane
    0x04,0x2a,0x04,0x15,0x26, 	
    0x04,0x2a,0x04,0x18,0x26, 	
    0x04,0x2a,0x04,0x1B,0x26, 
    0x04,0x2a,0x04,0x1E,0x26, 
//// Release reset to DPLL (config_soft_rst_n = 1)
    0x04,0x2a,0x1C,0x00,0xF5, 
    0x04,0x2a,0x1D,0x00,0xF5, 
    0x04,0x2a,0x1E,0x00,0xF5, 
    0x04,0x2a,0x1F,0x00,0xF5, 
//// Enable LINKA-D
    0x04,0x2a,0x00,0x06,0xF4, 	////Enable LINKA
    0x00,0x32,
};

uint8_t Mode5_60Mhz_30fps_setting[] = {
    //************* sensor Setup ********************//
    0x05,0x3d,0xA0,0x07,0x13,0x13,  	// PADGPIOCFG0 (GPIO0 = HighZ GPIO1 = HighZ)
    0x05,0x3d,0xA0,0x08,0x13,0x13,  	// PADGPIOCFG1 (GPIO2 = HighZ GPIO3 = HighZ)
    0x05,0x3d,0xA0,0x37,0x1E,0xA1,  	// PLL_SYSLUT_CFG0 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x38,0xAA,0xAB,  	// PLL_SYSLUT_CFG1 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x39,0x00,0x0A,  	// PLL_SYSLUT_CFG2 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3A,0x00,0x00,  	// PLL_SYSLUT_CFG3 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3B,0x02,0xD0,  	// PLL_SYSLUT_CFG4 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3C,0x00,0x00,  	// PLL_SYSLUT_CFG5 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3D,0x00,0x1F,  	// PLL_SYSLUT_CFG6 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x40,0x00,0x01,  	// DPHYCLKCFG1 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x41,0x00,0x0A,  	// DPHYCLKCFG_1GB (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x43,0x82,0x04,  	// DPHYCLANECFG1 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x44,0x00,0x15,  	// DPHYCLANECFG2 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x45,0x02,0x06,  	// DPHYCLANECFG3 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x46,0x00,0x0E,  	// DPHYCLANECFG_1GB (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x48,0x03,0x02,  	// DPHYDLANECFG_1GB_1 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x49,0x03,0x05,  	// DPHYDLANECFG_1GB_2 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x4A,0x00,0x02,  	// DPHYDLANECFG_1GB_3 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x4E,0x04,0x04,  	// DPHYDLANECFG4 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0x90,0x00,0x1E,0x1E,  	// S0_EXPOTIME (128us @ 60.24 MHz)
    0x05,0x3d,0x90,0x02,0x00,0xA0,  	// S0_SENSORCFG (sensor_code_index = 0 sensor_rotates = 0)
    0x05,0x3d,0x90,0x03,0x51,0xA6,  	// S1_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x05,0x00,0x00,  	// S1_SENSORCFG (sensor_code_index = 0 sensor_rotates = 0)
    0x05,0x3d,0x90,0x06,0x51,0xA6,  	// S2_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x08,0x02,0x00,  	// S2_SENSORCFG (sensor_code_index = 0 sensor_rotates = 2)
    0x05,0x3d,0x90,0x09,0x51,0xA6,  	// S3_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x0B,0x05,0x00,  	// S3_SENSORCFG (sensor_code_index = 0 sensor_rotates = 5)
    0x05,0x3d,0x90,0x0C,0x51,0xA6,  	// S4_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x0E,0x07,0x00,  	// S4_SENSORCFG (sensor_code_index = 0 sensor_rotates = 7)
    0x05,0x3d,0x90,0xC0,0x1E,0x1E,  	// S0_EXPOTIMEMAX (128us @ 60.24 MHz)
    0x05,0x3d,0x90,0xC2,0x00,0xA0,  	// S0_ILLUCFG  Goff (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xC3,0x80,0x00,  	// S0_ROCFG 
    0x05,0x3d,0x90,0xC4,0x51,0xA6,  	// S1_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xC6,0x00,0x00,  	// S1_ILLUCFG  0° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xC7,0x00,0x00,  	// S1_ROCFG 
    0x05,0x3d,0x90,0xC8,0x51,0xA6,  	// S2_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xCA,0x00,0x10,  	// S2_ILLUCFG  90° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xCB,0x00,0x00,  	// S2_ROCFG 
    0x05,0x3d,0x90,0xCC,0x51,0xA6,  	// S3_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xCE,0x00,0x00,  	// S3_ILLUCFG  180° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xCF,0x00,0x00,  	// S3_ROCFG 
    0x05,0x3d,0x90,0xD0,0x51,0xA6,  	// S4_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xD2,0x00,0x10,  	// S4_ILLUCFG  270° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xD3,0xC0,0x00,  	// S4_ROCFG 
    0x05,0x3d,0x91,0xC0,0x01,0x12,  	// CSICFG (superframe enabled)
    0x05,0x3d,0x91,0xC1,0x21,0x40,  	// ROS 
    0x05,0x3d,0x91,0xC2,0x00,0x12,  	// MODULECFG (NTC meas enabled [internal PU])
    0x05,0x3d,0x91,0xC3,0x00,0x00,  	// USECASEID 
    0x05,0x3d,0x91,0xC4,0x01,0x2D,  	// EXPCFG0 (t_preillu = 5µs @ 60.24 MHz)
    0x05,0x3d,0x91,0xC5,0x00,0x20,  	// EXPCFG1 
    0x05,0x3d,0x91,0xC6,0x20,0x04,  	// PSOUT (IRS9103A output Gating disabled)
    0x05,0x3d,0x91,0xC7,0x08,0x35,  	// PADMODCFG (IRS9103A output)
    0x05,0x3d,0x91,0xD0,0x00,0x05,  	// MB_CFG_0 (MB0 = 5)
    0x05,0x3d,0x91,0xD8,0x06,0x1A,  	// MB0_FRAMETIME_MIN (mb_framerate = 30 fps)
    0x05,0x3d,0x91,0xE0,0x00,0x08,  	// MBSEQ0_CFG0 (1x MB0)
    0x05,0x3d,0x91,0xF7,0x1E,0xA1,  	// PLL_MODLUT0_CFG0 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xF8,0x33,0x33,  	// PLL_MODLUT0_CFG1 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xF9,0x00,0x03,  	// PLL_MODLUT0_CFG2 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFA,0x3F,0x01,  	// PLL_MODLUT0_CFG3 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFB,0xAA,0xA0,  	// PLL_MODLUT0_CFG4 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFC,0x02,0xC1,  	// PLL_MODLUT0_CFG5 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFD,0x00,0x38,  	// PLL_MODLUT0_CFG6 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFE,0x00,0x38,  	// PLL_MODLUT0_CFG7 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x92,0x2D,0x00,0x09,  	// SENSOR_LENGTH_CODE0 (codelength = 10 dc = 50.00 %)
    0x05,0x3d,0x92,0x2E,0x03,0xE0,  	// SENSOR_CODE0_0      (codelength = 10 dc = 50.00 %)
    0x05,0x3d,0x92,0x51,0x00,0x09,  	// ILLU_LENGTH_CODE0 (codelength = 10 dc = 40.00 %)
    0x05,0x3d,0x92,0x52,0x03,0xC0,  	// ILLU_CODE0_0      (codelength = 10 dc = 40.00 %)
    0x05,0x3d,0x92,0x75,0x08,0x01,  	// DIGCLKDIV_S0_PLL0 (f_fsm = 60.24 MHz)
    0x05,0x3d,0x92,0xEE,0x00,0x00,  	// CRC (invalid)
    0x05,0x3d,0x92,0xEF,0xEF,0x00,  	// ROIROW (240)
    0x05,0x3d,0x92,0xF0,0x02,0x7F,  	// ROICOLMAX (640 columns)
    0x05,0x3d,0x92,0xF1,0x00,0x00,  	// ROICOLMIN (640 columns)
    0x05,0x3d,0x92,0xF3,0x06,0x1A,  	// MB0_FRAMETIME (mb_framerate = 30 fps)
    0x05,0x3d,0x94,0x01,0x00,0x02,  	// SEQ_MODE (MBSEQ0)
    0x00,0x64, 
    0x05,0x3d,0x94,0x00,0x00,0x01, 
    0x00,0x64, 
};

uint8_t Mode5_80Mhz_30fps_setting[] = {
	0x05,0x3d,0xA0,0x07,0x13,0x13, 	// PADGPIOCFG0 (GPIO0 = HighZ, GPIO1 = HighZ)
	0x05,0x3d,0xA0,0x08,0x13,0x13, 	// PADGPIOCFG1 (GPIO2 = HighZ, GPIO3 = HighZ)
	0x05,0x3d,0xA0,0x37,0x1E,0xA1, 	// PLL_SYSLUT_CFG0 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x38,0xAA,0xAB, 	// PLL_SYSLUT_CFG1 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x39,0x00,0x0A, 	// PLL_SYSLUT_CFG2 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3A,0x00,0x00, 	// PLL_SYSLUT_CFG3 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3B,0x02,0xD0, 	// PLL_SYSLUT_CFG4 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3C,0x00,0x00, 	// PLL_SYSLUT_CFG5 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3D,0x00,0x1F, 	// PLL_SYSLUT_CFG6 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x40,0x00,0x01, 	// DPHYCLKCFG1 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x41,0x00,0x0A, 	// DPHYCLKCFG_1GB (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x43,0x82,0x04, 	// DPHYCLANECFG1 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x44,0x00,0x15, 	// DPHYCLANECFG2 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x45,0x02,0x06, 	// DPHYCLANECFG3 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x46,0x00,0x0E, 	// DPHYCLANECFG_1GB (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x48,0x03,0x02, 	// DPHYDLANECFG_1GB_1 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x49,0x03,0x05, 	// DPHYDLANECFG_1GB_2 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4A,0x00,0x02, 	// DPHYDLANECFG_1GB_3 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4E,0x04,0x04, 	// DPHYDLANECFG4 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0x90,0x00,0x28,0x28, 	// S0_EXPOTIME (128us @ 80.32 MHz)
	0x05,0x3d,0x90,0x02,0x00,0xA2, 	// S0_SENSORCFG (sensor_code_index = 1, sensor_rotates = 0)
	0x05,0x3d,0x90,0x03,0x53,0x9C, 	// S1_EXPOTIME (500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x05,0x00,0x02, 	// S1_SENSORCFG (sensor_code_index = 1, sensor_rotates = 0)
	0x05,0x3d,0x90,0x06,0x53,0x9C, 	// S2_EXPOTIME (500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x08,0x02,0x02, 	// S2_SENSORCFG (sensor_code_index = 1, sensor_rotates = 2)
	0x05,0x3d,0x90,0x09,0x53,0x9C, 	// S3_EXPOTIME (500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x0B,0x05,0x02, 	// S3_SENSORCFG (sensor_code_index = 1, sensor_rotates = 5)
	0x05,0x3d,0x90,0x0C,0x53,0x9C, 	// S4_EXPOTIME (500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x0E,0x07,0x02, 	// S4_SENSORCFG (sensor_code_index = 1, sensor_rotates = 7)
	0x05,0x3d,0x90,0xC0,0x28,0x28, 	// S0_EXPOTIMEMAX (128us @ 80.32 MHz)
	0x05,0x3d,0x90,0xC2,0x10,0xA2, 	// S0_ILLUCFG  Goff (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xC3,0x80,0x00, 	// S0_ROCFG 
	0x05,0x3d,0x90,0xC4,0x9D,0x6A, 	// S1_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xC6,0x10,0x02, 	// S1_ILLUCFG  0° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xC7,0x00,0x00, 	// S1_ROCFG 
	0x05,0x3d,0x90,0xC8,0x9D,0x6A, 	// S2_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xCA,0x10,0x12, 	// S2_ILLUCFG  90° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xCB,0x00,0x00, 	// S2_ROCFG 
	0x05,0x3d,0x90,0xCC,0x9D,0x6A, 	// S3_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xCE,0x10,0x02, 	// S3_ILLUCFG  180° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xCF,0x00,0x00, 	// S3_ROCFG 
	0x05,0x3d,0x90,0xD0,0x9D,0x6A, 	// S4_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xD2,0x10,0x12, 	// S4_ILLUCFG  270° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xD3,0xC0,0x00, 	// S4_ROCFG 
	0x05,0x3d,0x91,0xC0,0x01,0x12, 	// CSICFG (superframe enabled)
	0x05,0x3d,0x91,0xC1,0x21,0x40, 	// ROS 
	0x05,0x3d,0x91,0xC2,0x00,0x12, 	// MODULECFG (NTC meas enabled [internal PU])
	0x05,0x3d,0x91,0xC3,0x00,0x00, 	// USECASEID 
	0x05,0x3d,0x91,0xC4,0x01,0x92, 	// EXPCFG0 (t_preillu = 5µs @ 80.32 MHz)
	0x05,0x3d,0x91,0xC5,0x00,0x20, 	// EXPCFG1 
	0x05,0x3d,0x91,0xC6,0x20,0x04, 	// PSOUT (IRS9103A output, Gating disabled)
	0x05,0x3d,0x91,0xC7,0x08,0x35, 	// PADMODCFG (IRS9103A output)
	0x05,0x3d,0x91,0xD0,0x00,0x05, 	// MB_CFG_0 (MB0 = 5)
	0x05,0x3d,0x91,0xD8,0x06,0x1A, 	// MB0_FRAMETIME_MIN (mb_framerate = 30 fps)
	0x05,0x3d,0x91,0xE0,0x00,0x08, 	// MBSEQ0_CFG0 (1x MB0)
	0x05,0x3d,0x91,0xFF,0x1A,0xA1, 	// PLL_MODLUT1_CFG0 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x00,0xEE,0xEF, 	// PLL_MODLUT1_CFG1 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x01,0x00,0x0E, 	// PLL_MODLUT1_CFG2 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x02,0x13,0x01, 	// PLL_MODLUT1_CFG3 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x03,0xAA,0xA0, 	// PLL_MODLUT1_CFG4 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x04,0x03,0xC1, 	// PLL_MODLUT1_CFG5 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x05,0x00,0x38, 	// PLL_MODLUT1_CFG6 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x06,0x00,0x28, 	// PLL_MODLUT1_CFG7 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x36,0x00,0x09, 	// SENSOR_LENGTH_CODE1 (codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x37,0x03,0xE0, 	// SENSOR_CODE1_0      (codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x5A,0x00,0x09, 	// ILLU_LENGTH_CODE1 (codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x5B,0x03,0xC0, 	// ILLU_CODE1_0      (codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x7A,0x08,0x01, 	// DIGCLKDIV_S1_PLL1 (f_fsm = 80.32 MHz)
	0x05,0x3d,0x92,0xEE,0x00,0x00, 	// CRC (invalid)
	0x05,0x3d,0x92,0xEF,0xEF,0x00, 	// ROIROW (240)
	0x05,0x3d,0x92,0xF0,0x02,0x7F, 	// ROICOLMAX (640 columns)
	0x05,0x3d,0x92,0xF1,0x00,0x00, 	// ROICOLMIN (640 columns)
	0x05,0x3d,0x92,0xF3,0x06,0x1A, 	// MB0_FRAMETIME (mb_framerate = 30 fps)
    0x05,0x3d,0x94,0x01,0x00,0x02,  // SEQ_MODE (MBSEQ0)
	0x00,0x64,
    0x05,0x3d,0x94,0x00,0x00,0x01,
	0x00,0x64,
};

uint8_t Mode5_80Mhz_24fps_setting[] = {
    0x05,0x3d,0xA0,0x07,0x13,0x13, 	// PADGPIOCFG0 (GPIO0 = HighZ, GPIO1 = HighZ)
	0x05,0x3d,0xA0,0x08,0x13,0x13, 	// PADGPIOCFG1 (GPIO2 = HighZ, GPIO3 = HighZ)
	0x05,0x3d,0xA0,0x37,0x1E,0xA1, 	// PLL_SYSLUT_CFG0 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x38,0xAA,0xAB, 	// PLL_SYSLUT_CFG1 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x39,0x00,0x0A, 	// PLL_SYSLUT_CFG2 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3A,0x00,0x00, 	// PLL_SYSLUT_CFG3 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3B,0x02,0xD0, 	// PLL_SYSLUT_CFG4 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3C,0x00,0x00, 	// PLL_SYSLUT_CFG5 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3D,0x00,0x1F, 	// PLL_SYSLUT_CFG6 (for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x40,0x00,0x01, 	// DPHYCLKCFG1 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x41,0x00,0x0A, 	// DPHYCLKCFG_1GB (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x43,0x82,0x04,   // DPHYCLANECFG1 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x44,0x00,0x15, 	// DPHYCLANECFG2 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x45,0x02,0x06, 	// DPHYCLANECFG3 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x46,0x00,0x0E, 	// DPHYCLANECFG_1GB (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x48,0x03,0x02, 	// DPHYDLANECFG_1GB_1 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x49,0x03,0x05, 	// DPHYDLANECFG_1GB_2 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4A,0x00,0x02, 	// DPHYDLANECFG_1GB_3 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4E,0x04,0x04, 	// DPHYDLANECFG4 (MIPI timings for 620Mbps/lane)
	0x05,0x3d,0x90,0x00,0x28,0x28, 	// S0_EXPOTIME (128us @ 80.32 MHz)
	0x05,0x3d,0x90,0x02,0x00,0xA2, 	// S0_SENSORCFG (sensor_code_index = 1, sensor_rotates = 0)
	0x05,0x3d,0x90,0x03,0x07,0x87, 	// S1_EXPOTIME (24us @ 80.32 MHz)
	0x05,0x3d,0x90,0x05,0x00,0x02, 	// S1_SENSORCFG (sensor_code_index = 1, sensor_rotates = 0)
	0x05,0x3d,0x90,0x06,0x07,0x87, 	// S2_EXPOTIME (24us @ 80.32 MHz)
	0x05,0x3d,0x90,0x08,0x02,0x02, 	// S2_SENSORCFG (sensor_code_index = 1, sensor_rotates = 2)
	0x05,0x3d,0x90,0x09,0x07,0x87, 	// S3_EXPOTIME (24us @ 80.32 MHz)
	0x05,0x3d,0x90,0x0B,0x05,0x02, 	// S3_SENSORCFG (sensor_code_index = 1, sensor_rotates = 5)
	0x05,0x3d,0x90,0x0C,0x07,0x87, 	// S4_EXPOTIME (24us @ 80.32 MHz)
	0x05,0x3d,0x90,0x0E,0x07,0x02, 	// S4_SENSORCFG (sensor_code_index = 1, sensor_rotates = 7)
	0x05,0x3d,0x90,0xC0,0x28,0x28, 	// S0_EXPOTIMEMAX (128us @ 80.32 MHz)
	0x05,0x3d,0x90,0xC2,0x10,0xA2, 	// S0_ILLUCFG  Goff (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xC3,0x80,0x00, 	// S0_ROCFG 
	0x05,0x3d,0x90,0xC4,0x9D,0x6A, 	// S1_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xC6,0x10,0x02, 	// S1_ILLUCFG  0° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xC7,0x00,0x00, 	// S1_ROCFG 
	0x05,0x3d,0x90,0xC8,0x9D,0x6A, 	// S2_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xCA,0x10,0x12, 	// S2_ILLUCFG  90° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xCB,0x00,0x00, 	// S2_ROCFG 
	0x05,0x3d,0x90,0xCC,0x9D,0x6A, 	// S3_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xCE,0x10,0x02, 	// S3_ILLUCFG  180° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xCF,0x00,0x00, 	// S3_ROCFG 
	0x05,0x3d,0x90,0xD0,0x9D,0x6A, 	// S4_EXPOTIMEMAX (2000us @ 80.32 MHz)
	0x05,0x3d,0x90,0xD2,0x10,0x12, 	// S4_ILLUCFG  270° (pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xD3,0xC0,0x00, 	// S4_ROCFG 
	0x05,0x3d,0x91,0xC0,0x01,0x12, 	// CSICFG (superframe enabled)
	0x05,0x3d,0x91,0xC1,0x21,0x40, 	// ROS 
	0x05,0x3d,0x91,0xC2,0x00,0x12, 	// MODULECFG (NTC meas enabled [internal PU])
	0x05,0x3d,0x91,0xC3,0x00,0x00, 	// USECASEID 
	0x05,0x3d,0x91,0xC4,0x01,0x92, 	// EXPCFG0 (t_preillu = 5µs @ 80.32 MHz)
	0x05,0x3d,0x91,0xC5,0x00,0x20, 	// EXPCFG1 
	0x05,0x3d,0x91,0xC6,0x20,0x04, 	// PSOUT (IRS9103A output, Gating disabled)
	0x05,0x3d,0x91,0xC7,0x08,0x35, 	// PADMODCFG (IRS9103A output)
	0x05,0x3d,0x91,0xD0,0x00,0x05, 	// MB_CFG_0 (MB0 = 5)
	0x05,0x3d,0x91,0xD8,0x07,0xA0, 	// MB0_FRAMETIME_MIN (mb_framerate = 24 fps)
	0x05,0x3d,0x91,0xE0,0x00,0x08, 	// MBSEQ0_CFG0 (1x MB0)
	0x05,0x3d,0x91,0xFF,0x1A,0xA1, 	// PLL_MODLUT1_CFG0 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x00,0xEE,0xEF, 	// PLL_MODLUT1_CFG1 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x01,0x00,0x0E, 	// PLL_MODLUT1_CFG2 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x02,0x13,0x01, 	// PLL_MODLUT1_CFG3 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x03,0xAA,0xA0, 	// PLL_MODLUT1_CFG4 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x04,0x03,0xC1, 	// PLL_MODLUT1_CFG5 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x05,0x00,0x38, 	// PLL_MODLUT1_CFG6 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x06,0x00,0x28, 	// PLL_MODLUT1_CFG7 (for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x36,0x00,0x09, 	// SENSOR_LENGTH_CODE1 (codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x37,0x03,0xE0, 	// SENSOR_CODE1_0      (codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x5A,0x00,0x09, 	// ILLU_LENGTH_CODE1 (codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x5B,0x03,0xC0, 	// ILLU_CODE1_0      (codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x7A,0x08,0x01, 	// DIGCLKDIV_S1_PLL1 (f_fsm = 80.32 MHz)
	0x05,0x3d,0x92,0xEE,0x00,0x00, 	// CRC (invalid)
	0x05,0x3d,0x92,0xEF,0xEF,0x00, 	// ROIROW (240)
	0x05,0x3d,0x92,0xF0,0x02,0x7F, 	// ROICOLMAX (640 columns)
	0x05,0x3d,0x92,0xF1,0x00,0x00, 	// ROICOLMIN (640 columns)
	0x05,0x3d,0x92,0xF3,0x07,0xA0, 	// MB0_FRAMETIME (mb_framerate = 24 fps)
	0x05,0x3d,0x94,0x01,0x00,0x02,   // SEQ_MODE (MBSEQ0)
    0x00,0x64,
    0x05,0x3d,0x94,0x00,0x00,0x01,
	0x00,0x64,
};

uint8_t Mode9_60to80Mhz_30fps_setting[] = {
	0x05,0x3d,0xA0,0x07,0x13,0x13, 	// PADGPIOCFG0 {GPIO0 = HighZ, GPIO1 = HighZ)
	0x05,0x3d,0xA0,0x08,0x13,0x13, 	// PADGPIOCFG1 {GPIO2 = HighZ, GPIO3 = HighZ)
	0x05,0x3d,0xA0,0x37,0x1E,0xA1, 	// PLL_SYSLUT_CFG0 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x38,0xAA,0xAB, 	// PLL_SYSLUT_CFG1 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x39,0x00,0x0A, 	// PLL_SYSLUT_CFG2 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3A,0x00,0x00, 	// PLL_SYSLUT_CFG3 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3B,0x02,0xD0, 	// PLL_SYSLUT_CFG4 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3C,0x00,0x00, 	// PLL_SYSLUT_CFG5 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3D,0x00,0x1F, 	// PLL_SYSLUT_CFG6 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x40,0x00,0x01, 	// DPHYCLKCFG1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x41,0x00,0x0A, 	// DPHYCLKCFG_1GB {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x43,0x82,0x04, 	// DPHYCLANECFG1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x44,0x00,0x15, 	// DPHYCLANECFG2 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x45,0x02,0x06, 	// DPHYCLANECFG3 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x46,0x00,0x0E, 	// DPHYCLANECFG_1GB {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x48,0x03,0x02, 	// DPHYDLANECFG_1GB_1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x49,0x03,0x05, 	// DPHYDLANECFG_1GB_2 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4A,0x00,0x02, 	// DPHYDLANECFG_1GB_3 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4E,0x04,0x04, 	// DPHYDLANECFG4 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0x90,0x00,0x28,0x28, 	// S0_EXPOTIME {128us @ 80.32 MHz)
	0x05,0x3d,0x90,0x02,0x00,0xA2, 	// S0_SENSORCFG {sensor_code_index = 1, sensor_rotates = 0)
	0x05,0x3d,0x90,0x03,0x4E,0xB5, 	// S1_EXPOTIME {500us @ 60.24 MHz)
	0x05,0x3d,0x90,0x05,0x00,0x00, 	// S1_SENSORCFG {sensor_code_index = 0, sensor_rotates = 0)
	0x05,0x3d,0x90,0x06,0x4E,0xB5, 	// S2_EXPOTIME {500us @ 60.24 MHz)
	0x05,0x3d,0x90,0x08,0x02,0x00, 	// S2_SENSORCFG {sensor_code_index = 0, sensor_rotates = 2)
	0x05,0x3d,0x90,0x09,0x4E,0xB5, 	// S3_EXPOTIME {500us @ 60.24 MHz)
	0x05,0x3d,0x90,0x0B,0x05,0x00, 	// S3_SENSORCFG {sensor_code_index = 0, sensor_rotates = 5)
	0x05,0x3d,0x90,0x0C,0x4E,0xB5, 	// S4_EXPOTIME {500us @ 60.24 MHz)
	0x05,0x3d,0x90,0x0E,0x07,0x00, 	// S4_SENSORCFG {sensor_code_index = 0, sensor_rotates = 7)
	0x05,0x3d,0x90,0x0F,0x53,0x9C, 	// S5_EXPOTIME {500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x11,0x00,0x02, 	// S5_SENSORCFG {sensor_code_index = 1, sensor_rotates = 0)
	0x05,0x3d,0x90,0x12,0x53,0x9C, 	// S6_EXPOTIME {500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x14,0x02,0x02, 	// S6_SENSORCFG {sensor_code_index = 1, sensor_rotates = 2)
	0x05,0x3d,0x90,0x15,0x53,0x9C, 	// S7_EXPOTIME {500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x17,0x05,0x02, 	// S7_SENSORCFG {sensor_code_index = 1, sensor_rotates = 5)
	0x05,0x3d,0x90,0x18,0x53,0x9C, 	// S8_EXPOTIME {500us @ 80.32 MHz)
	0x05,0x3d,0x90,0x1A,0x07,0x02, 	// S8_SENSORCFG {sensor_code_index = 1, sensor_rotates = 7)
	0x05,0x3d,0x90,0xC0,0x28,0x28, 	// S0_EXPOTIMEMAX {128us @ 80.32 MHz)
	0x05,0x3d,0x90,0xC2,0x10,0xA2, 	// S0_ILLUCFG  Goff {pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xC3,0x80,0x00, 	// S0_ROCFG 
	0x05,0x3d,0x90,0xC4,0x74,0xF2, 	// S1_EXPOTIMEMAX {1800us @ 60.24 MHz)
	0x05,0x3d,0x90,0xC6,0x00,0x00, 	// S1_ILLUCFG  0° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xC7,0x00,0x00, 	// S1_ROCFG 
	0x05,0x3d,0x90,0xC8,0x74,0xF2, 	// S2_EXPOTIMEMAX {1800us @ 60.24 MHz)
	0x05,0x3d,0x90,0xCA,0x00,0x10, 	// S2_ILLUCFG  90° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xCB,0x00,0x00, 	// S2_ROCFG 
	0x05,0x3d,0x90,0xCC,0x74,0xF2, 	// S3_EXPOTIMEMAX {1800us @ 60.24 MHz)
	0x05,0x3d,0x90,0xCE,0x00,0x00, 	// S3_ILLUCFG  180° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xCF,0x00,0x00, 	// S3_ROCFG 
	0x05,0x3d,0x90,0xD0,0x74,0xF2, 	// S4_EXPOTIMEMAX {1800us @ 60.24 MHz)
	0x05,0x3d,0x90,0xD2,0x00,0x10, 	// S4_ILLUCFG  270° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xD3,0x00,0x00, 	// S4_ROCFG 
	0x05,0x3d,0x90,0xD4,0x91,0xA6, 	// S5_EXPOTIMEMAX {1800us @ 80.32 MHz)
	0x05,0x3d,0x90,0xD6,0x10,0x02, 	// S5_ILLUCFG  0° {pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xD7,0x00,0x00, 	// S5_ROCFG 
	0x05,0x3d,0x90,0xD8,0x91,0xA6, 	// S6_EXPOTIMEMAX {1800us @ 80.32 MHz)
	0x05,0x3d,0x90,0xDA,0x10,0x12, 	// S6_ILLUCFG  90° {pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xDB,0x00,0x00, 	// S6_ROCFG 
	0x05,0x3d,0x90,0xDC,0x91,0xA6, 	// S7_EXPOTIMEMAX {1800us @ 80.32 MHz)
	0x05,0x3d,0x90,0xDE,0x10,0x02, 	// S7_ILLUCFG  180° {pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xDF,0x00,0x00, 	// S7_ROCFG 
	0x05,0x3d,0x90,0xE0,0x91,0xA6, 	// S8_EXPOTIMEMAX {1800us @ 80.32 MHz)
	0x05,0x3d,0x90,0xE2,0x10,0x12, 	// S8_ILLUCFG  270° {pll_index = 1, illu_code_index = 1)
	0x05,0x3d,0x90,0xE3,0xC0,0x00,	// S8_ROCFG 
	0x05,0x3d,0x91,0xC0,0x01,0x12,	// CSICFG {superframe enabled)
	0x05,0x3d,0x91,0xC1,0x21,0x40,	// ROS 
	0x05,0x3d,0x91,0xC2,0x00,0x12, 	// MODULECFG {NTC meas enabled [internal PU])
	0x05,0x3d,0x91,0xC3,0x00,0x00, 	// USECASEID 
	0x05,0x3d,0x91,0xC4,0x01,0x92, 	// EXPCFG0 {t_preillu = 5µs @ 80.32 MHz)
	0x05,0x3d,0x91,0xC5,0x00,0x20, 	// EXPCFG1 
	0x05,0x3d,0x91,0xC6,0x20,0x04, 	// PSOUT {IRS9103A output, Gating disabled)
	0x05,0x3d,0x91,0xC7,0x08,0x35, 	// PADMODCFG {IRS9103A output)
	0x05,0x3d,0x91,0xD0,0x00,0x09, 	// MB_CFG_0 {MB0 = 9)
	0x05,0x3d,0x91,0xD8,0x06,0x1A, 	// MB0_FRAMETIME_MIN {mb_framerate = 30 fps)
	0x05,0x3d,0x91,0xE0,0x00,0x08, 	// MBSEQ0_CFG0 {1x MB0)
	0x05,0x3d,0x91,0xF7,0x1E,0xA1, 	// PLL_MODLUT0_CFG0 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xF8,0x33,0x33, 	// PLL_MODLUT0_CFG1 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xF9,0x00,0x03, 	// PLL_MODLUT0_CFG2 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFA,0x3F,0x01, 	// PLL_MODLUT0_CFG3 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFB,0xAA,0xA0, 	// PLL_MODLUT0_CFG4 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFC,0x02,0xC1, 	// PLL_MODLUT0_CFG5 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFD,0x00,0x38, 	// PLL_MODLUT0_CFG6 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFE,0x00,0x38, 	// PLL_MODLUT0_CFG7 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFF,0x1A,0xA1, 	// PLL_MODLUT1_CFG0 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x00,0xEE,0xEF, 	// PLL_MODLUT1_CFG1 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x01,0x00,0x0E, 	// PLL_MODLUT1_CFG2 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x02,0x13,0x01, 	// PLL_MODLUT1_CFG3 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x03,0xAA,0xA0, 	// PLL_MODLUT1_CFG4 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x04,0x03,0xC1, 	// PLL_MODLUT1_CFG5 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x05,0x00,0x38, 	// PLL_MODLUT1_CFG6 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x06,0x00,0x28, 	// PLL_MODLUT1_CFG7 {for f_illu = 80.32 MHz [f_mod = 803.20 MHz])
	0x05,0x3d,0x92,0x2D,0x00,0x09, 	// SENSOR_LENGTH_CODE0 {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x2E,0x03,0xE0, 	// SENSOR_CODE0_0      {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x36,0x00,0x09, 	// SENSOR_LENGTH_CODE1 {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x37,0x03,0xE0, 	// SENSOR_CODE1_0      {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x51,0x00,0x09, 	// ILLU_LENGTH_CODE0 {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x52,0x03,0xC0, 	// ILLU_CODE0_0      {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x5A,0x00,0x09, 	// ILLU_LENGTH_CODE1 {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x5B,0x03,0xC0, 	// ILLU_CODE1_0      {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x75,0x08,0x01, 	// DIGCLKDIV_S0_PLL0 {f_fsm = 60.24 MHz)
	0x05,0x3d,0x92,0x7A,0x08,0x01, 	// DIGCLKDIV_S1_PLL1 {f_fsm = 80.32 MHz)
	0x05,0x3d,0x92,0xEE,0x00,0x00, 	// CRC {invalid)
	0x05,0x3d,0x92,0xEF,0xEF,0x00, 	// ROIROW {240)
	0x05,0x3d,0x92,0xF0,0x02,0x7F, 	// ROICOLMAX {640 columns)
	0x05,0x3d,0x92,0xF1,0x00,0x00, 	// ROICOLMIN {640 columns)
	0x05,0x3d,0x92,0xF3,0x06,0x1A, 	// MB0_FRAMETIME {mb_framerate = 30 fps)
	0x05,0x3d,0x94,0x01,0x00,0x02, 	// SEQ_MODE (MBSEQ0)
    0x00,0x64,
    0x05,0x3d,0x94,0x00,0x00,0x01,
	0x00,0x64,
};

uint8_t face_id_30fps_setting[] = {
    0x05,0x3d,0xA0,0x07,0x13,0x13, 	// PADGPIOCFG0 {GPIO0 = HighZ, GPIO1 = HighZ)
	0x05,0x3d,0xA0,0x08,0x13,0x13, 	// PADGPIOCFG1 {GPIO2 = HighZ, GPIO3 = HighZ)
	0x05,0x3d,0xA0,0x37,0x1E,0xA1, 	// PLL_SYSLUT_CFG0 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x38,0xAA,0xAB, 	// PLL_SYSLUT_CFG1 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x39,0x00,0x0A, 	// PLL_SYSLUT_CFG2 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3A,0x00,0x00, 	// PLL_SYSLUT_CFG3 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3B,0x02,0xD0, 	// PLL_SYSLUT_CFG4 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3C,0x00,0x00, 	// PLL_SYSLUT_CFG5 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3D,0x00,0x1F, 	// PLL_SYSLUT_CFG6 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x40,0x00,0x01, 	// DPHYCLKCFG1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x41,0x00,0x0A, 	// DPHYCLKCFG_1GB {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x43,0x82,0x04, 	// DPHYCLANECFG1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x44,0x00,0x15, 	// DPHYCLANECFG2 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x45,0x02,0x06, 	// DPHYCLANECFG3 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x46,0x00,0x0E, 	// DPHYCLANECFG_1GB {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x48,0x03,0x02, 	// DPHYDLANECFG_1GB_1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x49,0x03,0x05, 	// DPHYDLANECFG_1GB_2 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4A,0x00,0x02, 	// DPHYDLANECFG_1GB_3 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4E,0x04,0x04, 	// DPHYDLANECFG4 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0x90,0x00,0x5D,0x6A, 	// S0_EXPOTIME {1000us @ 60.24 MHz)
	0x05,0x3d,0x90,0x02,0x00,0xA0, 	// S0_SENSORCFG {sensor_code_index = 0, sensor_rotates = 0)
	0x05,0x3d,0x90,0x03,0x5D,0x6A, 	// S1_EXPOTIME {1000us @ 60.24 MHz)
	0x05,0x3d,0x90,0x05,0x00,0xA0, 	// S1_SENSORCFG {sensor_code_index = 0, sensor_rotates = 0)
	0x05,0x3d,0x90,0x06,0x1E,0x1E, 	// S2_EXPOTIME {128us @ 60.24 MHz)
	0x05,0x3d,0x90,0x08,0x00,0xA0, 	// S2_SENSORCFG {sensor_code_index = 0, sensor_rotates = 0)
	0x05,0x3d,0x90,0x09,0x70,0xD9, 	// S3_EXPOTIME {1000us @ 100.04 MHz)
	0x05,0x3d,0x90,0x0B,0x00,0x04, 	// S3_SENSORCFG {sensor_code_index = 2, sensor_rotates = 0)
	0x05,0x3d,0x90,0x0C,0x70,0xD9, 	// S4_EXPOTIME {1000us @ 100.04 MHz)
	0x05,0x3d,0x90,0x0E,0x02,0x04, 	// S4_SENSORCFG {sensor_code_index = 2, sensor_rotates = 2)
	0x05,0x3d,0x90,0x0F,0x70,0xD9, 	// S5_EXPOTIME {1000us @ 100.04 MHz)
	0x05,0x3d,0x90,0x11,0x05,0x04, 	// S5_SENSORCFG {sensor_code_index = 2, sensor_rotates = 5)
	0x05,0x3d,0x90,0x12,0x70,0xD9, 	// S6_EXPOTIME {1000us @ 100.04 MHz)
	0x05,0x3d,0x90,0x14,0x07,0x04, 	// S6_SENSORCFG {sensor_code_index = 2, sensor_rotates = 7)
	0x05,0x3d,0x90,0xC0,0x96,0x0F, 	// S0_EXPOTIMEMAX {3000us @ 60.24 MHz)
	0x05,0x3d,0x90,0xC2,0x00,0xA0, 	// S0_ILLUCFG  Goff {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xC3,0x00,0x00, 	// S0_ROCFG 
	0x05,0x3d,0x90,0xC4,0x96,0x0F, 	// S1_EXPOTIMEMAX {3000us @ 60.24 MHz)
	0x05,0x3d,0x90,0xC6,0x00,0x00, 	// S1_ILLUCFG  Gon {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xC7,0x00,0x00, 	// S1_ROCFG 
	0x05,0x3d,0x90,0xC8,0x1E,0x1E, 	// S2_EXPOTIMEMAX {128us @ 60.24 MHz)
	0x05,0x3d,0x90,0xCA,0x00,0xA0, 	// S2_ILLUCFG  Goff {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xCB,0x80,0x00, 	// S2_ROCFG 
	0x05,0x3d,0x90,0xCC,0xA4,0xA2, 	// S3_EXPOTIMEMAX {3000us @ 100.04 MHz)
	0x05,0x3d,0x90,0xCE,0x20,0x04, 	// S3_ILLUCFG  0° {pll_index = 2, illu_code_index = 2)
	0x05,0x3d,0x90,0xCF,0x00,0x00, 	// S3_ROCFG 
	0x05,0x3d,0x90,0xD0,0xA4,0xA2, 	// S4_EXPOTIMEMAX {3000us @ 100.04 MHz)
	0x05,0x3d,0x90,0xD2,0x20,0x14, 	// S4_ILLUCFG  90° {pll_index = 2, illu_code_index = 2)
	0x05,0x3d,0x90,0xD3,0x00,0x00, 	// S4_ROCFG 
	0x05,0x3d,0x90,0xD4,0xA4,0xA2, 	// S5_EXPOTIMEMAX {3000us @ 100.04 MHz)
	0x05,0x3d,0x90,0xD6,0x20,0x04, 	// S5_ILLUCFG  180° {pll_index = 2, illu_code_index = 2)
	0x05,0x3d,0x90,0xD7,0x00,0x00, 	// S5_ROCFG 
	0x05,0x3d,0x90,0xD8,0xA4,0xA2, 	// S6_EXPOTIMEMAX {3000us @ 100.04 MHz)
	0x05,0x3d,0x90,0xDA,0x20,0x14, 	// S6_ILLUCFG  270° {pll_index = 2, illu_code_index = 2)
	0x05,0x3d,0x90,0xDB,0xC0,0x00, 	// S6_ROCFG 
	0x05,0x3d,0x91,0xC0,0x01,0x12, 	// CSICFG {superframe enabled)
	0x05,0x3d,0x91,0xC1,0x21,0x40, 	// ROS 
	0x05,0x3d,0x91,0xC2,0x00,0x12, 	// MODULECFG {NTC meas enabled [internal PU])
	0x05,0x3d,0x91,0xC3,0x00,0x00, 	// USECASEID 
	0x05,0x3d,0x91,0xC4,0x01,0xF4, 	// EXPCFG0 {t_preillu = 5µs @ 100.04 MHz)
	0x05,0x3d,0x91,0xC5,0x00,0x20, 	// EXPCFG1 
	0x05,0x3d,0x91,0xC6,0x20,0x04, 	// PSOUT {IRS9103A output, Gating disabled)
	0x05,0x3d,0x91,0xC7,0x08,0x35, 	// PADMODCFG {IRS9103A output)
	0x05,0x3d,0x91,0xD0,0x00,0x07, 	// MB_CFG_0 {MB0 = 7)
	0x05,0x3d,0x91,0xD8,0x06,0x1A, 	// MB0_FRAMETIME_MIN {mb_framerate = 30 fps)
	0x05,0x3d,0x91,0xE0,0x00,0x08, 	// MBSEQ0_CFG0 {1x MB0)
	0x05,0x3d,0x91,0xF7,0x1E,0xA1, 	// PLL_MODLUT0_CFG0 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xF8,0x33,0x33, 	// PLL_MODLUT0_CFG1 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xF9,0x00,0x03, 	// PLL_MODLUT0_CFG2 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFA,0x3F,0x01, 	// PLL_MODLUT0_CFG3 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFB,0xAA,0xA0, 	// PLL_MODLUT0_CFG4 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFC,0x02,0xC1, 	// PLL_MODLUT0_CFG5 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFD,0x00,0x38, 	// PLL_MODLUT0_CFG6 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFE,0x00,0x38, 	// PLL_MODLUT0_CFG7 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x92,0x07,0x16,0xA1, 	// PLL_MODLUT2_CFG0 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x08,0xDD,0xDE, 	// PLL_MODLUT2_CFG1 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x09,0x00,0x05, 	// PLL_MODLUT2_CFG2 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x0A,0x08,0x01, 	// PLL_MODLUT2_CFG3 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x0B,0xAA,0xA0, 	// PLL_MODLUT2_CFG4 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x0C,0x04,0xD1, 	// PLL_MODLUT2_CFG5 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x0D,0x00,0x38, 	// PLL_MODLUT2_CFG6 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x0E,0x00,0x20, 	// PLL_MODLUT2_CFG7 {for f_illu = 100.04 MHz [f_mod = 1000.40 MHz])
	0x05,0x3d,0x92,0x2D,0x00,0x09, 	// SENSOR_LENGTH_CODE0 {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x2E,0x03,0xE0, 	// SENSOR_CODE0_0      {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x3F,0x00,0x09, 	// SENSOR_LENGTH_CODE2 {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x40,0x03,0xE0, 	// SENSOR_CODE2_0      {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x51,0x00,0x09, 	// ILLU_LENGTH_CODE0 {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x52,0x03,0xC0, 	// ILLU_CODE0_0      {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x63,0x00,0x09, 	// ILLU_LENGTH_CODE2 {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x64,0x03,0xC0, 	// ILLU_CODE2_0      {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x75,0x08,0x01, 	// DIGCLKDIV_S0_PLL0 {f_fsm = 60.24 MHz)
	0x05,0x3d,0x92,0x7F,0x08,0x01, 	// DIGCLKDIV_S2_PLL2 {f_fsm = 100.04 MHz)
	0x05,0x3d,0x92,0xEE,0x00,0x00, 	// CRC {invalid)
	0x05,0x3d,0x92,0xEF,0xEF,0x00, 	// ROIROW {240)
	0x05,0x3d,0x92,0xF0,0x02,0x7F, 	// ROICOLMAX {640 columns)
	0x05,0x3d,0x92,0xF1,0x00,0x00, 	// ROICOLMIN {640 columns)
	0x05,0x3d,0x92,0xF3,0x06,0x1A, 	// MB0_FRAMETIME {mb_framerate = 30 fps)
	0x05,0x3d,0x94,0x01,0x00,0x02, 	// SEQ_MODE {MBSEQ0)
    0x00,0x64,
    0x05,0x3d,0x94,0x00,0x00,0x01,
	0x00,0x64,
};

uint8_t Mode5_60Mhz_24fps_setting[] = {
    0x05,0x3d,0xA0,0x07,0x13,0x13, 	// PADGPIOCFG0 {GPIO0 = HighZ, GPIO1 = HighZ)
	0x05,0x3d,0xA0,0x08,0x13,0x13, 	// PADGPIOCFG1 {GPIO2 = HighZ, GPIO3 = HighZ)
	0x05,0x3d,0xA0,0x37,0x1E,0xA1, 	// PLL_SYSLUT_CFG0 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x38,0xAA,0xAB, 	// PLL_SYSLUT_CFG1 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x39,0x00,0x0A, 	// PLL_SYSLUT_CFG2 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3A,0x00,0x00, 	// PLL_SYSLUT_CFG3 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3B,0x02,0xD0, 	// PLL_SYSLUT_CFG4 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3C,0x00,0x00, 	// PLL_SYSLUT_CFG5 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x3D,0x00,0x1F, 	// PLL_SYSLUT_CFG6 {for fref = 24.00 MHz)
	0x05,0x3d,0xA0,0x40,0x00,0x01, 	// DPHYCLKCFG1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x41,0x00,0x0A, 	// DPHYCLKCFG_1GB {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x43,0x82,0x04, 	// DPHYCLANECFG1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x44,0x00,0x15, 	// DPHYCLANECFG2 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x45,0x02,0x06, 	// DPHYCLANECFG3 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x46,0x00,0x0E, 	// DPHYCLANECFG_1GB {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x48,0x03,0x02, 	// DPHYDLANECFG_1GB_1 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x49,0x03,0x05, 	// DPHYDLANECFG_1GB_2 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4A,0x00,0x02, 	// DPHYDLANECFG_1GB_3 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0xA0,0x4E,0x04,0x04, 	// DPHYDLANECFG4 {MIPI timings for 620Mbps/lane)
	0x05,0x3d,0x90,0x00,0x1E,0x1E, 	// S0_EXPOTIME {128us @ 60.24 MHz)
	0x05,0x3d,0x90,0x02,0x00,0xA0, 	// S0_SENSORCFG {sensor_code_index = 0, sensor_rotates = 0)
	0x05,0x3d,0x90,0x03,0x51,0xA6, 	// S1_EXPOTIME {600us @ 60.24 MHz)
	0x05,0x3d,0x90,0x05,0x00,0x00, 	// S1_SENSORCFG {sensor_code_index = 0, sensor_rotates = 0)
	0x05,0x3d,0x90,0x06,0x51,0xA6, 	// S2_EXPOTIME {600us @ 60.24 MHz)
	0x05,0x3d,0x90,0x08,0x02,0x00, 	// S2_SENSORCFG {sensor_code_index = 0, sensor_rotates = 2)
	0x05,0x3d,0x90,0x09,0x51,0xA6, 	// S3_EXPOTIME {600us @ 60.24 MHz)
	0x05,0x3d,0x90,0x0B,0x05,0x00, 	// S3_SENSORCFG {sensor_code_index = 0, sensor_rotates = 5)
	0x05,0x3d,0x90,0x0C,0x51,0xA6, 	// S4_EXPOTIME {600us @ 60.24 MHz)
	0x05,0x3d,0x90,0x0E,0x07,0x00, 	// S4_SENSORCFG {sensor_code_index = 0, sensor_rotates = 7)
	0x05,0x3d,0x90,0xC0,0x1E,0x1E, 	// S0_EXPOTIMEMAX {128us @ 60.24 MHz)
	0x05,0x3d,0x90,0xC2,0x00,0xA0, 	// S0_ILLUCFG  Goff {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xC3,0x80,0x00, 	// S0_ROCFG 
	0x05,0x3d,0x90,0xC4,0x96,0x0F, 	// S1_EXPOTIMEMAX {2000us @ 60.24 MHz)
	0x05,0x3d,0x90,0xC6,0x00,0x00, 	// S1_ILLUCFG  0° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xC7,0x00,0x00, 	// S1_ROCFG 
	0x05,0x3d,0x90,0xC8,0x96,0x0F, 	// S2_EXPOTIMEMAX {2000us @ 60.24 MHz)
	0x05,0x3d,0x90,0xCA,0x00,0x10, 	// S2_ILLUCFG  90° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xCB,0x00,0x00, 	// S2_ROCFG 
	0x05,0x3d,0x90,0xCC,0x96,0x0F, 	// S3_EXPOTIMEMAX {2000us @ 60.24 MHz)
	0x05,0x3d,0x90,0xCE,0x00,0x00, 	// S3_ILLUCFG  180° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xCF,0x00,0x00, 	// S3_ROCFG 
	0x05,0x3d,0x90,0xD0,0x96,0x0F, 	// S4_EXPOTIMEMAX {2000us @ 60.24 MHz)
	0x05,0x3d,0x90,0xD2,0x00,0x10, 	// S4_ILLUCFG  270° {pll_index = 0, illu_code_index = 0)
	0x05,0x3d,0x90,0xD3,0xC0,0x00, 	// S4_ROCFG 
	0x05,0x3d,0x91,0xC0,0x01,0x12, 	// CSICFG {superframe enabled)
	0x05,0x3d,0x91,0xC1,0x21,0x40, 	// ROS 
	0x05,0x3d,0x91,0xC2,0x00,0x12, 	// MODULECFG {NTC meas enabled [internal PU])
	0x05,0x3d,0x91,0xC3,0x00,0x00, 	// USECASEID 
	0x05,0x3d,0x91,0xC4,0x01,0x2D, 	// EXPCFG0 {t_preillu = 5µs @ 60.24 MHz)
	0x05,0x3d,0x91,0xC5,0x00,0x20, 	// EXPCFG1 
	0x05,0x3d,0x91,0xC6,0x20,0x04, 	// PSOUT {IRS9103A output, Gating disabled)
	0x05,0x3d,0x91,0xC7,0x08,0x35, 	// PADMODCFG {IRS9103A output)
	0x05,0x3d,0x91,0xD0,0x00,0x05, 	// MB_CFG_0 {MB0 = 5)
	0x05,0x3d,0x91,0xD8,0x07,0xA0, 	// MB0_FRAMETIME_MIN {mb_framerate = 24 fps)
	0x05,0x3d,0x91,0xE0,0x00,0x08, 	// MBSEQ0_CFG0 {1x MB0)
	0x05,0x3d,0x91,0xF7,0x1E,0xA1, 	// PLL_MODLUT0_CFG0 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xF8,0x33,0x33, 	// PLL_MODLUT0_CFG1 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xF9,0x00,0x03, 	// PLL_MODLUT0_CFG2 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFA,0x3F,0x01, 	// PLL_MODLUT0_CFG3 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFB,0xAA,0xA0, 	// PLL_MODLUT0_CFG4 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFC,0x02,0xC1, 	// PLL_MODLUT0_CFG5 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFD,0x00,0x38, 	// PLL_MODLUT0_CFG6 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x91,0xFE,0x00,0x38, 	// PLL_MODLUT0_CFG7 {for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
	0x05,0x3d,0x92,0x2D,0x00,0x09, 	// SENSOR_LENGTH_CODE0 {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x2E,0x03,0xE0, 	// SENSOR_CODE0_0      {codelength = 10, dc = 50.00 %)
	0x05,0x3d,0x92,0x51,0x00,0x09, 	// ILLU_LENGTH_CODE0 {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x52,0x03,0xC0, 	// ILLU_CODE0_0      {codelength = 10, dc = 40.00 %)
	0x05,0x3d,0x92,0x75,0x08,0x01, 	// DIGCLKDIV_S0_PLL0 {f_fsm = 60.24 MHz)
	0x05,0x3d,0x92,0xEE,0x00,0x00, 	// CRC {invalid)
	0x05,0x3d,0x92,0xEF,0xEF,0x00, 	// ROIROW {240)
	0x05,0x3d,0x92,0xF0,0x02,0x7F, 	// ROICOLMAX {640 columns)
	0x05,0x3d,0x92,0xF1,0x00,0x00, 	// ROICOLMIN {640 columns)
	0x05,0x3d,0x92,0xF3,0x07,0xA0, 	// MB0_FRAMETIME {mb_framerate = 24 fps)
	0x05,0x3d,0x94,0x01,0x00,0x02, 	// SEQ_MODE {MBSEQ0)
    0x00,0x64,
    0x05,0x3d,0x94,0x00,0x00,0x01,
	0x00,0x64,
};


uint8_t Mode5_60Mhz_30fps_trigger_setting[] = {
    //************* sensor Setup ********************//
    0x05,0x3d,0xA0,0x00,0x00,0x00,      // DMUX0
    0x05,0x3d,0xA0,0x01,0x00,0x00,      // DMUX1
    0x05,0x3d,0xA0,0x03,0x00,0x00,      // MODPADMUX
    0x05,0x3d,0xA0,0x04,0x00,0x00,      // SOURCESEL
    0x05,0x3d,0xA0,0x07,0x13,0x13,  	// PADGPIOCFG0 (GPIO0 = HighZ GPIO1 = HighZ)
    0x05,0x3d,0xA0,0x08,0x13,0x13,  	// PADGPIOCFG1 (GPIO2 = HighZ GPIO3 = HighZ)
    0x05,0x3d,0xA0,0x08,0x13,0x02,      // PADGPIOCFG1 --> configure GPIO2 pad as input with pull-up

    0x05,0x3d,0xA0,0x37,0x1E,0xA1,  	// PLL_SYSLUT_CFG0 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x38,0xAA,0xAB,  	// PLL_SYSLUT_CFG1 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x39,0x00,0x0A,  	// PLL_SYSLUT_CFG2 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3A,0x00,0x00,  	// PLL_SYSLUT_CFG3 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3B,0x02,0xD0,  	// PLL_SYSLUT_CFG4 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3C,0x00,0x00,  	// PLL_SYSLUT_CFG5 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x3D,0x00,0x1F,  	// PLL_SYSLUT_CFG6 (for fref = 24.00 MHz)
    0x05,0x3d,0xA0,0x40,0x00,0x01,  	// DPHYCLKCFG1 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x41,0x00,0x0A,  	// DPHYCLKCFG_1GB (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x43,0x82,0x04,  	// DPHYCLANECFG1 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x44,0x00,0x15,  	// DPHYCLANECFG2 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x45,0x02,0x06,  	// DPHYCLANECFG3 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x46,0x00,0x0E,  	// DPHYCLANECFG_1GB (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x48,0x03,0x02,  	// DPHYDLANECFG_1GB_1 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x49,0x03,0x05,  	// DPHYDLANECFG_1GB_2 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x4A,0x00,0x02,  	// DPHYDLANECFG_1GB_3 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0xA0,0x4E,0x04,0x04,  	// DPHYDLANECFG4 (MIPI timings for 620Mbps/lane)
    0x05,0x3d,0x90,0x00,0x1E,0x1E,  	// S0_EXPOTIME (128us @ 60.24 MHz)
    0x05,0x3d,0x90,0x02,0x00,0xA0,  	// S0_SENSORCFG (sensor_code_index = 0 sensor_rotates = 0)
    0x05,0x3d,0x90,0x03,0x51,0xA6,  	// S1_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x05,0x00,0x00,  	// S1_SENSORCFG (sensor_code_index = 0 sensor_rotates = 0)
    0x05,0x3d,0x90,0x06,0x51,0xA6,  	// S2_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x08,0x02,0x00,  	// S2_SENSORCFG (sensor_code_index = 0 sensor_rotates = 2)
    0x05,0x3d,0x90,0x09,0x51,0xA6,  	// S3_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x0B,0x05,0x00,  	// S3_SENSORCFG (sensor_code_index = 0 sensor_rotates = 5)
    0x05,0x3d,0x90,0x0C,0x51,0xA6,  	// S4_EXPOTIME (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0x0E,0x07,0x00,  	// S4_SENSORCFG (sensor_code_index = 0 sensor_rotates = 7)
    0x05,0x3d,0x90,0xC0,0x1E,0x1E,  	// S0_EXPOTIMEMAX (128us @ 60.24 MHz)
    0x05,0x3d,0x90,0xC2,0x00,0xA0,  	// S0_ILLUCFG  Goff (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xC3,0x80,0x00,  	// S0_ROCFG
    0x05,0x3d,0x90,0xC4,0x51,0xA6,  	// S1_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xC6,0x00,0x00,  	// S1_ILLUCFG  0° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xC7,0x00,0x00,  	// S1_ROCFG
    0x05,0x3d,0x90,0xC8,0x51,0xA6,  	// S2_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xCA,0x00,0x10,  	// S2_ILLUCFG  90° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xCB,0x00,0x00,  	// S2_ROCFG
    0x05,0x3d,0x90,0xCC,0x51,0xA6,  	// S3_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xCE,0x00,0x00,  	// S3_ILLUCFG  180° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xCF,0x00,0x00,  	// S3_ROCFG
    0x05,0x3d,0x90,0xD0,0x51,0xA6,  	// S4_EXPOTIMEMAX (600us @ 60.24 MHz)
    0x05,0x3d,0x90,0xD2,0x00,0x10,  	// S4_ILLUCFG  270° (pll_index = 0 illu_code_index = 0)
    0x05,0x3d,0x90,0xD3,0xC0,0x00,  	// S4_ROCFG
    0x05,0x3d,0x91,0xC0,0x01,0x12,  	// CSICFG (superframe enabled)
    0x05,0x3d,0x91,0xC1,0x21,0x40,  	// ROS
    0x05,0x3d,0x91,0xC2,0x00,0x12,  	// MODULECFG (NTC meas enabled [internal PU])
    0x05,0x3d,0x91,0xC3,0x00,0x00,  	// USECASEID
    0x05,0x3d,0x91,0xC4,0x01,0x2D,  	// EXPCFG0 (t_preillu = 5µs @ 60.24 MHz)
    0x05,0x3d,0x91,0xC5,0x00,0x20,  	// EXPCFG1
    0x05,0x3d,0x91,0xC6,0x20,0x04,  	// PSOUT (IRS9103A output Gating disabled)
    0x05,0x3d,0x91,0xC7,0x08,0x35,  	// PADMODCFG (IRS9103A output)
    0x05,0x3d,0x91,0xD0,0x00,0x05,  	// MB_CFG_0 (MB0 = 5)
    0x05,0x3d,0x91,0xD8,0x06,0x1A,  	// MB0_FRAMETIME_MIN (mb_framerate = 30 fps)
    0x05,0x3d,0x91,0xE0,0x00,0x08,  	// MBSEQ0_CFG0 (1x MB0)
    0x05,0x3d,0x91,0xF7,0x1E,0xA1,  	// PLL_MODLUT0_CFG0 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xF8,0x33,0x33,  	// PLL_MODLUT0_CFG1 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xF9,0x00,0x03,  	// PLL_MODLUT0_CFG2 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFA,0x3F,0x01,  	// PLL_MODLUT0_CFG3 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFB,0xAA,0xA0,  	// PLL_MODLUT0_CFG4 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFC,0x02,0xC1,  	// PLL_MODLUT0_CFG5 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFD,0x00,0x38,  	// PLL_MODLUT0_CFG6 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x91,0xFE,0x00,0x38,  	// PLL_MODLUT0_CFG7 (for f_illu = 60.24 MHz [f_mod = 602.40 MHz])
    0x05,0x3d,0x92,0x2D,0x00,0x09,  	// SENSOR_LENGTH_CODE0 (codelength = 10 dc = 50.00 %)
    0x05,0x3d,0x92,0x2E,0x03,0xE0,  	// SENSOR_CODE0_0      (codelength = 10 dc = 50.00 %)
    0x05,0x3d,0x92,0x51,0x00,0x09,  	// ILLU_LENGTH_CODE0 (codelength = 10 dc = 40.00 %)
    0x05,0x3d,0x92,0x52,0x03,0xC0,  	// ILLU_CODE0_0      (codelength = 10 dc = 40.00 %)
    0x05,0x3d,0x92,0x75,0x08,0x01,  	// DIGCLKDIV_S0_PLL0 (f_fsm = 60.24 MHz)
    0x05,0x3d,0x92,0xEE,0x00,0x00,  	// CRC (invalid)
    0x05,0x3d,0x92,0xEF,0xEF,0x00,  	// ROIROW (240)
    0x05,0x3d,0x92,0xF0,0x02,0x7F,  	// ROICOLMAX (640 columns)
    0x05,0x3d,0x92,0xF1,0x00,0x00,  	// ROICOLMIN (640 columns)
    0x05,0x3d,0x92,0xF3,0x06,0x1A,  	// MB0_FRAMETIME (mb_framerate = 30 fps)
    0x05,0x3d,0x94,0x01,0x00,0x02,  	// SEQ_MODE (MBSEQ0)
    0x00,0x64,
    0x05,0x3d,0x94,0x02,0x00,0x01,      // TRIG_MODE --> activate slave mode
    0x05,0x3d,0xA0,0x00,0x14,0x00,      // DMUX0 --> connect pad of GPIO2 to trigger-in signal via DMUX
    0x00,0x64,
};


uint8_t irs2877a_stream_on_setting[] = {
	0x04,0x2a,0x04,0x0B,0x42,	// PIPE X BPP = 0x10, enable CSI output
	0x04,0x2a,0x08,0xA0,0x84,       //force all mipi output
};

uint8_t irs2877a_stream_off_setting[] = {
	0x04,0x2a,0x04,0x0B,0x00,	// enable mipi output           
};
#endif  // HBRE_CAMERA_UTILITY_SENSOR_INC_OV2311_IMS290_SETTING_H_
