#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Sep 29 13:29:17 2015
# Process ID: 10035
# Log file: /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.xpr
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
close_hw
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
close_hw
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*row*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*end*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*addr*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*good*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*pixel*" } ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[0]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[1]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[2]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 19 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {fbc/bramA/blockRam_i/addr_a_1[0]} {fbc/bramA/blockRam_i/addr_a_1[1]} {fbc/bramA/blockRam_i/addr_a_1[2]} {fbc/bramA/blockRam_i/addr_a_1[3]} {fbc/bramA/blockRam_i/addr_a_1[4]} {fbc/bramA/blockRam_i/addr_a_1[5]} {fbc/bramA/blockRam_i/addr_a_1[6]} {fbc/bramA/blockRam_i/addr_a_1[7]} {fbc/bramA/blockRam_i/addr_a_1[8]} {fbc/bramA/blockRam_i/addr_a_1[9]} {fbc/bramA/blockRam_i/addr_a_1[10]} {fbc/bramA/blockRam_i/addr_a_1[11]} {fbc/bramA/blockRam_i/addr_a_1[12]} {fbc/bramA/blockRam_i/addr_a_1[13]} {fbc/bramA/blockRam_i/addr_a_1[14]} {fbc/bramA/blockRam_i/addr_a_1[15]} {fbc/bramA/blockRam_i/addr_a_1[16]} {fbc/bramA/blockRam_i/addr_a_1[17]} {fbc/bramA/blockRam_i/addr_a_1[18]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[0]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[1]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[2]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 19 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {fbc/bramB/blockRam_i/addr_a_1[0]} {fbc/bramB/blockRam_i/addr_a_1[1]} {fbc/bramB/blockRam_i/addr_a_1[2]} {fbc/bramB/blockRam_i/addr_a_1[3]} {fbc/bramB/blockRam_i/addr_a_1[4]} {fbc/bramB/blockRam_i/addr_a_1[5]} {fbc/bramB/blockRam_i/addr_a_1[6]} {fbc/bramB/blockRam_i/addr_a_1[7]} {fbc/bramB/blockRam_i/addr_a_1[8]} {fbc/bramB/blockRam_i/addr_a_1[9]} {fbc/bramB/blockRam_i/addr_a_1[10]} {fbc/bramB/blockRam_i/addr_a_1[11]} {fbc/bramB/blockRam_i/addr_a_1[12]} {fbc/bramB/blockRam_i/addr_a_1[13]} {fbc/bramB/blockRam_i/addr_a_1[14]} {fbc/bramB/blockRam_i/addr_a_1[15]} {fbc/bramB/blockRam_i/addr_a_1[16]} {fbc/bramB/blockRam_i/addr_a_1[17]} {fbc/bramB/blockRam_i/addr_a_1[18]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {endY[3]} {endY[5]} {endY[6]} {endY[7]} {endY[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {endX[4]} {endX[5]} {endX[6]} {endX[7]} {endX[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {col[0]} {col[1]} {col[2]} {col[3]} {col[4]} {col[6]} {col[7]} {col[8]} {col[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {startY[0]} {startY[3]} {startY[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {row[2]} {row[3]} {row[4]} {row[5]} {row[6]} {row[7]} {row[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {startX[0]} {startX[2]} {startX[3]} {startX[5]} {startX[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 13 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {w_addr[6]} {w_addr[7]} {w_addr[8]} {w_addr[9]} {w_addr[10]} {w_addr[11]} {w_addr[12]} {w_addr[13]} {w_addr[14]} {w_addr[15]} {w_addr[16]} {w_addr[17]} {w_addr[18]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list fbc/bramB/blockRam_i/en_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list fbc/bramA/blockRam_i/en_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list fbc/bramB/blockRam_i/write_en_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list fbc/bramA/blockRam_i/write_en_1 ]]
save_constraints
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.sysdef /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.sdk/fb_top.hdf

set_property PROBES.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1]
set_property CONTROL.TRIGGER_MODE BASIC_ONLY [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
set_property CONTROL.TRIGGER_MODE ADVANCED_ONLY [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
wait_on_hw_ila -timeout 0 hw_ila_1
upload_hw_ila_data hw_ila_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*color*" } ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*color*" } ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0_0/clk]
connect_debug_port u_ila_0_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 4 [get_debug_ports u_ila_0_0/probe0]
connect_debug_port u_ila_0_0/probe0 [get_nets [list {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[0]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[1]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[2]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[3]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 19 [get_debug_ports u_ila_0_0/probe1]
connect_debug_port u_ila_0_0/probe1 [get_nets [list {fbc/bramA/blockRam_i/addr_a_1[0]} {fbc/bramA/blockRam_i/addr_a_1[1]} {fbc/bramA/blockRam_i/addr_a_1[2]} {fbc/bramA/blockRam_i/addr_a_1[3]} {fbc/bramA/blockRam_i/addr_a_1[4]} {fbc/bramA/blockRam_i/addr_a_1[5]} {fbc/bramA/blockRam_i/addr_a_1[6]} {fbc/bramA/blockRam_i/addr_a_1[7]} {fbc/bramA/blockRam_i/addr_a_1[8]} {fbc/bramA/blockRam_i/addr_a_1[9]} {fbc/bramA/blockRam_i/addr_a_1[10]} {fbc/bramA/blockRam_i/addr_a_1[11]} {fbc/bramA/blockRam_i/addr_a_1[12]} {fbc/bramA/blockRam_i/addr_a_1[13]} {fbc/bramA/blockRam_i/addr_a_1[14]} {fbc/bramA/blockRam_i/addr_a_1[15]} {fbc/bramA/blockRam_i/addr_a_1[16]} {fbc/bramA/blockRam_i/addr_a_1[17]} {fbc/bramA/blockRam_i/addr_a_1[18]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 4 [get_debug_ports u_ila_0_0/probe2]
connect_debug_port u_ila_0_0/probe2 [get_nets [list {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[0]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[1]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[2]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[3]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 19 [get_debug_ports u_ila_0_0/probe3]
connect_debug_port u_ila_0_0/probe3 [get_nets [list {fbc/bramB/blockRam_i/addr_a_1[0]} {fbc/bramB/blockRam_i/addr_a_1[1]} {fbc/bramB/blockRam_i/addr_a_1[2]} {fbc/bramB/blockRam_i/addr_a_1[3]} {fbc/bramB/blockRam_i/addr_a_1[4]} {fbc/bramB/blockRam_i/addr_a_1[5]} {fbc/bramB/blockRam_i/addr_a_1[6]} {fbc/bramB/blockRam_i/addr_a_1[7]} {fbc/bramB/blockRam_i/addr_a_1[8]} {fbc/bramB/blockRam_i/addr_a_1[9]} {fbc/bramB/blockRam_i/addr_a_1[10]} {fbc/bramB/blockRam_i/addr_a_1[11]} {fbc/bramB/blockRam_i/addr_a_1[12]} {fbc/bramB/blockRam_i/addr_a_1[13]} {fbc/bramB/blockRam_i/addr_a_1[14]} {fbc/bramB/blockRam_i/addr_a_1[15]} {fbc/bramB/blockRam_i/addr_a_1[16]} {fbc/bramB/blockRam_i/addr_a_1[17]} {fbc/bramB/blockRam_i/addr_a_1[18]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 5 [get_debug_ports u_ila_0_0/probe4]
connect_debug_port u_ila_0_0/probe4 [get_nets [list {endY[3]} {endY[5]} {endY[6]} {endY[7]} {endY[8]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 5 [get_debug_ports u_ila_0_0/probe5]
connect_debug_port u_ila_0_0/probe5 [get_nets [list {endX[4]} {endX[5]} {endX[6]} {endX[7]} {endX[8]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 9 [get_debug_ports u_ila_0_0/probe6]
connect_debug_port u_ila_0_0/probe6 [get_nets [list {col[0]} {col[1]} {col[2]} {col[3]} {col[4]} {col[6]} {col[7]} {col[8]} {col[9]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 3 [get_debug_ports u_ila_0_0/probe7]
connect_debug_port u_ila_0_0/probe7 [get_nets [list {color_in[0]} {color_in[1]} {color_in[2]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 3 [get_debug_ports u_ila_0_0/probe8]
connect_debug_port u_ila_0_0/probe8 [get_nets [list {color_in_a[0]} {color_in_a[1]} {color_in_a[2]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 3 [get_debug_ports u_ila_0_0/probe9]
connect_debug_port u_ila_0_0/probe9 [get_nets [list {startY[0]} {startY[3]} {startY[4]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 7 [get_debug_ports u_ila_0_0/probe10]
connect_debug_port u_ila_0_0/probe10 [get_nets [list {row[2]} {row[3]} {row[4]} {row[5]} {row[6]} {row[7]} {row[8]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 5 [get_debug_ports u_ila_0_0/probe11]
connect_debug_port u_ila_0_0/probe11 [get_nets [list {startX[0]} {startX[2]} {startX[3]} {startX[5]} {startX[7]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 13 [get_debug_ports u_ila_0_0/probe12]
connect_debug_port u_ila_0_0/probe12 [get_nets [list {w_addr[6]} {w_addr[7]} {w_addr[8]} {w_addr[9]} {w_addr[10]} {w_addr[11]} {w_addr[12]} {w_addr[13]} {w_addr[14]} {w_addr[15]} {w_addr[16]} {w_addr[17]} {w_addr[18]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe13]
connect_debug_port u_ila_0_0/probe13 [get_nets [list fbc/bramB/blockRam_i/en_1 ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe14]
connect_debug_port u_ila_0_0/probe14 [get_nets [list fbc/bramA/blockRam_i/en_1 ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe15]
connect_debug_port u_ila_0_0/probe15 [get_nets [list fbc/bramA/blockRam_i/write_en_1 ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe16]
connect_debug_port u_ila_0_0/probe16 [get_nets [list fbc/bramB/blockRam_i/write_en_1 ]]
refresh_design
reset_run impl_1
launch_runs impl_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group -filter { NAME =~  "*color*" } ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0_0/clk]
connect_debug_port u_ila_0_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 13 [get_debug_ports u_ila_0_0/probe0]
connect_debug_port u_ila_0_0/probe0 [get_nets [list {w_addr[6]} {w_addr[7]} {w_addr[8]} {w_addr[9]} {w_addr[10]} {w_addr[11]} {w_addr[12]} {w_addr[13]} {w_addr[14]} {w_addr[15]} {w_addr[16]} {w_addr[17]} {w_addr[18]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 7 [get_debug_ports u_ila_0_0/probe1]
connect_debug_port u_ila_0_0/probe1 [get_nets [list {row[2]} {row[3]} {row[4]} {row[5]} {row[6]} {row[7]} {row[8]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 3 [get_debug_ports u_ila_0_0/probe2]
connect_debug_port u_ila_0_0/probe2 [get_nets [list {startY[0]} {startY[3]} {startY[4]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 3 [get_debug_ports u_ila_0_0/probe3]
connect_debug_port u_ila_0_0/probe3 [get_nets [list {color_in_a[0]} {color_in_a[1]} {color_in_a[2]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 5 [get_debug_ports u_ila_0_0/probe4]
connect_debug_port u_ila_0_0/probe4 [get_nets [list {startX[0]} {startX[2]} {startX[3]} {startX[5]} {startX[7]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 3 [get_debug_ports u_ila_0_0/probe5]
connect_debug_port u_ila_0_0/probe5 [get_nets [list {color_in[0]} {color_in[1]} {color_in[2]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 9 [get_debug_ports u_ila_0_0/probe6]
connect_debug_port u_ila_0_0/probe6 [get_nets [list {col[0]} {col[1]} {col[2]} {col[3]} {col[4]} {col[6]} {col[7]} {col[8]} {col[9]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 2 [get_debug_ports u_ila_0_0/probe7]
connect_debug_port u_ila_0_0/probe7 [get_nets [list {endY[7]} {endY[8]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 4 [get_debug_ports u_ila_0_0/probe8]
connect_debug_port u_ila_0_0/probe8 [get_nets [list {endX[5]} {endX[6]} {endX[7]} {endX[8]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 19 [get_debug_ports u_ila_0_0/probe9]
connect_debug_port u_ila_0_0/probe9 [get_nets [list {fbc/bramA/blockRam_i/addr_a_1[0]} {fbc/bramA/blockRam_i/addr_a_1[1]} {fbc/bramA/blockRam_i/addr_a_1[2]} {fbc/bramA/blockRam_i/addr_a_1[3]} {fbc/bramA/blockRam_i/addr_a_1[4]} {fbc/bramA/blockRam_i/addr_a_1[5]} {fbc/bramA/blockRam_i/addr_a_1[6]} {fbc/bramA/blockRam_i/addr_a_1[7]} {fbc/bramA/blockRam_i/addr_a_1[8]} {fbc/bramA/blockRam_i/addr_a_1[9]} {fbc/bramA/blockRam_i/addr_a_1[10]} {fbc/bramA/blockRam_i/addr_a_1[11]} {fbc/bramA/blockRam_i/addr_a_1[12]} {fbc/bramA/blockRam_i/addr_a_1[13]} {fbc/bramA/blockRam_i/addr_a_1[14]} {fbc/bramA/blockRam_i/addr_a_1[15]} {fbc/bramA/blockRam_i/addr_a_1[16]} {fbc/bramA/blockRam_i/addr_a_1[17]} {fbc/bramA/blockRam_i/addr_a_1[18]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 4 [get_debug_ports u_ila_0_0/probe10]
connect_debug_port u_ila_0_0/probe10 [get_nets [list {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[0]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[1]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[2]} {fbc/bramA/blockRam_i/blk_mem_gen_0_douta[3]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 4 [get_debug_ports u_ila_0_0/probe11]
connect_debug_port u_ila_0_0/probe11 [get_nets [list {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[0]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[1]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[2]} {fbc/bramB/blockRam_i/blk_mem_gen_0_douta[3]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 19 [get_debug_ports u_ila_0_0/probe12]
connect_debug_port u_ila_0_0/probe12 [get_nets [list {fbc/bramB/blockRam_i/addr_a_1[0]} {fbc/bramB/blockRam_i/addr_a_1[1]} {fbc/bramB/blockRam_i/addr_a_1[2]} {fbc/bramB/blockRam_i/addr_a_1[3]} {fbc/bramB/blockRam_i/addr_a_1[4]} {fbc/bramB/blockRam_i/addr_a_1[5]} {fbc/bramB/blockRam_i/addr_a_1[6]} {fbc/bramB/blockRam_i/addr_a_1[7]} {fbc/bramB/blockRam_i/addr_a_1[8]} {fbc/bramB/blockRam_i/addr_a_1[9]} {fbc/bramB/blockRam_i/addr_a_1[10]} {fbc/bramB/blockRam_i/addr_a_1[11]} {fbc/bramB/blockRam_i/addr_a_1[12]} {fbc/bramB/blockRam_i/addr_a_1[13]} {fbc/bramB/blockRam_i/addr_a_1[14]} {fbc/bramB/blockRam_i/addr_a_1[15]} {fbc/bramB/blockRam_i/addr_a_1[16]} {fbc/bramB/blockRam_i/addr_a_1[17]} {fbc/bramB/blockRam_i/addr_a_1[18]} ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe13]
connect_debug_port u_ila_0_0/probe13 [get_nets [list fbc/bramB/blockRam_i/en_1 ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe14]
connect_debug_port u_ila_0_0/probe14 [get_nets [list fbc/bramA/blockRam_i/en_1 ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe15]
connect_debug_port u_ila_0_0/probe15 [get_nets [list fbc/bramA/blockRam_i/write_en_1 ]]
create_debug_port u_ila_0_0 probe
set_property port_width 1 [get_debug_ports u_ila_0_0/probe16]
connect_debug_port u_ila_0_0/probe16 [get_nets [list fbc/bramB/blockRam_i/write_en_1 ]]
save_constraints
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.sysdef /afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.sdk/fb_top.hdf

set_property PROBES.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.runs/impl_1/fb_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {row}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {col}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {color_in}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {color_in_a}]
save_wave_config {/afs/ece.cmu.edu/usr/ppearson/Private/class/18545/F15_18545_BattleZone/code/poc/avg/frame_buffer/frame_buffer.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
