#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaee206410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaee1e7930 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaaaee206410;
 .timescale 0 0;
v0xaaaaee1dc760_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaee1e7930
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaee1dc760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaee1a6e30 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaaaee22c890_0 .net *"_ivl_1", 3 0, L_0xaaaaee22e500;  1 drivers
v0xaaaaee22c990_0 .var/2s "c", 31 0;
v0xaaaaee22ca70_0 .var "clock", 0 0;
v0xaaaaee22cb10_0 .var/2s "col_i", 31 0;
v0xaaaaee22cbd0_0 .var "core_executing", 0 0;
v0xaaaaee22cce0_0 .var/2u "cycle_count", 63 0;
v0xaaaaee22cdc0_0 .net "done", 0 0, v0xaaaaee22b6e0_0;  1 drivers
v0xaaaaee22ce60_0 .var/2s "fd", 31 0;
v0xaaaaee22cf20_0 .net "mem_ack_out", 0 0, L_0xaaaaee249300;  1 drivers
v0xaaaaee22cff0_0 .net "mem_busy_out", 0 0, v0xaaaaee22b860_0;  1 drivers
v0xaaaaee22d0c0_0 .var "pad_en", 0 0;
v0xaaaaee22d160_0 .var "partial_row_vec", 3 0;
v0xaaaaee22d200_0 .var "reset", 0 0;
v0xaaaaee22d2a0_0 .var/2s "row_i", 31 0;
v0xaaaaee22d380_0 .var "run", 0 0;
v0xaaaaee22d450_0 .net "tb_col_addr_dbg", 3 0, L_0xaaaaee22e6e0;  1 drivers
v0xaaaaee22d510_0 .var "tb_packet", 14 0;
v0xaaaaee22d710_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaaaee22e780;  1 drivers
v0xaaaaee22d7d0_0 .net "tb_read_en_dbg", 0 0, L_0xaaaaee22e950;  1 drivers
v0xaaaaee22d890_0 .net "tb_row_addr_dbg", 1 0, L_0xaaaaee22e5f0;  1 drivers
v0xaaaaee22d970_0 .net "tb_staging_dbg", 0 0, L_0xaaaaee22ea60;  1 drivers
v0xaaaaee22da30_0 .net "tb_write_en_dbg", 0 0, L_0xaaaaee22e880;  1 drivers
v0xaaaaee22daf0_0 .net/2s "updates", 31 0, v0xaaaaee22c110_0;  1 drivers
L_0xaaaaee22e500 .part v0xaaaaee22d510_0, 11, 4;
L_0xaaaaee22e5f0 .part L_0xaaaaee22e500, 0, 2;
L_0xaaaaee22e6e0 .part v0xaaaaee22d510_0, 3, 4;
L_0xaaaaee22e780 .part v0xaaaaee22d510_0, 7, 4;
L_0xaaaaee22e880 .part v0xaaaaee22d510_0, 2, 1;
L_0xaaaaee22e950 .part v0xaaaaee22d510_0, 1, 1;
L_0xaaaaee22ea60 .part v0xaaaaee22d510_0, 0, 1;
S_0xaaaaee1a60e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 134, 4 134 0, S_0xaaaaee1a6e30;
 .timescale 0 0;
v0xaaaaee1afa30_0 .var/2s "i", 31 0;
S_0xaaaaee1a6550 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 135, 4 135 0, S_0xaaaaee1a6e30;
 .timescale 0 0;
v0xaaaaee1afff0_0 .var/2s "i", 31 0;
S_0xaaaaee1a69c0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 136, 4 136 0, S_0xaaaaee1a6e30;
 .timescale 0 0;
v0xaaaaee1b49b0_0 .var/2s "i", 31 0;
S_0xaaaaee1a5c70 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaaaee1a6e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
v0xaaaaee22b0b0_0 .net *"_ivl_22", 31 0, L_0xaaaaee245060;  1 drivers
v0xaaaaee22b170_0 .net *"_ivl_36", 31 0, L_0xaaaaee248a70;  1 drivers
L_0xffffa925bd50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaaee22b250_0 .net/2u *"_ivl_42", 1 0, L_0xffffa925bd50;  1 drivers
v0xaaaaee22b340_0 .net *"_ivl_8", 31 0, L_0xaaaaee241bf0;  1 drivers
v0xaaaaee22b420_0 .net "ack", 2 0, L_0xaaaaee248d80;  1 drivers
v0xaaaaee22b500 .array "bank_partial_vec_out", 0 2;
v0xaaaaee22b500_0 .net v0xaaaaee22b500 0, 3 0, L_0xaaaaee1d08d0; 1 drivers
v0xaaaaee22b500_1 .net v0xaaaaee22b500 1, 3 0, L_0xaaaaee241e70; 1 drivers
v0xaaaaee22b500_2 .net v0xaaaaee22b500 2, 3 0, L_0xaaaaee2453e0; 1 drivers
v0xaaaaee22b640_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  1 drivers
v0xaaaaee22b6e0_0 .var "done_out", 0 0;
v0xaaaaee22b7a0_0 .net "mem_ack_out", 0 0, L_0xaaaaee249300;  alias, 1 drivers
v0xaaaaee22b860_0 .var "mem_busy_out", 0 0;
v0xaaaaee22b920_0 .net "pad_en", 0 0, v0xaaaaee22d0c0_0;  1 drivers
v0xaaaaee22b9c0_0 .net "reset", 0 0, v0xaaaaee22d200_0;  1 drivers
v0xaaaaee22ba60_0 .net "run_in", 0 0, v0xaaaaee22d380_0;  1 drivers
v0xaaaaee22bb20_0 .var "sync", 1 0;
v0xaaaaee22bc00_0 .net "sync_active", 0 0, L_0xaaaaee248f10;  1 drivers
v0xaaaaee22bca0_0 .net "sync_col_addr_out", 3 0, L_0xaaaaee245320;  1 drivers
v0xaaaaee22bd80_0 .net "tb_packet_in", 14 0, v0xaaaaee22d510_0;  1 drivers
v0xaaaaee22bf70_0 .net "tb_packet_row_addr_dbg", 3 0, L_0xaaaaee2493f0;  1 drivers
v0xaaaaee22c050_0 .net "tb_packet_write_en_dbg", 0 0, L_0xaaaaee249590;  1 drivers
v0xaaaaee22c110_0 .var/2s "updates_out", 31 0;
L_0xffffa925b1c8 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee240050 .functor MUXZ 4, L_0xaaaaee241870, L_0xffffa925b1c8, L_0xaaaaee248f10, C4<>;
L_0xaaaaee240140 .part L_0xaaaaee248d80, 0, 1;
L_0xffffa925b210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee2401e0 .functor MUXZ 1, L_0xaaaaee240140, L_0xffffa925b210, L_0xaaaaee248f10, C4<>;
L_0xaaaaee240320 .part v0xaaaaee22d510_0, 0, 1;
L_0xaaaaee2404d0 .part v0xaaaaee22d510_0, 11, 4;
L_0xaaaaee2407a0 .part v0xaaaaee22d510_0, 11, 4;
L_0xffffa925b450 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee241bf0 .functor MUXZ 32, L_0xaaaaee2419f0, L_0xffffa925b450, L_0xaaaaee248f10, C4<>;
L_0xaaaaee241d30 .part L_0xaaaaee241bf0, 0, 2;
L_0xaaaaee243610 .functor MUXZ 4, L_0xaaaaee244df0, L_0xaaaaee1d08d0, L_0xaaaaee248f10, C4<>;
L_0xaaaaee243700 .part L_0xaaaaee248d80, 0, 1;
L_0xaaaaee243850 .part L_0xaaaaee248d80, 1, 1;
L_0xaaaaee2438f0 .functor MUXZ 1, L_0xaaaaee243850, L_0xaaaaee243700, L_0xaaaaee248f10, C4<>;
L_0xaaaaee243a50 .part v0xaaaaee22d510_0, 0, 1;
L_0xaaaaee243af0 .part v0xaaaaee22d510_0, 11, 4;
L_0xaaaaee243e90 .part v0xaaaaee22d510_0, 11, 4;
L_0xffffa925b888 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee245060 .functor MUXZ 32, L_0xaaaaee244f70, L_0xffffa925b888, L_0xaaaaee248f10, C4<>;
L_0xaaaaee245230 .part L_0xaaaaee245060, 0, 2;
L_0xaaaaee246cb0 .functor MUXZ 4, L_0xaaaaee248800, L_0xaaaaee241e70, L_0xaaaaee248f10, C4<>;
L_0xaaaaee246e40 .part L_0xaaaaee248d80, 1, 1;
L_0xaaaaee246ee0 .part L_0xaaaaee248d80, 2, 1;
L_0xaaaaee246d50 .functor MUXZ 1, L_0xaaaaee246ee0, L_0xaaaaee246e40, L_0xaaaaee248f10, C4<>;
L_0xaaaaee247080 .part v0xaaaaee22d510_0, 0, 1;
L_0xaaaaee2471e0 .part v0xaaaaee22d510_0, 11, 4;
L_0xaaaaee247500 .part v0xaaaaee22d510_0, 11, 4;
L_0xffffa925bcc0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee248a70 .functor MUXZ 32, L_0xaaaaee248980, L_0xffffa925bcc0, L_0xaaaaee248f10, C4<>;
L_0xaaaaee248bb0 .part L_0xaaaaee248a70, 0, 2;
L_0xaaaaee248d80 .concat8 [ 1 1 1 0], L_0xaaaaee2414b0, L_0xaaaaee244ac0, L_0xaaaaee248480;
L_0xaaaaee248f10 .cmp/ne 2, v0xaaaaee22bb20_0, L_0xffffa925bd50;
L_0xaaaaee249300 .reduce/or L_0xaaaaee248d80;
L_0xaaaaee2493f0 .part v0xaaaaee22d510_0, 11, 4;
L_0xaaaaee249590 .part v0xaaaaee22d510_0, 2, 1;
S_0xaaaaee1a57c0 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 37, 5 37 0, S_0xaaaaee1a5c70;
 .timescale 0 0;
P_0xaaaaee215700 .param/l "end_row" 1 5 46, +C4<00000000000000000000000000000100>;
P_0xaaaaee215740 .param/l "mach_i" 0 5 37, +C4<00>;
P_0xaaaaee215780 .param/l "start_row" 1 5 45, C4<00000000000000000000000000000000>;
L_0xaaaaee1d08d0 .functor BUFZ 4, L_0xaaaaee241870, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaee240b30 .functor AND 1, L_0xaaaaee240660, L_0xaaaaee2409c0, C4<1>, C4<1>;
L_0xaaaaee240c40 .functor AND 1, L_0xaaaaee240320, L_0xaaaaee240b30, C4<1>, C4<1>;
v0xaaaaee21ab30_0 .net *"_ivl_11", 3 0, L_0xaaaaee2404d0;  1 drivers
v0xaaaaee21ac30_0 .net *"_ivl_12", 31 0, L_0xaaaaee240570;  1 drivers
L_0xffffa925b2a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21ad10_0 .net *"_ivl_15", 27 0, L_0xffffa925b2a0;  1 drivers
v0xaaaaee21add0_0 .net *"_ivl_16", 0 0, L_0xaaaaee240660;  1 drivers
v0xaaaaee21ae90_0 .net *"_ivl_18", 3 0, L_0xaaaaee2407a0;  1 drivers
v0xaaaaee21afc0_0 .net *"_ivl_19", 31 0, L_0xaaaaee240880;  1 drivers
L_0xffffa925b2e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21b0a0_0 .net *"_ivl_22", 27 0, L_0xffffa925b2e8;  1 drivers
L_0xffffa925b330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21b180_0 .net/2u *"_ivl_23", 31 0, L_0xffffa925b330;  1 drivers
v0xaaaaee21b260_0 .net *"_ivl_25", 0 0, L_0xaaaaee2409c0;  1 drivers
v0xaaaaee21b320_0 .net *"_ivl_28", 0 0, L_0xaaaaee240b30;  1 drivers
v0xaaaaee21b3e0_0 .net *"_ivl_3", 3 0, L_0xffffa925b1c8;  1 drivers
v0xaaaaee21b4c0_0 .net/2u *"_ivl_31", 31 0, L_0xffffa925b450;  1 drivers
v0xaaaaee21b5a0_0 .net *"_ivl_33", 31 0, L_0xaaaaee2419f0;  1 drivers
L_0xffffa925b498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21b680_0 .net *"_ivl_36", 29 0, L_0xffffa925b498;  1 drivers
v0xaaaaee21b760_0 .net *"_ivl_5", 0 0, L_0xffffa925b210;  1 drivers
v0xaaaaee21b840_0 .net *"_ivl_7", 0 0, L_0xaaaaee240140;  1 drivers
v0xaaaaee21b920_0 .net *"_ivl_8", 0 0, L_0xaaaaee240320;  1 drivers
L_0xffffa925b258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21ba00_0 .net/2u *"_ivl_9", 31 0, L_0xffffa925b258;  1 drivers
v0xaaaaee21bae0_0 .var "col_addr_in", 3 0;
v0xaaaaee21bba0_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaaee241870;  1 drivers
v0xaaaaee21bc70_0 .net "local_col_addr_out", 3 0, v0xaaaaee2194d0_0;  1 drivers
v0xaaaaee21bd40_0 .net "local_read_en", 0 0, L_0xaaaaee23f110;  1 drivers
v0xaaaaee21be10_0 .net "local_row_addr_out", 1 0, L_0xaaaaee23fef0;  1 drivers
v0xaaaaee21bee0_0 .net "mach_partial_vec_out", 3 0, L_0xaaaaee23fca0;  1 drivers
v0xaaaaee21bfb0_0 .net "mach_write_en", 0 0, L_0xaaaaee23f870;  1 drivers
v0xaaaaee21c080_0 .var "partial_vec_in", 3 0;
v0xaaaaee21c150_0 .var "read_en", 0 0;
v0xaaaaee21c220_0 .var "row_addr_in", 1 0;
v0xaaaaee21c2c0_0 .net "tb_packet_in_range", 0 0, L_0xaaaaee240c40;  1 drivers
v0xaaaaee21c360_0 .var "write_en", 0 0;
E_0xaaaaee13ba20/0 .event edge, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0;
E_0xaaaaee13ba20/1 .event edge, v0xaaaaee22bd80_0, v0xaaaaee21c2c0_0, v0xaaaaee22bd80_0, v0xaaaaee219a90_0;
E_0xaaaaee13ba20/2 .event edge, v0xaaaaee21a2f0_0, v0xaaaaee21a6f0_0, v0xaaaaee22bb20_0, v0xaaaaee22bca0_0;
E_0xaaaaee13ba20/3 .event edge, v0xaaaaee2194d0_0, v0xaaaaee219cf0_0, v0xaaaaee21a890_0;
E_0xaaaaee13ba20 .event/or E_0xaaaaee13ba20/0, E_0xaaaaee13ba20/1, E_0xaaaaee13ba20/2, E_0xaaaaee13ba20/3;
L_0xaaaaee240570 .concat [ 4 28 0 0], L_0xaaaaee2404d0, L_0xffffa925b2a0;
L_0xaaaaee240660 .cmp/ge 32, L_0xaaaaee240570, L_0xffffa925b258;
L_0xaaaaee240880 .concat [ 4 28 0 0], L_0xaaaaee2407a0, L_0xffffa925b2e8;
L_0xaaaaee2409c0 .cmp/gt 32, L_0xffffa925b330, L_0xaaaaee240880;
L_0xaaaaee2419f0 .concat [ 2 30 0 0], v0xaaaaee21c220_0, L_0xffffa925b498;
S_0xaaaaee215980 .scope module, "bank" "mem" 5 86, 6 5 0, S_0xaaaaee1a57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaee111360 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaee240e40 .functor AND 1, v0xaaaaee217640_0, L_0xaaaaee240d50, C4<1>, C4<1>;
L_0xaaaaee240f00 .functor OR 1, v0xaaaaee21c150_0, v0xaaaaee21c360_0, C4<0>, C4<0>;
L_0xaaaaee241100 .functor AND 1, L_0xaaaaee240f00, L_0xaaaaee241010, C4<1>, C4<1>;
L_0xaaaaee241350 .functor OR 1, L_0xaaaaee241100, L_0xaaaaee241210, C4<0>, C4<0>;
L_0xaaaaee241440 .functor AND 1, L_0xaaaaee240e40, v0xaaaaee21c150_0, C4<1>, C4<1>;
L_0xaaaaee2414b0 .functor OR 1, L_0xaaaaee241440, L_0xaaaaee241210, C4<0>, C4<0>;
L_0xffffa925b408 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee241760 .functor AND 32, L_0xaaaaee241640, L_0xffffa925b408, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaee2166b0_0 .net *"_ivl_0", 0 0, L_0xaaaaee240d50;  1 drivers
L_0xffffa925b378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee216790_0 .net/2u *"_ivl_10", 1 0, L_0xffffa925b378;  1 drivers
v0xaaaaee216870_0 .net *"_ivl_17", 0 0, L_0xaaaaee241440;  1 drivers
v0xaaaaee216910_0 .net *"_ivl_20", 31 0, L_0xaaaaee241640;  1 drivers
L_0xffffa925b3c0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee2169f0_0 .net *"_ivl_23", 27 0, L_0xffffa925b3c0;  1 drivers
v0xaaaaee216b20_0 .net/2u *"_ivl_24", 31 0, L_0xffffa925b408;  1 drivers
v0xaaaaee216c00_0 .net *"_ivl_26", 31 0, L_0xaaaaee241760;  1 drivers
v0xaaaaee216ce0_0 .net *"_ivl_5", 0 0, L_0xaaaaee240f00;  1 drivers
v0xaaaaee216da0_0 .net *"_ivl_7", 0 0, L_0xaaaaee241010;  1 drivers
v0xaaaaee216e60_0 .net "ack_out", 0 0, L_0xaaaaee2414b0;  1 drivers
v0xaaaaee216f20_0 .net "addr_saved", 0 0, L_0xaaaaee240e40;  1 drivers
v0xaaaaee216fe0_0 .net "bank_read_data", 11 0, v0xaaaaee216320_0;  1 drivers
v0xaaaaee2170a0_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaaee217160_0 .var "bank_vec_stable", 11 0;
v0xaaaaee217250_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee217320_0 .net "col_addr_in", 3 0, v0xaaaaee21bae0_0;  1 drivers
v0xaaaaee2173c0_0 .var "dirty_list", 3 0;
v0xaaaaee2174a0_0 .net "fetch_en", 0 0, L_0xaaaaee241100;  1 drivers
v0xaaaaee217560_0 .var "fetch_state", 1 0;
v0xaaaaee217640_0 .var "mem_init", 0 0;
v0xaaaaee217700_0 .var "next_fetch_state", 1 0;
v0xaaaaee2177e0_0 .net "pad_en", 0 0, v0xaaaaee22d0c0_0;  alias, 1 drivers
v0xaaaaee2178a0_0 .net "partial_vec_in", 3 0, v0xaaaaee21c080_0;  1 drivers
v0xaaaaee217980_0 .net "partial_vec_out", 3 0, L_0xaaaaee241870;  alias, 1 drivers
v0xaaaaee217a60_0 .net "read_en", 0 0, v0xaaaaee21c150_0;  1 drivers
v0xaaaaee217b20_0 .net "reset", 0 0, v0xaaaaee22d200_0;  alias, 1 drivers
v0xaaaaee217be0_0 .net "row_addr_in", 1 0, L_0xaaaaee241d30;  1 drivers
v0xaaaaee217cd0_0 .net "write_en", 0 0, v0xaaaaee21c360_0;  1 drivers
v0xaaaaee217d70_0 .net "writeback_commit", 0 0, L_0xaaaaee241210;  1 drivers
E_0xaaaaee10e070 .event edge, v0xaaaaee217560_0, v0xaaaaee2174a0_0, v0xaaaaee216f20_0, v0xaaaaee217cd0_0;
L_0xaaaaee240d50 .cmp/eq 2, L_0xaaaaee241d30, v0xaaaaee2170a0_0;
L_0xaaaaee241010 .reduce/nor L_0xaaaaee240e40;
L_0xaaaaee241210 .cmp/eq 2, v0xaaaaee217560_0, L_0xffffa925b378;
L_0xaaaaee241640 .concat [ 4 28 0 0], v0xaaaaee21bae0_0, L_0xffffa925b3c0;
L_0xaaaaee241870 .part/v v0xaaaaee217160_0, L_0xaaaaee241760, 4;
S_0xaaaaee215cf0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaaee215980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaee16b9d0 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaaee16ba10 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaaee215fd0_0 .net "addr", 1 0, L_0xaaaaee241d30;  alias, 1 drivers
v0xaaaaee2160d0_0 .net "bank_en", 0 0, L_0xaaaaee241350;  1 drivers
v0xaaaaee216190_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee216260 .array "mem", 0 3, 11 0;
v0xaaaaee216320_0 .var "read_data", 11 0;
v0xaaaaee216450_0 .net "write_data", 11 0, v0xaaaaee217160_0;  1 drivers
v0xaaaaee216530_0 .net "write_en", 0 0, L_0xaaaaee241210;  alias, 1 drivers
E_0xaaaaee207bf0 .event posedge, v0xaaaaee216190_0;
S_0xaaaaee217fc0 .scope module, "mach" "freemachine" 5 54, 8 1 0, S_0xaaaaee1a57c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_ack_out";
    .port_info 12 /OUTPUT 2 "row_addr_out";
    .port_info 13 /OUTPUT 4 "col_addr_out";
    .port_info 14 /OUTPUT 4 "partial_vec_out";
P_0xaaaaee218170 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000000100>;
P_0xaaaaee2181b0 .param/l "log2_mod" 1 8 16, +C4<00000000000000000000000000000010>;
P_0xaaaaee2181f0 .param/l "start_row" 0 8 2, C4<00000000000000000000000000000000>;
L_0xaaaaee1dc640 .functor AND 1, v0xaaaaee219750_0, L_0xaaaaee22eb30, C4<1>, C4<1>;
v0xaaaaee219db0_0 .array/port v0xaaaaee219db0, 0;
L_0xaaaaee1d7640 .functor BUFZ 12, v0xaaaaee219db0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaee219db0_1 .array/port v0xaaaaee219db0, 1;
L_0xaaaaee1af910 .functor BUFZ 12, v0xaaaaee219db0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaee219db0_2 .array/port v0xaaaaee219db0, 2;
L_0xaaaaee1b2470 .functor BUFZ 12, v0xaaaaee219db0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaaee1b4810 .functor OR 1, L_0xaaaaee23f870, L_0xaaaaee1dc640, C4<0>, C4<0>;
L_0xaaaaee1c0780 .functor AND 1, L_0xaaaaee248f10, L_0xaaaaee23f440, C4<1>, C4<1>;
L_0xaaaaee23f870 .functor XOR 1, L_0xaaaaee23f690, L_0xaaaaee23f730, C4<0>, C4<0>;
L_0xaaaaee23fef0 .functor BUFZ 2, v0xaaaaee21a3b0_0, C4<00>, C4<00>, C4<00>;
v0xaaaaee2183c0_0 .net *"_ivl_1", 0 0, L_0xaaaaee22eb30;  1 drivers
v0xaaaaee218480_0 .net *"_ivl_13", 31 0, L_0xaaaaee22edc0;  1 drivers
L_0xffffa925b018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee218560_0 .net *"_ivl_16", 29 0, L_0xffffa925b018;  1 drivers
L_0xffffa925b060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaee218650_0 .net/2u *"_ivl_17", 31 0, L_0xffffa925b060;  1 drivers
v0xaaaaee218730_0 .net *"_ivl_22", 0 0, L_0xaaaaee1b4810;  1 drivers
L_0xffffa925b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaee218840_0 .net/2u *"_ivl_23", 0 0, L_0xffffa925b0a8;  1 drivers
v0xaaaaee218920_0 .net *"_ivl_27", 31 0, L_0xaaaaee23f2d0;  1 drivers
L_0xffffa925b0f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee218a00_0 .net *"_ivl_30", 29 0, L_0xffffa925b0f0;  1 drivers
L_0xffffa925b138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaee218ae0_0 .net/2u *"_ivl_31", 31 0, L_0xffffa925b138;  1 drivers
v0xaaaaee218bc0_0 .net *"_ivl_33", 0 0, L_0xaaaaee23f440;  1 drivers
v0xaaaaee218c80_0 .net *"_ivl_38", 0 0, L_0xaaaaee23f690;  1 drivers
v0xaaaaee218d60_0 .net *"_ivl_40", 0 0, L_0xaaaaee23f730;  1 drivers
L_0xffffa925b180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee218e40_0 .net/2u *"_ivl_43", 31 0, L_0xffffa925b180;  1 drivers
v0xaaaaee218f20_0 .net *"_ivl_45", 0 0, L_0xaaaaee23f9c0;  1 drivers
v0xaaaaee218fe0_0 .net *"_ivl_49", 3 0, L_0xaaaaee23fab0;  1 drivers
v0xaaaaee2190c0_0 .net *"_ivl_52", 3 0, L_0xaaaaee23fc00;  1 drivers
v0xaaaaee2191a0_0 .net "ack_in", 0 0, L_0xaaaaee2401e0;  1 drivers
v0xaaaaee219370_0 .var "changed_out", 0 0;
v0xaaaaee219430_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee2194d0_0 .var "col_addr_out", 3 0;
v0xaaaaee2195b0_0 .var/2s "col_i", 31 0;
v0xaaaaee219690_0 .net "done_out", 0 0, L_0xaaaaee1dc640;  1 drivers
v0xaaaaee219750_0 .var "done_out_buf", 0 0;
v0xaaaaee219810_0 .var "insert_reg", 1 0;
v0xaaaaee2198f0_0 .net "last_row", 0 0, L_0xaaaaee23ef50;  1 drivers
v0xaaaaee2199b0_0 .net "partial_vec_in", 3 0, L_0xaaaaee240050;  1 drivers
v0xaaaaee219a90_0 .net "partial_vec_out", 3 0, L_0xaaaaee23fca0;  alias, 1 drivers
v0xaaaaee219b70_0 .var "prev_sync", 0 0;
v0xaaaaee219c30_0 .var "read_en_buf", 0 0;
v0xaaaaee219cf0_0 .net "read_en_out", 0 0, L_0xaaaaee23f110;  alias, 1 drivers
v0xaaaaee219db0 .array "regs", 0 2, 11 0;
v0xaaaaee219ef0_0 .net "regs_dbg_0", 11 0, L_0xaaaaee1d7640;  1 drivers
v0xaaaaee219fd0_0 .net "regs_dbg_1", 11 0, L_0xaaaaee1af910;  1 drivers
v0xaaaaee21a0b0_0 .net "regs_dbg_2", 11 0, L_0xaaaaee1b2470;  1 drivers
v0xaaaaee21a190_0 .var "regs_valid", 0 0;
v0xaaaaee21a250_0 .net "reset", 0 0, v0xaaaaee22d200_0;  alias, 1 drivers
v0xaaaaee21a2f0_0 .net "row_addr_out", 1 0, L_0xaaaaee23fef0;  alias, 1 drivers
v0xaaaaee21a3b0_0 .var "row_addr_out_buf", 1 0;
o0xffffa92a50c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee21a490_0 .net "run", 0 0, o0xffffa92a50c8;  0 drivers
v0xaaaaee21a550_0 .var "store_parity", 1 0;
v0xaaaaee21a630_0 .net "sync_ack_out", 0 0, L_0xaaaaee1c0780;  1 drivers
v0xaaaaee21a6f0_0 .net "sync_in", 0 0, L_0xaaaaee248f10;  alias, 1 drivers
v0xaaaaee21a7b0_0 .var/2s "updates_out", 31 0;
v0xaaaaee21a890_0 .net "write_en_out", 0 0, L_0xaaaaee23f870;  alias, 1 drivers
L_0xaaaaee22eb30 .reduce/nor L_0xaaaaee23f870;
L_0xaaaaee22edc0 .concat [ 2 30 0 0], v0xaaaaee21a3b0_0, L_0xffffa925b018;
L_0xaaaaee23ef50 .cmp/eq 32, L_0xaaaaee22edc0, L_0xffffa925b060;
L_0xaaaaee23f110 .functor MUXZ 1, v0xaaaaee219c30_0, L_0xffffa925b0a8, L_0xaaaaee1b4810, C4<>;
L_0xaaaaee23f2d0 .concat [ 2 30 0 0], v0xaaaaee219810_0, L_0xffffa925b0f0;
L_0xaaaaee23f440 .cmp/eq 32, L_0xaaaaee23f2d0, L_0xffffa925b138;
L_0xaaaaee23f690 .part v0xaaaaee21a550_0, 0, 1;
L_0xaaaaee23f730 .part v0xaaaaee21a550_0, 1, 1;
L_0xaaaaee23f9c0 .cmp/eq 32, v0xaaaaee2195b0_0, L_0xffffa925b180;
L_0xaaaaee23fab0 .part v0xaaaaee219db0_0, 8, 4;
L_0xaaaaee23fc00 .part v0xaaaaee219db0_1, 8, 4;
L_0xaaaaee23fca0 .functor MUXZ 4, L_0xaaaaee23fc00, L_0xaaaaee23fab0, L_0xaaaaee23f9c0, C4<>;
S_0xaaaaee21c430 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 37, 5 37 0, S_0xaaaaee1a5c70;
 .timescale 0 0;
P_0xaaaaee21c5c0 .param/l "end_row" 1 5 46, +C4<00000000000000000000000000001000>;
P_0xaaaaee21c600 .param/l "mach_i" 0 5 37, +C4<01>;
P_0xaaaaee21c640 .param/l "start_row" 1 5 45, C4<00000000000000000000000000000100>;
L_0xaaaaee241e70 .functor BUFZ 4, L_0xaaaaee244df0, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaee243990 .functor AND 1, L_0xaaaaee243d50, L_0xaaaaee244070, C4<1>, C4<1>;
L_0xaaaaee244250 .functor AND 1, L_0xaaaaee243a50, L_0xaaaaee243990, C4<1>, C4<1>;
v0xaaaaee222290_0 .net *"_ivl_10", 31 0, L_0xaaaaee243c10;  1 drivers
L_0xffffa925b6d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee222390_0 .net *"_ivl_13", 27 0, L_0xffffa925b6d8;  1 drivers
v0xaaaaee222470_0 .net *"_ivl_14", 0 0, L_0xaaaaee243d50;  1 drivers
v0xaaaaee222540_0 .net *"_ivl_16", 3 0, L_0xaaaaee243e90;  1 drivers
v0xaaaaee222620_0 .net *"_ivl_17", 31 0, L_0xaaaaee243f30;  1 drivers
L_0xffffa925b720 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee222700_0 .net *"_ivl_20", 27 0, L_0xffffa925b720;  1 drivers
L_0xffffa925b768 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee2227e0_0 .net/2u *"_ivl_21", 31 0, L_0xffffa925b768;  1 drivers
v0xaaaaee2228c0_0 .net *"_ivl_23", 0 0, L_0xaaaaee244070;  1 drivers
v0xaaaaee222980_0 .net *"_ivl_26", 0 0, L_0xaaaaee243990;  1 drivers
v0xaaaaee222a40_0 .net/2u *"_ivl_29", 31 0, L_0xffffa925b888;  1 drivers
v0xaaaaee222b20_0 .net *"_ivl_31", 31 0, L_0xaaaaee244f70;  1 drivers
L_0xffffa925b8d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee222c00_0 .net *"_ivl_34", 29 0, L_0xffffa925b8d0;  1 drivers
v0xaaaaee222ce0_0 .net *"_ivl_4", 0 0, L_0xaaaaee243700;  1 drivers
v0xaaaaee222dc0_0 .net *"_ivl_5", 0 0, L_0xaaaaee243850;  1 drivers
v0xaaaaee222ea0_0 .net *"_ivl_6", 0 0, L_0xaaaaee243a50;  1 drivers
L_0xffffa925b690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaee222f80_0 .net/2u *"_ivl_7", 31 0, L_0xffffa925b690;  1 drivers
v0xaaaaee223060_0 .net *"_ivl_9", 3 0, L_0xaaaaee243af0;  1 drivers
v0xaaaaee223140_0 .var "col_addr_in", 3 0;
v0xaaaaee223200_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaaee244df0;  1 drivers
v0xaaaaee2232d0_0 .net "local_col_addr_out", 3 0, v0xaaaaee2209c0_0;  1 drivers
v0xaaaaee2233a0_0 .net "local_read_en", 0 0, L_0xaaaaee242670;  1 drivers
v0xaaaaee223470_0 .net "local_row_addr_out", 1 0, L_0xaaaaee2434b0;  1 drivers
v0xaaaaee223540_0 .net "mach_partial_vec_out", 3 0, L_0xaaaaee243260;  1 drivers
v0xaaaaee223610_0 .net "mach_write_en", 0 0, L_0xaaaaee242ec0;  1 drivers
v0xaaaaee2236e0_0 .var "partial_vec_in", 3 0;
v0xaaaaee2237b0_0 .var "read_en", 0 0;
v0xaaaaee223880_0 .var "row_addr_in", 1 0;
v0xaaaaee223920_0 .net "tb_packet_in_range", 0 0, L_0xaaaaee244250;  1 drivers
v0xaaaaee2239c0_0 .var "write_en", 0 0;
E_0xaaaaee207bb0/0 .event edge, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0;
E_0xaaaaee207bb0/1 .event edge, v0xaaaaee22bd80_0, v0xaaaaee223920_0, v0xaaaaee22bd80_0, v0xaaaaee220f80_0;
E_0xaaaaee207bb0/2 .event edge, v0xaaaaee2219f0_0, v0xaaaaee21a6f0_0, v0xaaaaee22bb20_0, v0xaaaaee22bca0_0;
E_0xaaaaee207bb0/3 .event edge, v0xaaaaee2209c0_0, v0xaaaaee2211e0_0, v0xaaaaee221f70_0;
E_0xaaaaee207bb0 .event/or E_0xaaaaee207bb0/0, E_0xaaaaee207bb0/1, E_0xaaaaee207bb0/2, E_0xaaaaee207bb0/3;
L_0xaaaaee243c10 .concat [ 4 28 0 0], L_0xaaaaee243af0, L_0xffffa925b6d8;
L_0xaaaaee243d50 .cmp/ge 32, L_0xaaaaee243c10, L_0xffffa925b690;
L_0xaaaaee243f30 .concat [ 4 28 0 0], L_0xaaaaee243e90, L_0xffffa925b720;
L_0xaaaaee244070 .cmp/gt 32, L_0xffffa925b768, L_0xaaaaee243f30;
L_0xaaaaee244f70 .concat [ 2 30 0 0], v0xaaaaee223880_0, L_0xffffa925b8d0;
S_0xaaaaee21c880 .scope module, "bank" "mem" 5 86, 6 5 0, S_0xaaaaee21c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaee17b6d0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaee244450 .functor AND 1, v0xaaaaee21e830_0, L_0xaaaaee244360, C4<1>, C4<1>;
L_0xaaaaee244510 .functor OR 1, v0xaaaaee2237b0_0, v0xaaaaee2239c0_0, C4<0>, C4<0>;
L_0xaaaaee244710 .functor AND 1, L_0xaaaaee244510, L_0xaaaaee244620, C4<1>, C4<1>;
L_0xaaaaee244960 .functor OR 1, L_0xaaaaee244710, L_0xaaaaee244820, C4<0>, C4<0>;
L_0xaaaaee244a50 .functor AND 1, L_0xaaaaee244450, v0xaaaaee2237b0_0, C4<1>, C4<1>;
L_0xaaaaee244ac0 .functor OR 1, L_0xaaaaee244a50, L_0xaaaaee244820, C4<0>, C4<0>;
L_0xffffa925b840 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee244ce0 .functor AND 32, L_0xaaaaee244bc0, L_0xffffa925b840, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaee21d710_0 .net *"_ivl_0", 0 0, L_0xaaaaee244360;  1 drivers
L_0xffffa925b7b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21d7f0_0 .net/2u *"_ivl_10", 1 0, L_0xffffa925b7b0;  1 drivers
v0xaaaaee21d8d0_0 .net *"_ivl_17", 0 0, L_0xaaaaee244a50;  1 drivers
v0xaaaaee21d970_0 .net *"_ivl_20", 31 0, L_0xaaaaee244bc0;  1 drivers
L_0xffffa925b7f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21da50_0 .net *"_ivl_23", 27 0, L_0xffffa925b7f8;  1 drivers
v0xaaaaee21db80_0 .net/2u *"_ivl_24", 31 0, L_0xffffa925b840;  1 drivers
v0xaaaaee21dc60_0 .net *"_ivl_26", 31 0, L_0xaaaaee244ce0;  1 drivers
v0xaaaaee21dd40_0 .net *"_ivl_5", 0 0, L_0xaaaaee244510;  1 drivers
v0xaaaaee21de00_0 .net *"_ivl_7", 0 0, L_0xaaaaee244620;  1 drivers
v0xaaaaee21dec0_0 .net "ack_out", 0 0, L_0xaaaaee244ac0;  1 drivers
v0xaaaaee21df80_0 .net "addr_saved", 0 0, L_0xaaaaee244450;  1 drivers
v0xaaaaee21e040_0 .net "bank_read_data", 11 0, v0xaaaaee21d340_0;  1 drivers
v0xaaaaee21e100_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaaee21e1c0_0 .var "bank_vec_stable", 11 0;
v0xaaaaee21e2b0_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee21e3e0_0 .net "col_addr_in", 3 0, v0xaaaaee223140_0;  1 drivers
v0xaaaaee21e4a0_0 .var "dirty_list", 3 0;
v0xaaaaee21e690_0 .net "fetch_en", 0 0, L_0xaaaaee244710;  1 drivers
v0xaaaaee21e750_0 .var "fetch_state", 1 0;
v0xaaaaee21e830_0 .var "mem_init", 0 0;
v0xaaaaee21e8f0_0 .var "next_fetch_state", 1 0;
v0xaaaaee21e9d0_0 .net "pad_en", 0 0, v0xaaaaee22d0c0_0;  alias, 1 drivers
v0xaaaaee21eaa0_0 .net "partial_vec_in", 3 0, v0xaaaaee2236e0_0;  1 drivers
v0xaaaaee21eb60_0 .net "partial_vec_out", 3 0, L_0xaaaaee244df0;  alias, 1 drivers
v0xaaaaee21ec40_0 .net "read_en", 0 0, v0xaaaaee2237b0_0;  1 drivers
v0xaaaaee21ed00_0 .net "reset", 0 0, v0xaaaaee22d200_0;  alias, 1 drivers
v0xaaaaee21eda0_0 .net "row_addr_in", 1 0, L_0xaaaaee245230;  1 drivers
v0xaaaaee21ee60_0 .net "write_en", 0 0, v0xaaaaee2239c0_0;  1 drivers
v0xaaaaee21ef00_0 .net "writeback_commit", 0 0, L_0xaaaaee244820;  1 drivers
E_0xaaaaee21cb80 .event edge, v0xaaaaee21e750_0, v0xaaaaee21e690_0, v0xaaaaee21df80_0, v0xaaaaee21ee60_0;
L_0xaaaaee244360 .cmp/eq 2, L_0xaaaaee245230, v0xaaaaee21e100_0;
L_0xaaaaee244620 .reduce/nor L_0xaaaaee244450;
L_0xaaaaee244820 .cmp/eq 2, v0xaaaaee21e750_0, L_0xffffa925b7b0;
L_0xaaaaee244bc0 .concat [ 4 28 0 0], v0xaaaaee223140_0, L_0xffffa925b7f8;
L_0xaaaaee244df0 .part/v v0xaaaaee21e1c0_0, L_0xaaaaee244ce0, 4;
S_0xaaaaee21cc30 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaaee21c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaee204fb0 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaaee204ff0 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaaee21d010_0 .net "addr", 1 0, L_0xaaaaee245230;  alias, 1 drivers
v0xaaaaee21d110_0 .net "bank_en", 0 0, L_0xaaaaee244960;  1 drivers
v0xaaaaee21d1d0_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee21d2a0 .array "mem", 0 3, 11 0;
v0xaaaaee21d340_0 .var "read_data", 11 0;
v0xaaaaee21d470_0 .net "write_data", 11 0, v0xaaaaee21e1c0_0;  1 drivers
v0xaaaaee21d550_0 .net "write_en", 0 0, L_0xaaaaee244820;  alias, 1 drivers
S_0xaaaaee21f150 .scope generate, "genblk2" "genblk2" 5 48, 5 48 0, S_0xaaaaee21c430;
 .timescale 0 0;
L_0xaaaaee245320 .functor BUFZ 4, v0xaaaaee2209c0_0, C4<0000>, C4<0000>, C4<0000>;
S_0xaaaaee21f300 .scope module, "mach" "freemachine" 5 54, 8 1 0, S_0xaaaaee21c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_ack_out";
    .port_info 12 /OUTPUT 2 "row_addr_out";
    .port_info 13 /OUTPUT 4 "col_addr_out";
    .port_info 14 /OUTPUT 4 "partial_vec_out";
P_0xaaaaee21f510 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000001000>;
P_0xaaaaee21f550 .param/l "log2_mod" 1 8 16, +C4<00000000000000000000000000000010>;
P_0xaaaaee21f590 .param/l "start_row" 0 8 2, C4<00000000000000000000000000000100>;
L_0xaaaaee242020 .functor AND 1, v0xaaaaee220c40_0, L_0xaaaaee241f30, C4<1>, C4<1>;
v0xaaaaee2212a0_0 .array/port v0xaaaaee2212a0, 0;
L_0xaaaaee2420e0 .functor BUFZ 12, v0xaaaaee2212a0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaee2212a0_1 .array/port v0xaaaaee2212a0, 1;
L_0xaaaaee242150 .functor BUFZ 12, v0xaaaaee2212a0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaee2212a0_2 .array/port v0xaaaaee2212a0, 2;
L_0xaaaaee2421c0 .functor BUFZ 12, v0xaaaaee2212a0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaaee2425b0 .functor OR 1, L_0xaaaaee242ec0, L_0xaaaaee242020, C4<0>, C4<0>;
L_0xaaaaee242ad0 .functor AND 1, L_0xaaaaee248f10, L_0xaaaaee242920, C4<1>, C4<1>;
L_0xaaaaee242ec0 .functor XOR 1, L_0xaaaaee242ce0, L_0xaaaaee242d80, C4<0>, C4<0>;
L_0xaaaaee2434b0 .functor BUFZ 2, v0xaaaaee221ad0_0, C4<00>, C4<00>, C4<00>;
v0xaaaaee21f8d0_0 .net *"_ivl_1", 0 0, L_0xaaaaee241f30;  1 drivers
v0xaaaaee21f970_0 .net *"_ivl_13", 31 0, L_0xaaaaee2422c0;  1 drivers
L_0xffffa925b4e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21fa50_0 .net *"_ivl_16", 29 0, L_0xffffa925b4e0;  1 drivers
L_0xffffa925b528 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21fb40_0 .net/2u *"_ivl_17", 31 0, L_0xffffa925b528;  1 drivers
v0xaaaaee21fc20_0 .net *"_ivl_22", 0 0, L_0xaaaaee2425b0;  1 drivers
L_0xffffa925b570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21fd30_0 .net/2u *"_ivl_23", 0 0, L_0xffffa925b570;  1 drivers
v0xaaaaee21fe10_0 .net *"_ivl_27", 31 0, L_0xaaaaee242830;  1 drivers
L_0xffffa925b5b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21fef0_0 .net *"_ivl_30", 29 0, L_0xffffa925b5b8;  1 drivers
L_0xffffa925b600 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaee21ffd0_0 .net/2u *"_ivl_31", 31 0, L_0xffffa925b600;  1 drivers
v0xaaaaee2200b0_0 .net *"_ivl_33", 0 0, L_0xaaaaee242920;  1 drivers
v0xaaaaee220170_0 .net *"_ivl_38", 0 0, L_0xaaaaee242ce0;  1 drivers
v0xaaaaee220250_0 .net *"_ivl_40", 0 0, L_0xaaaaee242d80;  1 drivers
L_0xffffa925b648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee220330_0 .net/2u *"_ivl_43", 31 0, L_0xffffa925b648;  1 drivers
v0xaaaaee220410_0 .net *"_ivl_45", 0 0, L_0xaaaaee242f80;  1 drivers
v0xaaaaee2204d0_0 .net *"_ivl_49", 3 0, L_0xaaaaee243070;  1 drivers
v0xaaaaee2205b0_0 .net *"_ivl_52", 3 0, L_0xaaaaee2431c0;  1 drivers
v0xaaaaee220690_0 .net "ack_in", 0 0, L_0xaaaaee2438f0;  1 drivers
v0xaaaaee220860_0 .var "changed_out", 0 0;
v0xaaaaee220920_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee2209c0_0 .var "col_addr_out", 3 0;
v0xaaaaee220aa0_0 .var/2s "col_i", 31 0;
v0xaaaaee220b80_0 .net "done_out", 0 0, L_0xaaaaee242020;  1 drivers
v0xaaaaee220c40_0 .var "done_out_buf", 0 0;
v0xaaaaee220d00_0 .var "insert_reg", 1 0;
v0xaaaaee220de0_0 .net "last_row", 0 0, L_0xaaaaee242440;  1 drivers
v0xaaaaee220ea0_0 .net "partial_vec_in", 3 0, L_0xaaaaee243610;  1 drivers
v0xaaaaee220f80_0 .net "partial_vec_out", 3 0, L_0xaaaaee243260;  alias, 1 drivers
v0xaaaaee221060_0 .var "prev_sync", 0 0;
v0xaaaaee221120_0 .var "read_en_buf", 0 0;
v0xaaaaee2211e0_0 .net "read_en_out", 0 0, L_0xaaaaee242670;  alias, 1 drivers
v0xaaaaee2212a0 .array "regs", 0 2, 11 0;
v0xaaaaee2213e0_0 .net "regs_dbg_0", 11 0, L_0xaaaaee2420e0;  1 drivers
v0xaaaaee2214c0_0 .net "regs_dbg_1", 11 0, L_0xaaaaee242150;  1 drivers
v0xaaaaee2217b0_0 .net "regs_dbg_2", 11 0, L_0xaaaaee2421c0;  1 drivers
v0xaaaaee221890_0 .var "regs_valid", 0 0;
v0xaaaaee221950_0 .net "reset", 0 0, v0xaaaaee22d200_0;  alias, 1 drivers
v0xaaaaee2219f0_0 .net "row_addr_out", 1 0, L_0xaaaaee2434b0;  alias, 1 drivers
v0xaaaaee221ad0_0 .var "row_addr_out_buf", 1 0;
o0xffffa92a67a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee221bb0_0 .net "run", 0 0, o0xffffa92a67a8;  0 drivers
v0xaaaaee221c70_0 .var "store_parity", 1 0;
v0xaaaaee221d50_0 .net "sync_ack_out", 0 0, L_0xaaaaee242ad0;  1 drivers
v0xaaaaee221e10_0 .net "sync_in", 0 0, L_0xaaaaee248f10;  alias, 1 drivers
v0xaaaaee221eb0_0 .var/2s "updates_out", 31 0;
v0xaaaaee221f70_0 .net "write_en_out", 0 0, L_0xaaaaee242ec0;  alias, 1 drivers
L_0xaaaaee241f30 .reduce/nor L_0xaaaaee242ec0;
L_0xaaaaee2422c0 .concat [ 2 30 0 0], v0xaaaaee221ad0_0, L_0xffffa925b4e0;
L_0xaaaaee242440 .cmp/eq 32, L_0xaaaaee2422c0, L_0xffffa925b528;
L_0xaaaaee242670 .functor MUXZ 1, v0xaaaaee221120_0, L_0xffffa925b570, L_0xaaaaee2425b0, C4<>;
L_0xaaaaee242830 .concat [ 2 30 0 0], v0xaaaaee220d00_0, L_0xffffa925b5b8;
L_0xaaaaee242920 .cmp/eq 32, L_0xaaaaee242830, L_0xffffa925b600;
L_0xaaaaee242ce0 .part v0xaaaaee221c70_0, 0, 1;
L_0xaaaaee242d80 .part v0xaaaaee221c70_0, 1, 1;
L_0xaaaaee242f80 .cmp/eq 32, v0xaaaaee220aa0_0, L_0xffffa925b648;
L_0xaaaaee243070 .part v0xaaaaee2212a0_0, 8, 4;
L_0xaaaaee2431c0 .part v0xaaaaee2212a0_1, 8, 4;
L_0xaaaaee243260 .functor MUXZ 4, L_0xaaaaee2431c0, L_0xaaaaee243070, L_0xaaaaee242f80, C4<>;
S_0xaaaaee223a90 .scope generate, "mach_gen[2]" "mach_gen[2]" 5 37, 5 37 0, S_0xaaaaee1a5c70;
 .timescale 0 0;
P_0xaaaaee223c50 .param/l "end_row" 1 5 46, +C4<00000000000000000000000000001010>;
P_0xaaaaee223c90 .param/l "mach_i" 0 5 37, +C4<010>;
P_0xaaaaee223cd0 .param/l "start_row" 1 5 45, C4<00000000000000000000000000001000>;
L_0xaaaaee2453e0 .functor BUFZ 4, L_0xaaaaee248800, C4<0000>, C4<0000>, C4<0000>;
L_0xaaaaee247b00 .functor AND 1, L_0xaaaaee2473c0, L_0xaaaaee2479c0, C4<1>, C4<1>;
L_0xaaaaee247c10 .functor AND 1, L_0xaaaaee247080, L_0xaaaaee247b00, C4<1>, C4<1>;
v0xaaaaee2298c0_0 .net *"_ivl_10", 31 0, L_0xaaaaee247280;  1 drivers
L_0xffffa925bb10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee2299c0_0 .net *"_ivl_13", 27 0, L_0xffffa925bb10;  1 drivers
v0xaaaaee229aa0_0 .net *"_ivl_14", 0 0, L_0xaaaaee2473c0;  1 drivers
v0xaaaaee229b40_0 .net *"_ivl_16", 3 0, L_0xaaaaee247500;  1 drivers
v0xaaaaee229c20_0 .net *"_ivl_17", 31 0, L_0xaaaaee247880;  1 drivers
L_0xffffa925bb58 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee229d50_0 .net *"_ivl_20", 27 0, L_0xffffa925bb58;  1 drivers
L_0xffffa925bba0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaee229e30_0 .net/2u *"_ivl_21", 31 0, L_0xffffa925bba0;  1 drivers
v0xaaaaee229f10_0 .net *"_ivl_23", 0 0, L_0xaaaaee2479c0;  1 drivers
v0xaaaaee229fd0_0 .net *"_ivl_26", 0 0, L_0xaaaaee247b00;  1 drivers
v0xaaaaee22a090_0 .net/2u *"_ivl_29", 31 0, L_0xffffa925bcc0;  1 drivers
v0xaaaaee22a170_0 .net *"_ivl_31", 31 0, L_0xaaaaee248980;  1 drivers
L_0xffffa925bd08 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee22a250_0 .net *"_ivl_34", 29 0, L_0xffffa925bd08;  1 drivers
v0xaaaaee22a330_0 .net *"_ivl_4", 0 0, L_0xaaaaee246e40;  1 drivers
v0xaaaaee22a410_0 .net *"_ivl_5", 0 0, L_0xaaaaee246ee0;  1 drivers
v0xaaaaee22a4f0_0 .net *"_ivl_6", 0 0, L_0xaaaaee247080;  1 drivers
L_0xffffa925bac8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee22a5d0_0 .net/2u *"_ivl_7", 31 0, L_0xffffa925bac8;  1 drivers
v0xaaaaee22a6b0_0 .net *"_ivl_9", 3 0, L_0xaaaaee2471e0;  1 drivers
v0xaaaaee22a790_0 .var "col_addr_in", 3 0;
v0xaaaaee22a850_0 .net "local_bank_partial_vec_out", 3 0, L_0xaaaaee248800;  1 drivers
v0xaaaaee22a8f0_0 .net "local_col_addr_out", 3 0, v0xaaaaee227fd0_0;  1 drivers
v0xaaaaee22a9c0_0 .net "local_read_en", 0 0, L_0xaaaaee245d90;  1 drivers
v0xaaaaee22aa90_0 .net "local_row_addr_out", 1 0, L_0xaaaaee246b50;  1 drivers
v0xaaaaee22ab60_0 .net "mach_partial_vec_out", 3 0, L_0xaaaaee246900;  1 drivers
v0xaaaaee22ac30_0 .net "mach_write_en", 0 0, L_0xaaaaee2464d0;  1 drivers
v0xaaaaee22ad00_0 .var "partial_vec_in", 3 0;
v0xaaaaee22add0_0 .var "read_en", 0 0;
v0xaaaaee22aea0_0 .var "row_addr_in", 1 0;
v0xaaaaee22af40_0 .net "tb_packet_in_range", 0 0, L_0xaaaaee247c10;  1 drivers
v0xaaaaee22afe0_0 .var "write_en", 0 0;
E_0xaaaaee21cf30/0 .event edge, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0, v0xaaaaee22bd80_0;
E_0xaaaaee21cf30/1 .event edge, v0xaaaaee22bd80_0, v0xaaaaee22af40_0, v0xaaaaee22bd80_0, v0xaaaaee228590_0;
E_0xaaaaee21cf30/2 .event edge, v0xaaaaee229000_0, v0xaaaaee21a6f0_0, v0xaaaaee22bb20_0, v0xaaaaee22bca0_0;
E_0xaaaaee21cf30/3 .event edge, v0xaaaaee227fd0_0, v0xaaaaee2287f0_0, v0xaaaaee2295a0_0;
E_0xaaaaee21cf30 .event/or E_0xaaaaee21cf30/0, E_0xaaaaee21cf30/1, E_0xaaaaee21cf30/2, E_0xaaaaee21cf30/3;
L_0xaaaaee247280 .concat [ 4 28 0 0], L_0xaaaaee2471e0, L_0xffffa925bb10;
L_0xaaaaee2473c0 .cmp/ge 32, L_0xaaaaee247280, L_0xffffa925bac8;
L_0xaaaaee247880 .concat [ 4 28 0 0], L_0xaaaaee247500, L_0xffffa925bb58;
L_0xaaaaee2479c0 .cmp/gt 32, L_0xffffa925bba0, L_0xaaaaee247880;
L_0xaaaaee248980 .concat [ 2 30 0 0], v0xaaaaee22aea0_0, L_0xffffa925bd08;
S_0xaaaaee223ef0 .scope module, "bank" "mem" 5 86, 6 5 0, S_0xaaaaee223a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 2 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack_out";
    .port_info 9 /OUTPUT 4 "partial_vec_out";
enum0xaaaaee17d290 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaaaee247e10 .functor AND 1, v0xaaaaee225ea0_0, L_0xaaaaee247d20, C4<1>, C4<1>;
L_0xaaaaee247ed0 .functor OR 1, v0xaaaaee22add0_0, v0xaaaaee22afe0_0, C4<0>, C4<0>;
L_0xaaaaee2480d0 .functor AND 1, L_0xaaaaee247ed0, L_0xaaaaee247fe0, C4<1>, C4<1>;
L_0xaaaaee248320 .functor OR 1, L_0xaaaaee2480d0, L_0xaaaaee2481e0, C4<0>, C4<0>;
L_0xaaaaee248410 .functor AND 1, L_0xaaaaee247e10, v0xaaaaee22add0_0, C4<1>, C4<1>;
L_0xaaaaee248480 .functor OR 1, L_0xaaaaee248410, L_0xaaaaee2481e0, C4<0>, C4<0>;
L_0xffffa925bc78 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaaaee2486f0 .functor AND 32, L_0xaaaaee2485d0, L_0xffffa925bc78, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaaaee224e10_0 .net *"_ivl_0", 0 0, L_0xaaaaee247d20;  1 drivers
L_0xffffa925bbe8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaaaee224ef0_0 .net/2u *"_ivl_10", 1 0, L_0xffffa925bbe8;  1 drivers
v0xaaaaee224fd0_0 .net *"_ivl_17", 0 0, L_0xaaaaee248410;  1 drivers
v0xaaaaee225070_0 .net *"_ivl_20", 31 0, L_0xaaaaee2485d0;  1 drivers
L_0xffffa925bc30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee225150_0 .net *"_ivl_23", 27 0, L_0xffffa925bc30;  1 drivers
v0xaaaaee225280_0 .net/2u *"_ivl_24", 31 0, L_0xffffa925bc78;  1 drivers
v0xaaaaee225360_0 .net *"_ivl_26", 31 0, L_0xaaaaee2486f0;  1 drivers
v0xaaaaee225440_0 .net *"_ivl_5", 0 0, L_0xaaaaee247ed0;  1 drivers
v0xaaaaee225500_0 .net *"_ivl_7", 0 0, L_0xaaaaee247fe0;  1 drivers
v0xaaaaee2255c0_0 .net "ack_out", 0 0, L_0xaaaaee248480;  1 drivers
v0xaaaaee225680_0 .net "addr_saved", 0 0, L_0xaaaaee247e10;  1 drivers
v0xaaaaee225740_0 .net "bank_read_data", 11 0, v0xaaaaee224a40_0;  1 drivers
v0xaaaaee225800_0 .var "bank_vec_addr_saved", 1 0;
v0xaaaaee2258c0_0 .var "bank_vec_stable", 11 0;
v0xaaaaee2259b0_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee225a50_0 .net "col_addr_in", 3 0, v0xaaaaee22a790_0;  1 drivers
v0xaaaaee225b10_0 .var "dirty_list", 3 0;
v0xaaaaee225d00_0 .net "fetch_en", 0 0, L_0xaaaaee2480d0;  1 drivers
v0xaaaaee225dc0_0 .var "fetch_state", 1 0;
v0xaaaaee225ea0_0 .var "mem_init", 0 0;
v0xaaaaee225f60_0 .var "next_fetch_state", 1 0;
v0xaaaaee226040_0 .net "pad_en", 0 0, v0xaaaaee22d0c0_0;  alias, 1 drivers
v0xaaaaee2260e0_0 .net "partial_vec_in", 3 0, v0xaaaaee22ad00_0;  1 drivers
v0xaaaaee2261c0_0 .net "partial_vec_out", 3 0, L_0xaaaaee248800;  alias, 1 drivers
v0xaaaaee2262a0_0 .net "read_en", 0 0, v0xaaaaee22add0_0;  1 drivers
v0xaaaaee226360_0 .net "reset", 0 0, v0xaaaaee22d200_0;  alias, 1 drivers
v0xaaaaee226400_0 .net "row_addr_in", 1 0, L_0xaaaaee248bb0;  1 drivers
v0xaaaaee2264c0_0 .net "write_en", 0 0, v0xaaaaee22afe0_0;  1 drivers
v0xaaaaee226560_0 .net "writeback_commit", 0 0, L_0xaaaaee2481e0;  1 drivers
E_0xaaaaee2241f0 .event edge, v0xaaaaee225dc0_0, v0xaaaaee225d00_0, v0xaaaaee225680_0, v0xaaaaee2264c0_0;
L_0xaaaaee247d20 .cmp/eq 2, L_0xaaaaee248bb0, v0xaaaaee225800_0;
L_0xaaaaee247fe0 .reduce/nor L_0xaaaaee247e10;
L_0xaaaaee2481e0 .cmp/eq 2, v0xaaaaee225dc0_0, L_0xffffa925bbe8;
L_0xaaaaee2485d0 .concat [ 4 28 0 0], v0xaaaaee22a790_0, L_0xffffa925bc30;
L_0xaaaaee248800 .part/v v0xaaaaee2258c0_0, L_0xaaaaee2486f0, 4;
S_0xaaaaee2242a0 .scope module, "data" "single_port_sync_ram" 6 31, 7 3 0, S_0xaaaaee223ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaaaee205b00 .param/l "ADDR_WIDTH" 0 7 4, +C4<00000000000000000000000000000010>;
P_0xaaaaee205b40 .param/l "DEPTH" 0 7 5, +C4<0000000000000000000000000000000100>;
v0xaaaaee224710_0 .net "addr", 1 0, L_0xaaaaee248bb0;  alias, 1 drivers
v0xaaaaee224810_0 .net "bank_en", 0 0, L_0xaaaaee248320;  1 drivers
v0xaaaaee2248d0_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee2249a0 .array "mem", 0 3, 11 0;
v0xaaaaee224a40_0 .var "read_data", 11 0;
v0xaaaaee224b70_0 .net "write_data", 11 0, v0xaaaaee2258c0_0;  1 drivers
v0xaaaaee224c50_0 .net "write_en", 0 0, L_0xaaaaee2481e0;  alias, 1 drivers
S_0xaaaaee2267b0 .scope module, "mach" "freemachine" 5 54, 8 1 0, S_0xaaaaee223a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /INPUT 1 "sync_in";
    .port_info 6 /OUTPUT 32 "updates_out";
    .port_info 7 /OUTPUT 1 "changed_out";
    .port_info 8 /OUTPUT 1 "done_out";
    .port_info 9 /OUTPUT 1 "write_en_out";
    .port_info 10 /OUTPUT 1 "read_en_out";
    .port_info 11 /OUTPUT 1 "sync_ack_out";
    .port_info 12 /OUTPUT 2 "row_addr_out";
    .port_info 13 /OUTPUT 4 "col_addr_out";
    .port_info 14 /OUTPUT 4 "partial_vec_out";
P_0xaaaaee226960 .param/l "end_row" 0 8 3, +C4<00000000000000000000000000001010>;
P_0xaaaaee2269a0 .param/l "log2_mod" 1 8 16, +C4<00000000000000000000000000000010>;
P_0xaaaaee2269e0 .param/l "start_row" 0 8 2, C4<00000000000000000000000000001000>;
L_0xaaaaee245590 .functor AND 1, v0xaaaaee228250_0, L_0xaaaaee2454a0, C4<1>, C4<1>;
v0xaaaaee2288b0_0 .array/port v0xaaaaee2288b0, 0;
L_0xaaaaee245650 .functor BUFZ 12, v0xaaaaee2288b0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaee2288b0_1 .array/port v0xaaaaee2288b0, 1;
L_0xaaaaee2456c0 .functor BUFZ 12, v0xaaaaee2288b0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaaaee2288b0_2 .array/port v0xaaaaee2288b0, 2;
L_0xaaaaee245730 .functor BUFZ 12, v0xaaaaee2288b0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaaaee245cd0 .functor OR 1, L_0xaaaaee2464d0, L_0xaaaaee245590, C4<0>, C4<0>;
L_0xaaaaee2461f0 .functor AND 1, L_0xaaaaee248f10, L_0xaaaaee246040, C4<1>, C4<1>;
L_0xaaaaee2464d0 .functor XOR 1, L_0xaaaaee2462f0, L_0xaaaaee246390, C4<0>, C4<0>;
L_0xaaaaee246b50 .functor BUFZ 2, v0xaaaaee2290e0_0, C4<00>, C4<00>, C4<00>;
v0xaaaaee226db0_0 .net *"_ivl_1", 0 0, L_0xaaaaee2454a0;  1 drivers
v0xaaaaee226e70_0 .net *"_ivl_13", 31 0, L_0xaaaaee2457d0;  1 drivers
L_0xffffa925b918 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee226f50_0 .net *"_ivl_16", 29 0, L_0xffffa925b918;  1 drivers
L_0xffffa925b960 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaaaee227040_0 .net/2u *"_ivl_17", 31 0, L_0xffffa925b960;  1 drivers
v0xaaaaee227120_0 .net *"_ivl_22", 0 0, L_0xaaaaee245cd0;  1 drivers
L_0xffffa925b9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaaee227230_0 .net/2u *"_ivl_23", 0 0, L_0xffffa925b9a8;  1 drivers
v0xaaaaee227310_0 .net *"_ivl_27", 31 0, L_0xaaaaee245f50;  1 drivers
L_0xffffa925b9f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee2273f0_0 .net *"_ivl_30", 29 0, L_0xffffa925b9f0;  1 drivers
L_0xffffa925ba38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaee2274d0_0 .net/2u *"_ivl_31", 31 0, L_0xffffa925ba38;  1 drivers
v0xaaaaee2275b0_0 .net *"_ivl_33", 0 0, L_0xaaaaee246040;  1 drivers
v0xaaaaee227670_0 .net *"_ivl_38", 0 0, L_0xaaaaee2462f0;  1 drivers
v0xaaaaee227750_0 .net *"_ivl_40", 0 0, L_0xaaaaee246390;  1 drivers
L_0xffffa925ba80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaee227830_0 .net/2u *"_ivl_43", 31 0, L_0xffffa925ba80;  1 drivers
v0xaaaaee227910_0 .net *"_ivl_45", 0 0, L_0xaaaaee246620;  1 drivers
v0xaaaaee2279d0_0 .net *"_ivl_49", 3 0, L_0xaaaaee246710;  1 drivers
v0xaaaaee227ab0_0 .net *"_ivl_52", 3 0, L_0xaaaaee246860;  1 drivers
v0xaaaaee227b90_0 .net "ack_in", 0 0, L_0xaaaaee246d50;  1 drivers
v0xaaaaee227d60_0 .var "changed_out", 0 0;
v0xaaaaee227e20_0 .net "clock", 0 0, v0xaaaaee22ca70_0;  alias, 1 drivers
v0xaaaaee227fd0_0 .var "col_addr_out", 3 0;
v0xaaaaee2280b0_0 .var/2s "col_i", 31 0;
v0xaaaaee228190_0 .net "done_out", 0 0, L_0xaaaaee245590;  1 drivers
v0xaaaaee228250_0 .var "done_out_buf", 0 0;
v0xaaaaee228310_0 .var "insert_reg", 1 0;
v0xaaaaee2283f0_0 .net "last_row", 0 0, L_0xaaaaee245b60;  1 drivers
v0xaaaaee2284b0_0 .net "partial_vec_in", 3 0, L_0xaaaaee246cb0;  1 drivers
v0xaaaaee228590_0 .net "partial_vec_out", 3 0, L_0xaaaaee246900;  alias, 1 drivers
v0xaaaaee228670_0 .var "prev_sync", 0 0;
v0xaaaaee228730_0 .var "read_en_buf", 0 0;
v0xaaaaee2287f0_0 .net "read_en_out", 0 0, L_0xaaaaee245d90;  alias, 1 drivers
v0xaaaaee2288b0 .array "regs", 0 2, 11 0;
v0xaaaaee2289f0_0 .net "regs_dbg_0", 11 0, L_0xaaaaee245650;  1 drivers
v0xaaaaee228ad0_0 .net "regs_dbg_1", 11 0, L_0xaaaaee2456c0;  1 drivers
v0xaaaaee228dc0_0 .net "regs_dbg_2", 11 0, L_0xaaaaee245730;  1 drivers
v0xaaaaee228ea0_0 .var "regs_valid", 0 0;
v0xaaaaee228f60_0 .net "reset", 0 0, v0xaaaaee22d200_0;  alias, 1 drivers
v0xaaaaee229000_0 .net "row_addr_out", 1 0, L_0xaaaaee246b50;  alias, 1 drivers
v0xaaaaee2290e0_0 .var "row_addr_out_buf", 1 0;
o0xffffa92a7e28 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee2291c0_0 .net "run", 0 0, o0xffffa92a7e28;  0 drivers
v0xaaaaee229280_0 .var "store_parity", 1 0;
v0xaaaaee229360_0 .net "sync_ack_out", 0 0, L_0xaaaaee2461f0;  1 drivers
v0xaaaaee229420_0 .net "sync_in", 0 0, L_0xaaaaee248f10;  alias, 1 drivers
v0xaaaaee2294c0_0 .var/2s "updates_out", 31 0;
v0xaaaaee2295a0_0 .net "write_en_out", 0 0, L_0xaaaaee2464d0;  alias, 1 drivers
L_0xaaaaee2454a0 .reduce/nor L_0xaaaaee2464d0;
L_0xaaaaee2457d0 .concat [ 2 30 0 0], v0xaaaaee2290e0_0, L_0xffffa925b918;
L_0xaaaaee245b60 .cmp/eq 32, L_0xaaaaee2457d0, L_0xffffa925b960;
L_0xaaaaee245d90 .functor MUXZ 1, v0xaaaaee228730_0, L_0xffffa925b9a8, L_0xaaaaee245cd0, C4<>;
L_0xaaaaee245f50 .concat [ 2 30 0 0], v0xaaaaee228310_0, L_0xffffa925b9f0;
L_0xaaaaee246040 .cmp/eq 32, L_0xaaaaee245f50, L_0xffffa925ba38;
L_0xaaaaee2462f0 .part v0xaaaaee229280_0, 0, 1;
L_0xaaaaee246390 .part v0xaaaaee229280_0, 1, 1;
L_0xaaaaee246620 .cmp/eq 32, v0xaaaaee2280b0_0, L_0xffffa925ba80;
L_0xaaaaee246710 .part v0xaaaaee2288b0_0, 8, 4;
L_0xaaaaee246860 .part v0xaaaaee2288b0_1, 8, 4;
L_0xaaaaee246900 .functor MUXZ 4, L_0xaaaaee246860, L_0xaaaaee246710, L_0xaaaaee246620, C4<>;
S_0xaaaaee22c310 .scope task, "write_mem" "write_mem" 4 51, 4 51 0, S_0xaaaaee1a6e30;
 .timescale 0 0;
v0xaaaaee22c5f0_0 .var "col_i", 3 0;
v0xaaaaee22c6f0_0 .var "partial_vec", 3 0;
v0xaaaaee22c7d0_0 .var "row_i", 3 0;
E_0xaaaaee224630 .event negedge, v0xaaaaee22b7a0_0;
E_0xaaaaee22c530 .event posedge, v0xaaaaee22b7a0_0;
E_0xaaaaee22c590 .event negedge, v0xaaaaee216190_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaaaee22c590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaee22d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %load/vec4 v0xaaaaee22c6f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 4;
    %load/vec4 v0xaaaaee22c7d0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 4;
    %load/vec4 v0xaaaaee22c5f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 4;
    %load/vec4 v0xaaaaee22cf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %wait E_0xaaaaee22c530;
T_1.13 ;
    %wait E_0xaaaaee207bf0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee22d0c0_0, 0, 1;
    %load/vec4 v0xaaaaee22cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %wait E_0xaaaaee224630;
T_1.15 ;
    %end;
S_0xaaaaee1f5940 .scope module, "arb" "arb" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 3 "reqs_in";
    .port_info 4 /OUTPUT 3 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
o0xffffa92a8de8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee22def0_0 .net "ack_in", 0 0, o0xffffa92a8de8;  0 drivers
o0xffffa92a8e18 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee22dfd0_0 .net "clock", 0 0, o0xffffa92a8e18;  0 drivers
v0xaaaaee22e090_0 .var "gnt_out", 2 0;
v0xaaaaee22e180_0 .var/2s "i_out", 31 0;
o0xffffa92a8ea8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xaaaaee22e260_0 .net "reqs_in", 2 0, o0xffffa92a8ea8;  0 drivers
o0xffffa92a8ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaee22e340_0 .net "reset", 0 0, o0xffffa92a8ed8;  0 drivers
E_0xaaaaee22dbe0 .event posedge, v0xaaaaee22dfd0_0;
S_0xaaaaee22dc40 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 15, 9 15 0, S_0xaaaaee1f5940;
 .timescale 0 0;
v0xaaaaee22ddf0_0 .var/2s "req_i", 31 0;
    .scope S_0xaaaaee217fc0;
T_2 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee21a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee219b70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaaee21a6f0_0;
    %assign/vec4 v0xaaaaee219b70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaaee217fc0;
T_3 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee21a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee219db0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee219db0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee219db0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee21a190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee219810_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xaaaaee21a6f0_0;
    %load/vec4 v0xaaaaee219b70_0;
    %cmp/ne;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee21a190_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee219810_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee219db0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaaee219810_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xaaaaee21a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0xaaaaee2191a0_0;
    %load/vec4 v0xaaaaee21a190_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0xaaaaee2199b0_0;
    %load/vec4 v0xaaaaee219810_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaaee2194d0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaaee219db0, 5, 6;
    %load/vec4 v0xaaaaee2194d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaaee2198f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.8, 9;
    %load/vec4 v0xaaaaee219810_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee2198f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0xaaaaee219810_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaee219810_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee21a190_0, 0;
    %load/vec4 v0xaaaaee21a2f0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee219db0, 0, 4;
T_3.12 ;
T_3.11 ;
T_3.8 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0xaaaaee21a190_0;
    %load/vec4 v0xaaaaee219750_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaee21a890_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
T_3.14 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaaee217fc0;
T_4 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee21a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee219750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaee21a7b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee21a550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee219370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee219c30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaaee21a6f0_0;
    %load/vec4 v0xaaaaee219b70_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee2194d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee219c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee21a550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee219750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee219370_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaaaaee21a3b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaaaee21a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaaaee2191a0_0;
    %load/vec4 v0xaaaaee21a190_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaaaee2194d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaaee2198f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0xaaaaee2194d0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaaee2194d0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0xaaaaee219810_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee2198f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaaaee21a3b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaee21a3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee2194d0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaee2195b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee219c30_0, 0;
T_4.11 ;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaaaee21a190_0;
    %load/vec4 v0xaaaaee219750_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaee21a890_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
T_4.12 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaaee215cf0;
T_5 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee2160d0_0;
    %load/vec4 v0xaaaaee216530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xaaaaee216450_0;
    %load/vec4 v0xaaaaee215fd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee216260, 0, 4;
T_5.0 ;
    %load/vec4 v0xaaaaee2160d0_0;
    %load/vec4 v0xaaaaee216530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaaaee215fd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaaee216260, 4;
    %assign/vec4 v0xaaaaee216320_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaaee215980;
T_6 ;
Ewait_0 .event/or E_0xaaaaee10e070, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xaaaaee217560_0;
    %store/vec4 v0xaaaaee217700_0, 0, 2;
    %load/vec4 v0xaaaaee217560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0xaaaaee2174a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaee217700_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0xaaaaee216f20_0;
    %load/vec4 v0xaaaaee217cd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaee217700_0, 0, 2;
T_6.6 ;
T_6.5 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0xaaaaee217cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaee217700_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee217700_0, 0, 2;
T_6.9 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee217700_0, 0, 2;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaaee215980;
T_7 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee217b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee217560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee217640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee2173c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaee217700_0;
    %assign/vec4 v0xaaaaee217560_0, 0;
    %load/vec4 v0xaaaaee217560_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xaaaaee2173c0_0;
    %load/vec4 v0xaaaaee217be0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0xaaaaee216fe0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0xaaaaee217160_0, 0;
    %load/vec4 v0xaaaaee217be0_0;
    %assign/vec4 v0xaaaaee2170a0_0, 0;
    %load/vec4 v0xaaaaee217cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xaaaaee2178a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaee217320_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaee2177e0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaee217160_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaee217be0_0;
    %assign/vec4/off/d v0xaaaaee2173c0_0, 4, 5;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee217640_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaaaee216f20_0;
    %load/vec4 v0xaaaaee217cd0_0;
    %and;
    %load/vec4 v0xaaaaee217560_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0xaaaaee2178a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaee217320_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaee2177e0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaee217160_0, 4, 5;
T_7.8 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaee1a57c0;
T_8 ;
Ewait_1 .event/or E_0xaaaaee13ba20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaaee21c080_0, 0, 4;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 11, 32;
    %pad/u 2;
    %store/vec4 v0xaaaaee21c220_0, 0, 2;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaaee21bae0_0, 0, 4;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaaee21c150_0, 0, 1;
    %load/vec4 v0xaaaaee21c2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0xaaaaee21c360_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaaee21bee0_0;
    %store/vec4 v0xaaaaee21c080_0, 0, 4;
    %load/vec4 v0xaaaaee21be10_0;
    %store/vec4 v0xaaaaee21c220_0, 0, 2;
    %load/vec4 v0xaaaaee22bc00_0;
    %load/vec4 v0xaaaaee22bb20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0xaaaaee22bca0_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0xaaaaee21bc70_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0xaaaaee21bae0_0, 0, 4;
    %load/vec4 v0xaaaaee22bc00_0;
    %load/vec4 v0xaaaaee21bd40_0;
    %or;
    %store/vec4 v0xaaaaee21c150_0, 0, 1;
    %load/vec4 v0xaaaaee21bfb0_0;
    %store/vec4 v0xaaaaee21c360_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaaee21f300;
T_9 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee221950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee221060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaaaee221e10_0;
    %assign/vec4 v0xaaaaee221060_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaaaee21f300;
T_10 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee221950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2212a0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2212a0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2212a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee221890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee220d00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaaee221e10_0;
    %load/vec4 v0xaaaaee221060_0;
    %cmp/ne;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee221890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee220d00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaaaee221f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0xaaaaee220690_0;
    %load/vec4 v0xaaaaee221890_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0xaaaaee220ea0_0;
    %load/vec4 v0xaaaaee220d00_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaaee2209c0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaaee2212a0, 5, 6;
    %load/vec4 v0xaaaaee2209c0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaaee220de0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.8, 9;
    %load/vec4 v0xaaaaee220d00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee220de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0xaaaaee220d00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaee220d00_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee221890_0, 0;
    %load/vec4 v0xaaaaee2219f0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2212a0, 0, 4;
T_10.12 ;
T_10.11 ;
T_10.8 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0xaaaaee221890_0;
    %load/vec4 v0xaaaaee220c40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaee221f70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
T_10.14 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaaee21f300;
T_11 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee221950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee220c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaee221eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee221c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee220860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee221120_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaaee221e10_0;
    %load/vec4 v0xaaaaee221060_0;
    %cmp/ne;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee2209c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee221120_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee221c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee220c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee220860_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaaaaee221ad0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xaaaaee221f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaaaee220690_0;
    %load/vec4 v0xaaaaee221890_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0xaaaaee2209c0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaaee220de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0xaaaaee2209c0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaaee2209c0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0xaaaaee220d00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee220de0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0xaaaaee221ad0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaee221ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee2209c0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaee220aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee221120_0, 0;
T_11.11 ;
T_11.9 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0xaaaaee221890_0;
    %load/vec4 v0xaaaaee220c40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaee221f70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
T_11.12 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaaee21cc30;
T_12 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee21d110_0;
    %load/vec4 v0xaaaaee21d550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xaaaaee21d470_0;
    %load/vec4 v0xaaaaee21d010_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee21d2a0, 0, 4;
T_12.0 ;
    %load/vec4 v0xaaaaee21d110_0;
    %load/vec4 v0xaaaaee21d550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaaee21d010_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaaee21d2a0, 4;
    %assign/vec4 v0xaaaaee21d340_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaaee21c880;
T_13 ;
Ewait_2 .event/or E_0xaaaaee21cb80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaaaee21e750_0;
    %store/vec4 v0xaaaaee21e8f0_0, 0, 2;
    %load/vec4 v0xaaaaee21e750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v0xaaaaee21e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaee21e8f0_0, 0, 2;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xaaaaee21df80_0;
    %load/vec4 v0xaaaaee21ee60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaee21e8f0_0, 0, 2;
T_13.6 ;
T_13.5 ;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v0xaaaaee21ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaee21e8f0_0, 0, 2;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee21e8f0_0, 0, 2;
T_13.9 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee21e8f0_0, 0, 2;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xaaaaee21c880;
T_14 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee21ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee21e750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee21e830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee21e4a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaaee21e8f0_0;
    %assign/vec4 v0xaaaaee21e750_0, 0;
    %load/vec4 v0xaaaaee21e750_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0xaaaaee21e4a0_0;
    %load/vec4 v0xaaaaee21eda0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v0xaaaaee21e040_0;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0xaaaaee21e1c0_0, 0;
    %load/vec4 v0xaaaaee21eda0_0;
    %assign/vec4 v0xaaaaee21e100_0, 0;
    %load/vec4 v0xaaaaee21ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0xaaaaee21eaa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaee21e3e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaee21e9d0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaee21e1c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaee21eda0_0;
    %assign/vec4/off/d v0xaaaaee21e4a0_0, 4, 5;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee21e830_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xaaaaee21df80_0;
    %load/vec4 v0xaaaaee21ee60_0;
    %and;
    %load/vec4 v0xaaaaee21e750_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0xaaaaee21eaa0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaee21e3e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaee21e9d0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaee21e1c0_0, 4, 5;
T_14.8 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaaee21c430;
T_15 ;
Ewait_3 .event/or E_0xaaaaee207bb0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaaee2236e0_0, 0, 4;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 11, 32;
    %pad/u 2;
    %store/vec4 v0xaaaaee223880_0, 0, 2;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaaee223140_0, 0, 4;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaaee2237b0_0, 0, 1;
    %load/vec4 v0xaaaaee223920_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0xaaaaee2239c0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaaee223540_0;
    %store/vec4 v0xaaaaee2236e0_0, 0, 4;
    %load/vec4 v0xaaaaee223470_0;
    %store/vec4 v0xaaaaee223880_0, 0, 2;
    %load/vec4 v0xaaaaee22bc00_0;
    %load/vec4 v0xaaaaee22bb20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0xaaaaee22bca0_0;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0xaaaaee2232d0_0;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %store/vec4 v0xaaaaee223140_0, 0, 4;
    %load/vec4 v0xaaaaee22bc00_0;
    %load/vec4 v0xaaaaee2233a0_0;
    %or;
    %store/vec4 v0xaaaaee2237b0_0, 0, 1;
    %load/vec4 v0xaaaaee223610_0;
    %store/vec4 v0xaaaaee2239c0_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xaaaaee2267b0;
T_16 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee228f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228670_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaaaee229420_0;
    %assign/vec4 v0xaaaaee228670_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaaaee2267b0;
T_17 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee228f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2288b0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2288b0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2288b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee228310_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaaaee229420_0;
    %load/vec4 v0xaaaaee228670_0;
    %cmp/ne;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee228310_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0xaaaaee2295a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0xaaaaee227b90_0;
    %load/vec4 v0xaaaaee228ea0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0xaaaaee2284b0_0;
    %load/vec4 v0xaaaaee228310_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaaee227fd0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaaaee2288b0, 5, 6;
    %load/vec4 v0xaaaaee227fd0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaaaee2283f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.8, 9;
    %load/vec4 v0xaaaaee228310_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee2283f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0xaaaaee228310_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaee228310_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee228ea0_0, 0;
    %load/vec4 v0xaaaaee229000_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2288b0, 0, 4;
T_17.12 ;
T_17.11 ;
T_17.8 ;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0xaaaaee228ea0_0;
    %load/vec4 v0xaaaaee228250_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaee2295a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
T_17.14 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaaee2267b0;
T_18 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee228f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaee2294c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee229280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee227d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228730_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaaee229420_0;
    %load/vec4 v0xaaaaee228670_0;
    %cmp/ne;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee227fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee228730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee229280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee227d60_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0xaaaaee2290e0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0xaaaaee2295a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0xaaaaee227b90_0;
    %load/vec4 v0xaaaaee228ea0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0xaaaaee227fd0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaaee2283f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0xaaaaee227fd0_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaaaee227fd0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0xaaaaee228310_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee2283f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0xaaaaee2290e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaaaee2290e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee227fd0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaee2280b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee228730_0, 0;
T_18.11 ;
T_18.9 ;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0xaaaaee228ea0_0;
    %load/vec4 v0xaaaaee228250_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaaaee2295a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
T_18.12 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaaee2242a0;
T_19 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee224810_0;
    %load/vec4 v0xaaaaee224c50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0xaaaaee224b70_0;
    %load/vec4 v0xaaaaee224710_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaaee2249a0, 0, 4;
T_19.0 ;
    %load/vec4 v0xaaaaee224810_0;
    %load/vec4 v0xaaaaee224c50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xaaaaee224710_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0xaaaaee2249a0, 4;
    %assign/vec4 v0xaaaaee224a40_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaaaee223ef0;
T_20 ;
Ewait_4 .event/or E_0xaaaaee2241f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaaee225dc0_0;
    %store/vec4 v0xaaaaee225f60_0, 0, 2;
    %load/vec4 v0xaaaaee225dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %jmp T_20.3;
T_20.0 ;
    %load/vec4 v0xaaaaee225d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaaee225f60_0, 0, 2;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0xaaaaee225680_0;
    %load/vec4 v0xaaaaee2264c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaee225f60_0, 0, 2;
T_20.6 ;
T_20.5 ;
    %jmp T_20.3;
T_20.1 ;
    %load/vec4 v0xaaaaee2264c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaaee225f60_0, 0, 2;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee225f60_0, 0, 2;
T_20.9 ;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaaee225f60_0, 0, 2;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaaaee223ef0;
T_21 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee226360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee225dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaaee225ea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaaee225b10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaaaee225f60_0;
    %assign/vec4 v0xaaaaee225dc0_0, 0;
    %load/vec4 v0xaaaaee225dc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0xaaaaee225b10_0;
    %load/vec4 v0xaaaaee226400_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_21.5, 8;
T_21.4 ; End of true expr.
    %load/vec4 v0xaaaaee225740_0;
    %jmp/0 T_21.5, 8;
 ; End of false expr.
    %blend;
T_21.5;
    %assign/vec4 v0xaaaaee2258c0_0, 0;
    %load/vec4 v0xaaaaee226400_0;
    %assign/vec4 v0xaaaaee225800_0, 0;
    %load/vec4 v0xaaaaee2264c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0xaaaaee2260e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaee225a50_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaee226040_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaee2258c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaaaee226400_0;
    %assign/vec4/off/d v0xaaaaee225b10_0, 4, 5;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaaee225ea0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0xaaaaee225680_0;
    %load/vec4 v0xaaaaee2264c0_0;
    %and;
    %load/vec4 v0xaaaaee225dc0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0xaaaaee2260e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaaee225a50_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaaaee226040_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaaaee2258c0_0, 4, 5;
T_21.8 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaaaee223a90;
T_22 ;
Ewait_5 .event/or E_0xaaaaee21cf30, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 7, 32;
    %store/vec4 v0xaaaaee22ad00_0, 0, 4;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 11, 32;
    %pad/u 2;
    %store/vec4 v0xaaaaee22aea0_0, 0, 2;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 4, 3, 32;
    %store/vec4 v0xaaaaee22a790_0, 0, 4;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 1, 32;
    %store/vec4 v0xaaaaee22add0_0, 0, 1;
    %load/vec4 v0xaaaaee22af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.2, 8;
    %load/vec4 v0xaaaaee22bd80_0;
    %parti/u 1, 2, 32;
    %jmp/1 T_22.3, 8;
T_22.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_22.3, 8;
 ; End of false expr.
    %blend;
T_22.3;
    %store/vec4 v0xaaaaee22afe0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaaee22ab60_0;
    %store/vec4 v0xaaaaee22ad00_0, 0, 4;
    %load/vec4 v0xaaaaee22aa90_0;
    %store/vec4 v0xaaaaee22aea0_0, 0, 2;
    %load/vec4 v0xaaaaee22bc00_0;
    %load/vec4 v0xaaaaee22bb20_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_22.4, 8;
    %load/vec4 v0xaaaaee22bca0_0;
    %jmp/1 T_22.5, 8;
T_22.4 ; End of true expr.
    %load/vec4 v0xaaaaee22a8f0_0;
    %jmp/0 T_22.5, 8;
 ; End of false expr.
    %blend;
T_22.5;
    %store/vec4 v0xaaaaee22a790_0, 0, 4;
    %load/vec4 v0xaaaaee22bc00_0;
    %load/vec4 v0xaaaaee22a9c0_0;
    %or;
    %store/vec4 v0xaaaaee22add0_0, 0, 1;
    %load/vec4 v0xaaaaee22ac30_0;
    %store/vec4 v0xaaaaee22afe0_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaaaee1a5c70;
T_23 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee22b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaaee22bb20_0, 0;
T_23.0 ;
    %load/vec4 v0xaaaaee22ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaaaee22bb20_0, 0;
T_23.2 ;
    %load/vec4 v0xaaaaee22bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
T_23.4 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaaaee1a6e30;
T_24 ;
T_24.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaee22ca70_0;
    %inv;
    %store/vec4 v0xaaaaee22ca70_0, 0, 1;
    %jmp T_24.0;
    %end;
    .thread T_24;
    .scope S_0xaaaaee1a6e30;
T_25 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaee1a6e30 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0xaaaaee1a6e30;
T_26 ;
    %wait E_0xaaaaee207bf0;
    %load/vec4 v0xaaaaee22d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaee22cce0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaaee22cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaaaee22cce0_0;
    %addi 1, 0, 64;
    %cast2;
    %assign/vec4 v0xaaaaee22cce0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaaee1a6e30;
T_27 ;
    %vpi_func 4 86 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaee22ce60_0, 0, 32;
    %load/vec4 v0xaaaaee22ce60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call/w 4 87 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee22ca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaee22d200_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee22d2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee22cb10_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaee22d160_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee22d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee22cbd0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_27.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.3, 5;
    %jmp/1 T_27.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaee22c590;
    %jmp T_27.2;
T_27.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee22d200_0, 0, 1;
    %wait E_0xaaaaee22c590;
T_27.4 ;
    %load/vec4 v0xaaaaee22d510_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_27.5, 8;
    %vpi_func 4 110 "$fgetc" 32, v0xaaaaee22ce60_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaaee22c990_0, 0, 32;
    %load/vec4 v0xaaaaee22c990_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaaee22d510_0, 4, 1;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0xaaaaee22c990_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0xaaaaee22d160_0;
    %store/vec4 v0xaaaaee22c6f0_0, 0, 4;
    %load/vec4 v0xaaaaee22d2a0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaee22c7d0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaaee22c5f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaee22c310;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee22cb10_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaee22d2a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaee22d2a0_0, 0, 32;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0xaaaaee22cb10_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaaaee22cb10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %load/vec4 v0xaaaaee22d160_0;
    %store/vec4 v0xaaaaee22c6f0_0, 0, 4;
    %load/vec4 v0xaaaaee22d2a0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaee22c7d0_0, 0, 4;
    %load/vec4 v0xaaaaee22cb10_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaaaee22c5f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaee22c310;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaaee22d160_0, 0, 4;
T_27.10 ;
    %load/vec4 v0xaaaaee22c990_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaaee22cb10_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaaee22d160_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaee22cb10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaee22cb10_0, 0, 32;
T_27.9 ;
T_27.7 ;
    %jmp T_27.4;
T_27.5 ;
    %load/vec4 v0xaaaaee22cb10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_27.12, 4;
    %load/vec4 v0xaaaaee22d160_0;
    %store/vec4 v0xaaaaee22c6f0_0, 0, 4;
    %load/vec4 v0xaaaaee22d2a0_0;
    %pad/s 4;
    %store/vec4 v0xaaaaee22c7d0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaaaee22c5f0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaaaee22c310;
    %join;
T_27.12 ;
    %wait E_0xaaaaee22c590;
    %vpi_call/w 4 133 "$display", "Bank_%0d", 32'sb00000000000000000000000000000000 {0 0 0};
    %fork t_1, S_0xaaaaee1a60e0;
    %jmp t_0;
    .scope S_0xaaaaee1a60e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee1afa30_0, 0, 32;
T_27.14 ;
    %load/vec4 v0xaaaaee1afa30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.15, 5;
    %vpi_call/w 4 135 "$display", "%3d: %b", v0xaaaaee1afa30_0, &A<v0xaaaaee216260, v0xaaaaee1afa30_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaee1afa30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaee1afa30_0, 0, 32;
    %jmp T_27.14;
T_27.15 ;
    %end;
    .scope S_0xaaaaee1a6e30;
t_0 %join;
    %vpi_call/w 4 134 "$display", "Bank_%0d", 32'sb00000000000000000000000000000001 {0 0 0};
    %fork t_3, S_0xaaaaee1a6550;
    %jmp t_2;
    .scope S_0xaaaaee1a6550;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee1afff0_0, 0, 32;
T_27.16 ;
    %load/vec4 v0xaaaaee1afff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.17, 5;
    %vpi_call/w 4 136 "$display", "%3d: %b", v0xaaaaee1afff0_0, &A<v0xaaaaee21d2a0, v0xaaaaee1afff0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaee1afff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaee1afff0_0, 0, 32;
    %jmp T_27.16;
T_27.17 ;
    %end;
    .scope S_0xaaaaee1a6e30;
t_2 %join;
    %vpi_call/w 4 135 "$display", "Bank_%0d", 32'sb00000000000000000000000000000010 {0 0 0};
    %fork t_5, S_0xaaaaee1a69c0;
    %jmp t_4;
    .scope S_0xaaaaee1a69c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee1b49b0_0, 0, 32;
T_27.18 ;
    %load/vec4 v0xaaaaee1b49b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.19, 5;
    %vpi_call/w 4 137 "$display", "%3d: %b", v0xaaaaee1b49b0_0, &A<v0xaaaaee2249a0, v0xaaaaee1b49b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaee1b49b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaee1b49b0_0, 0, 32;
    %jmp T_27.18;
T_27.19 ;
    %end;
    .scope S_0xaaaaee1a6e30;
t_4 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaee22d380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaee22cbd0_0, 0, 1;
    %wait E_0xaaaaee22c590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaee22d380_0, 0, 1;
    %pushi/vec4 400, 0, 32;
T_27.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.21, 5;
    %jmp/1 T_27.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaee22c590;
    %jmp T_27.20;
T_27.21 ;
    %pop/vec4 1;
    %vpi_call/w 4 144 "$display" {0 0 0};
    %vpi_call/w 4 148 "$display", "Updates: %0d", v0xaaaaee22daf0_0 {0 0 0};
    %load/vec4 v0xaaaaee22daf0_0;
    %pushi/vec4 8484, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 149 "$display", "Correct: %0b", S<0,vec4,u1> {1 0 0};
    %vpi_call/w 4 150 "$display", "Cycles: %0d", v0xaaaaee22cce0_0 {0 0 0};
    %vpi_call/w 4 152 "$finish" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0xaaaaee1f5940;
T_28 ;
    %wait E_0xaaaaee22dbe0;
    %load/vec4 v0xaaaaee22e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaee22e090_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xaaaaee22e090_0;
    %nor/r;
    %load/vec4 v0xaaaaee22e260_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %fork t_7, S_0xaaaaee22dc40;
    %jmp t_6;
    .scope S_0xaaaaee22dc40;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaaee22ddf0_0, 0, 32;
T_28.4 ;
    %load/vec4 v0xaaaaee22ddf0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0xaaaaee22e260_0;
    %load/vec4 v0xaaaaee22ddf0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0xaaaaee22ddf0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaaaee22e090_0, 0;
    %load/vec4 v0xaaaaee22ddf0_0;
    %assign/vec4 v0xaaaaee22e180_0, 0;
T_28.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaaee22ddf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaaee22ddf0_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %end;
    .scope S_0xaaaaee1f5940;
t_6 %join;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0xaaaaee22e090_0;
    %or/r;
    %load/vec4 v0xaaaaee22e260_0;
    %load/vec4 v0xaaaaee22e090_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaaee22e090_0, 0;
T_28.8 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_arb.sv";
