
module  log_monitor (
    // input
    clk,
    pc,
    pc_nxt,
    ER_min,
    ER_max,
    irq,
    reset,
    loop_detect,
    branch_detect,
    slice_top,

    // outputs
    flush_T4,
    hw_wr_en,
    cflow_log_ptr
);

/// inputs
input		    clk;
input   [15:0]  pc;
input   [15:0]  pc_nxt;
input   [15:0]  ER_min;
input   [15:0]  ER_max;
input           irq;
input		    reset;
input           loop_detect;
input           branch_detect;
input    [15:0] slice_top;

/// outputs
output          flush_T4;
output          hw_wr_en;
output  [15:0]  cflow_log_ptr;

///////////////////////////////// Logging States //////////////////////////////////////////////////////////
parameter notX = 2'b00;//out side the defines attestation Region e.g. in other region or in the TCB
parameter Wait = 2'b01;// no cotrol flow detected or no clfog writing space available
parameter inX = 2'b10; // entered the attest region
parameter Write = 2'b11; //control flow detected and write to cflog

parameter TCB_min = 16'ha000;
parameter TCB_max = 16'hdffe;

// Trigger States
parameter EXEC  = 1'b0, ABORT = 1'b1;

parameter LOG_SIZE = 16'h0000; // overwritten by parent module
parameter MAX_CFLOG_SIZE = LOG_SIZE-2; // set as minus 2 to log tcb entry, set as equal to ignore tcb entry

//-------------Internal Variables---------------------------
reg             state;
reg             flush_log_T4;
reg             attest_pend;
reg     [1:0]   pc_state;
reg     [15:0]  log_ptr_reg;
reg     [15:0]  log_ptr_prev;
reg             wr_en;
//

initial
    begin
        pc_state = notX;
        log_ptr_reg = 16'b0;
        wr_en = 0;
        state = ABORT;
        flush_log_T4 = 1'b0;
        attest_pend = 1'b0;
    end

wire is_fst_ER = pc == ER_min;

// new definition
wire log_full = ((log_ptr_reg + 16'h2) == slice_top) || ((log_ptr_reg == MAX_CFLOG_SIZE) && slice_top==16'b0);
//wire log_full_test = ((log_ptr_reg + 16'h2) == slice_top) || ((log_ptr_reg == (MAX_CFLOG_SIZE-2)) && slice_top==16'b0);


////////////////  Output Signal for T4 the whole cflog is full ////////////////////////////
always @(posedge clk)
if( state == EXEC && (reset || log_full))
    state <= ABORT;
else if (state == ABORT && !reset && !log_full)
    state <= EXEC;
else state <= state;

always @(posedge clk)
if (state == EXEC && (log_full || reset))
    flush_log_T4 <= 1'b1;
else if (state == ABORT && !reset && !log_full)
    flush_log_T4 <= 1'b0;
else if (attest_pend) //Pend --> Acc
    flush_log_T4 <= 0;

// support logic for race conditions
always @(posedge clk)
if(log_full && irq) // Abort --> Pend
    attest_pend <= 1;
else
    attest_pend <= 0;
    
assign flush_T4 = flush_log_T4;


/////////////////////  Internal State ////////////////////////////
// logic in which state is the System currenty: Final Statemachine intorduced by ACFA
// gives the basis for writing to cflog and log_ptr update
wire pc_in_ER = (pc >= ER_min) && (pc <= ER_max);
wire not_pc_in_ER = ~pc_in_ER;
always @(posedge clk)
begin
    begin
    case (pc_state)
        notX: 
            if((pc != 16'h0) && pc_in_ER)
                pc_state <= inX;
            else
                pc_state <= pc_state;
                
        Wait:
            if(branch_detect && !log_full)
                pc_state <= Write;
            else if(not_pc_in_ER)
                pc_state <= notX;
            else
                pc_state <= pc_state;
                
        inX:
            if(branch_detect && !log_full)
                pc_state <= Write;
            else if(!branch_detect || log_full)
                pc_state <= Wait;
            else 
                pc_state <= pc_state;
                
        Write:
            if(!branch_detect || log_full)
                pc_state <= Wait;
            else if(not_pc_in_ER)
                pc_state <= notX;
            else
                pc_state <= pc_state;
     endcase 
     end
     
end 

////////////////////////// OUTPUT LOGIC //////////////////////////////////////
wire entering_ER = (pc == TCB_max) & (pc_nxt >= ER_min) && (pc_nxt <= ER_max);

wire pc_next_in_TCB = (pc_nxt >= TCB_min) && (pc_nxt <= TCB_max); 
wire pc_out_TCB = (pc <= TCB_min) || (pc >= TCB_max);  
wire pc_in_TCB = ~pc_out_TCB;
wire entering_TCB = pc_out_TCB && pc_next_in_TCB;

// when to write in the cflog
always @(posedge clk)
begin
    if(pc_state == notX && entering_ER && branch_detect && ~log_full)//write jump out of tcb
        wr_en <= 1'b1;
    else if(entering_TCB && branch_detect) //write jump into the tcb
        wr_en <= 1'b1;
    else if((pc_state == inX || pc_state == Wait) && branch_detect && ~log_full) //write control flows during executio
        wr_en <= 1'b1;
    else //if(pc_state == Wait or notX) 
        wr_en <= 1'b0;
end

//update the cflog_pointer
always @(posedge clk)
begin
    if(pc_state == notX && entering_ER && branch_detect && ~log_full)
        log_ptr_reg <= log_ptr_reg+16'h2;
    else if(entering_TCB && branch_detect) //
        log_ptr_reg <= log_ptr_reg+16'h2;
    // else if(pc_in_TCB)
        // log_ptr_reg <= log_ptr_reg; 
    else if((pc_state == inX || pc_state == Wait) && branch_detect && ~log_full && ~loop_detect)
        log_ptr_reg <= log_ptr_reg+16'h2;
    else //if(pc_state == Wait) 
        log_ptr_reg <= log_ptr_reg;

    if(log_ptr_reg > LOG_SIZE)
        log_ptr_reg <= 16'h0;
end

/////////////////// OUTPUT //////////////////////
assign hw_wr_en = wr_en;
assign cflow_log_ptr = log_ptr_reg;

endmodule
