# Caches

1. L1,L2, LLC
	1. L
2. Pipes
	1. Load/Store pipes

# Course Contents

## ISA for a processor

Create groups decide ISA for different units in the hardware.  
combine together.  
take a code and compile it using the ISA. and write a c code simulator.

## Memory Model

# System Map

- 64 bit address
- all devices or registers have a address attached to them.

## MMIO

Registers but for IO only.

# Design of Caches

# Design of Translations

# Segmented Translations

# TLB

- Size of TLB
