<stg><name>lab4_z1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %firstVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %firstVector_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %secondVector_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %secondVector_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %resultVecror_arr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %resultVecror_arr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %store_ln8 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln8 = br void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
:1 %zext_ln8 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %icmp_ln8 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln8 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln8 = br i1 %icmp_ln8, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:1 %secondVector_arr_addr = getelementptr i16 %secondVector_arr, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="secondVector_arr_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="2">
<![CDATA[
.split2:2 %secondVector_arr_load = load i2 %secondVector_arr_addr

]]></Node>
<StgValue><ssdm name="secondVector_arr_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:4 %resultVecror_arr_addr = getelementptr i32 %resultVecror_arr, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="resultVecror_arr_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="2">
<![CDATA[
.split2:5 %resultVecror_arr_load = load i2 %resultVecror_arr_addr

]]></Node>
<StgValue><ssdm name="resultVecror_arr_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
:0 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="2">
<![CDATA[
.split2:2 %secondVector_arr_load = load i2 %secondVector_arr_addr

]]></Node>
<StgValue><ssdm name="secondVector_arr_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="16">
<![CDATA[
.split2:3 %conv4 = sext i16 %secondVector_arr_load

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="2">
<![CDATA[
.split2:5 %resultVecror_arr_load = load i2 %resultVecror_arr_addr

]]></Node>
<StgValue><ssdm name="resultVecror_arr_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split2:6 %br_ln10 = br void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %j = phi i3 %add_ln10, void %.split, i3 0, void %.split2

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %add3 = phi i32 %add_ln12, void %.split, i32 %resultVecror_arr_load, void %.split2

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="3">
<![CDATA[
:2 %zext_ln10 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln10 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %add_ln10 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %firstVector_arr_addr = getelementptr i16 %firstVector_arr, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="firstVector_arr_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="2">
<![CDATA[
.split:2 %firstVector_arr_load = load i2 %firstVector_arr_addr

]]></Node>
<StgValue><ssdm name="firstVector_arr_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:0 %store_ln12 = store i32 %add3, i2 %resultVecror_arr_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln8 = store i3 %add_ln8, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="2">
<![CDATA[
.split:2 %firstVector_arr_load = load i2 %firstVector_arr_addr

]]></Node>
<StgValue><ssdm name="firstVector_arr_load"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="16">
<![CDATA[
.split:3 %sext_ln12 = sext i16 %firstVector_arr_load

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %mul_ln12 = mul i32 %sext_ln12, i32 %conv4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %mul_ln12 = mul i32 %sext_ln12, i32 %conv4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:4 %mul_ln12 = mul i32 %sext_ln12, i32 %conv4

]]></Node>
<StgValue><ssdm name="mul_ln12"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %add_ln12 = add i32 %mul_ln12, i32 %add3

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %add_ln12 = add i32 %mul_ln12, i32 %add3

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="firstVector_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="firstVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="secondVector_arr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="secondVector_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="resultVecror_arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="resultVecror_arr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="i" fromId="70" toId="9">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="75" from="empty_1" to="spectopmodule_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="firstVector_arr" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="80" from="empty" to="specinterface_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="100" from="firstVector_arr" to="specbitsmap_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="102" from="secondVector_arr" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="103" from="empty" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="119" from="secondVector_arr" to="specbitsmap_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="121" from="resultVecror_arr" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="122" from="empty" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="123" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="124" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="138" from="resultVecror_arr" to="specbitsmap_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_139" to="store_ln8" fromId="139" toId="17">
</dataflow>
<dataflow id="141" from="i" to="store_ln8" fromId="9" toId="17">
</dataflow>
<dataflow id="142" from="i" to="i_1" fromId="9" toId="19">
</dataflow>
<dataflow id="143" from="i_1" to="zext_ln8" fromId="19" toId="20">
</dataflow>
<dataflow id="144" from="i_1" to="icmp_ln8" fromId="19" toId="21">
</dataflow>
<dataflow id="146" from="StgValue_145" to="icmp_ln8" fromId="145" toId="21">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="147" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="22">
</dataflow>
<dataflow id="151" from="StgValue_149" to="empty" fromId="149" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_149" to="empty" fromId="149" toId="22">
</dataflow>
<dataflow id="153" from="i_1" to="add_ln8" fromId="19" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln8" fromId="154" toId="23">
</dataflow>
<dataflow id="156" from="icmp_ln8" to="br_ln8" fromId="21" toId="24">
</dataflow>
<dataflow id="157" from="secondVector_arr" to="secondVector_arr_addr" fromId="68" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_158" to="secondVector_arr_addr" fromId="158" toId="25">
</dataflow>
<dataflow id="160" from="zext_ln8" to="secondVector_arr_addr" fromId="20" toId="25">
</dataflow>
<dataflow id="161" from="secondVector_arr_addr" to="secondVector_arr_load" fromId="25" toId="26">
</dataflow>
<dataflow id="162" from="resultVecror_arr" to="resultVecror_arr_addr" fromId="69" toId="27">
</dataflow>
<dataflow id="163" from="StgValue_158" to="resultVecror_arr_addr" fromId="158" toId="27">
</dataflow>
<dataflow id="164" from="zext_ln8" to="resultVecror_arr_addr" fromId="20" toId="27">
</dataflow>
<dataflow id="165" from="resultVecror_arr_addr" to="resultVecror_arr_load" fromId="27" toId="28">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="166" toId="30">
</dataflow>
<dataflow id="169" from="empty_3" to="specloopname_ln6" fromId="168" toId="30">
</dataflow>
<dataflow id="170" from="secondVector_arr_addr" to="secondVector_arr_load" fromId="25" toId="31">
</dataflow>
<dataflow id="171" from="secondVector_arr_load" to="conv4" fromId="31" toId="32">
</dataflow>
<dataflow id="172" from="resultVecror_arr_addr" to="resultVecror_arr_load" fromId="27" toId="33">
</dataflow>
<dataflow id="173" from="add_ln10" to="j" fromId="40" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln0" to="j" fromId="55" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="175" from="StgValue_139" to="j" fromId="139" toId="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln10" to="j" fromId="34" toId="35">
</dataflow>
<dataflow id="177" from="add_ln12" to="add3" fromId="54" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln0" to="add3" fromId="55" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="179" from="resultVecror_arr_load" to="add3" fromId="33" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln10" to="add3" fromId="34" toId="36">
</dataflow>
<dataflow id="181" from="j" to="zext_ln10" fromId="35" toId="37">
</dataflow>
<dataflow id="182" from="j" to="icmp_ln10" fromId="35" toId="38">
</dataflow>
<dataflow id="183" from="StgValue_145" to="icmp_ln10" fromId="145" toId="38">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="147" toId="39">
</dataflow>
<dataflow id="185" from="StgValue_149" to="empty_7" fromId="149" toId="39">
</dataflow>
<dataflow id="186" from="StgValue_149" to="empty_7" fromId="149" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_149" to="empty_7" fromId="149" toId="39">
</dataflow>
<dataflow id="188" from="j" to="add_ln10" fromId="35" toId="40">
</dataflow>
<dataflow id="189" from="StgValue_154" to="add_ln10" fromId="154" toId="40">
</dataflow>
<dataflow id="190" from="icmp_ln10" to="br_ln10" fromId="38" toId="41">
</dataflow>
<dataflow id="191" from="firstVector_arr" to="firstVector_arr_addr" fromId="67" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_158" to="firstVector_arr_addr" fromId="158" toId="42">
</dataflow>
<dataflow id="193" from="zext_ln10" to="firstVector_arr_addr" fromId="37" toId="42">
</dataflow>
<dataflow id="194" from="firstVector_arr_addr" to="firstVector_arr_load" fromId="42" toId="43">
</dataflow>
<dataflow id="195" from="add3" to="store_ln12" fromId="36" toId="44">
</dataflow>
<dataflow id="196" from="resultVecror_arr_addr" to="store_ln12" fromId="27" toId="44">
</dataflow>
<dataflow id="197" from="add_ln8" to="store_ln8" fromId="23" toId="45">
</dataflow>
<dataflow id="198" from="i" to="store_ln8" fromId="9" toId="45">
</dataflow>
<dataflow id="199" from="firstVector_arr_addr" to="firstVector_arr_load" fromId="42" toId="47">
</dataflow>
<dataflow id="200" from="firstVector_arr_load" to="sext_ln12" fromId="47" toId="48">
</dataflow>
<dataflow id="201" from="sext_ln12" to="mul_ln12" fromId="48" toId="49">
</dataflow>
<dataflow id="202" from="conv4" to="mul_ln12" fromId="32" toId="49">
</dataflow>
<dataflow id="203" from="sext_ln12" to="mul_ln12" fromId="48" toId="50">
</dataflow>
<dataflow id="204" from="conv4" to="mul_ln12" fromId="32" toId="50">
</dataflow>
<dataflow id="205" from="sext_ln12" to="mul_ln12" fromId="48" toId="51">
</dataflow>
<dataflow id="206" from="conv4" to="mul_ln12" fromId="32" toId="51">
</dataflow>
<dataflow id="207" from="mul_ln12" to="add_ln12" fromId="51" toId="52">
</dataflow>
<dataflow id="208" from="add3" to="add_ln12" fromId="36" toId="52">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="166" toId="53">
</dataflow>
<dataflow id="211" from="empty_2" to="specloopname_ln6" fromId="210" toId="53">
</dataflow>
<dataflow id="212" from="mul_ln12" to="add_ln12" fromId="51" toId="54">
</dataflow>
<dataflow id="213" from="add3" to="add_ln12" fromId="36" toId="54">
</dataflow>
<dataflow id="214" from="icmp_ln8" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="215" from="icmp_ln10" to="StgValue_4" fromId="38" toId="4">
</dataflow>
</dataflows>


</stg>
