Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jan 30 19:30:40 2022
| Host         : Squonk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (628)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (366)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (628)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: system_reset (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: cu/current_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: cu/current_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: cu/current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/hours_load_value_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/minutes_load_value_reg[7]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: cu/sample_clk_divider/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cu/seconds_clk_divider/clock_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cu/seconds_load_value_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: display_clk_divider/clock_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[0]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[1]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[2]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[3]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: hours_counters[0].counter/count_reg[3]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[0]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[1]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[3]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: minutes_counters[0].counter/count_reg[3]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: minutes_counters[1].counter/count_reg[1]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: minutes_counters[1].counter/count_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: minutes_counters[1].counter/count_reg[3]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: minutes_counters[1].counter/count_reg[3]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[0]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[1]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[3]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: seconds_counters[0].counter/count_reg[3]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: seconds_counters[1].counter/count_reg[1]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: seconds_counters[1].counter/count_reg[1]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: seconds_counters[1].counter/count_reg[3]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: seconds_counters[1].counter/count_reg[3]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (366)
--------------------------------------------------
 There are 366 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.099        0.000                      0                  195        0.120        0.000                      0                  195        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.099        0.000                      0                  195        0.120        0.000                      0                  195        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 display_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.608%)  route 3.429ns (79.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.715     5.318    display_clk_divider/clock_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 f  display_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.857     6.693    display_clk_divider/count[27]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.817 f  display_clk_divider/count[0]_i_7/O
                         net (fo=1, routed)           0.508     7.324    display_clk_divider/count[0]_i_7_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.448 f  display_clk_divider/count[0]_i_2/O
                         net (fo=3, routed)           0.968     8.416    display_clk_divider/count[0]_i_2_n_0
    SLICE_X7Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.540 r  display_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.096     9.636    display_clk_divider/clock
    SLICE_X6Y83          FDRE                                         r  display_clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596    15.019    display_clk_divider/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_clk_divider/count_reg[29]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    display_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 display_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.608%)  route 3.429ns (79.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.715     5.318    display_clk_divider/clock_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 f  display_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.857     6.693    display_clk_divider/count[27]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.817 f  display_clk_divider/count[0]_i_7/O
                         net (fo=1, routed)           0.508     7.324    display_clk_divider/count[0]_i_7_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.448 f  display_clk_divider/count[0]_i_2/O
                         net (fo=3, routed)           0.968     8.416    display_clk_divider/count[0]_i_2_n_0
    SLICE_X7Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.540 r  display_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.096     9.636    display_clk_divider/clock
    SLICE_X6Y83          FDRE                                         r  display_clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596    15.019    display_clk_divider/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_clk_divider/count_reg[30]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    display_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 display_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_clk_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.608%)  route 3.429ns (79.392%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.715     5.318    display_clk_divider/clock_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  display_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.836 f  display_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.857     6.693    display_clk_divider/count[27]
    SLICE_X7Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.817 f  display_clk_divider/count[0]_i_7/O
                         net (fo=1, routed)           0.508     7.324    display_clk_divider/count[0]_i_7_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.448 f  display_clk_divider/count[0]_i_2/O
                         net (fo=3, routed)           0.968     8.416    display_clk_divider/count[0]_i_2_n_0
    SLICE_X7Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.540 r  display_clk_divider/count[31]_i_1/O
                         net (fo=31, routed)          1.096     9.636    display_clk_divider/clock
    SLICE_X6Y83          FDRE                                         r  display_clk_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.596    15.019    display_clk_divider/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  display_clk_divider/count_reg[31]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524    14.735    display_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 cu/seconds_clk_divider/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/seconds_clk_divider/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.890ns (20.993%)  route 3.350ns (79.007%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.634     5.237    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  cu/seconds_clk_divider/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  cu/seconds_clk_divider/count_reg[21]/Q
                         net (fo=2, routed)           0.810     6.565    cu/seconds_clk_divider/count_reg_n_0_[21]
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.689 f  cu/seconds_clk_divider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.634     7.323    cu/seconds_clk_divider/count[31]_i_8__0_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  cu/seconds_clk_divider/count[31]_i_4__0/O
                         net (fo=3, routed)           0.960     8.407    cu/seconds_clk_divider/count[31]_i_4__0_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.531 r  cu/seconds_clk_divider/count[31]_i_1__1/O
                         net (fo=31, routed)          0.945     9.476    cu/seconds_clk_divider/clock
    SLICE_X8Y82          FDRE                                         r  cu/seconds_clk_divider/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.516    14.939    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  cu/seconds_clk_divider/count_reg[29]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.524    14.656    cu/seconds_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 cu/seconds_clk_divider/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/seconds_clk_divider/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.890ns (20.993%)  route 3.350ns (79.007%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.634     5.237    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  cu/seconds_clk_divider/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  cu/seconds_clk_divider/count_reg[21]/Q
                         net (fo=2, routed)           0.810     6.565    cu/seconds_clk_divider/count_reg_n_0_[21]
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.689 f  cu/seconds_clk_divider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.634     7.323    cu/seconds_clk_divider/count[31]_i_8__0_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  cu/seconds_clk_divider/count[31]_i_4__0/O
                         net (fo=3, routed)           0.960     8.407    cu/seconds_clk_divider/count[31]_i_4__0_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.531 r  cu/seconds_clk_divider/count[31]_i_1__1/O
                         net (fo=31, routed)          0.945     9.476    cu/seconds_clk_divider/clock
    SLICE_X8Y82          FDRE                                         r  cu/seconds_clk_divider/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.516    14.939    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  cu/seconds_clk_divider/count_reg[30]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.524    14.656    cu/seconds_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 cu/seconds_clk_divider/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/seconds_clk_divider/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.890ns (20.993%)  route 3.350ns (79.007%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.634     5.237    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  cu/seconds_clk_divider/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.518     5.755 r  cu/seconds_clk_divider/count_reg[21]/Q
                         net (fo=2, routed)           0.810     6.565    cu/seconds_clk_divider/count_reg_n_0_[21]
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.124     6.689 f  cu/seconds_clk_divider/count[31]_i_8__0/O
                         net (fo=1, routed)           0.634     7.323    cu/seconds_clk_divider/count[31]_i_8__0_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.447 f  cu/seconds_clk_divider/count[31]_i_4__0/O
                         net (fo=3, routed)           0.960     8.407    cu/seconds_clk_divider/count[31]_i_4__0_n_0
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     8.531 r  cu/seconds_clk_divider/count[31]_i_1__1/O
                         net (fo=31, routed)          0.945     9.476    cu/seconds_clk_divider/clock
    SLICE_X8Y82          FDRE                                         r  cu/seconds_clk_divider/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.516    14.939    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  cu/seconds_clk_divider/count_reg[31]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X8Y82          FDRE (Setup_fdre_C_R)       -0.524    14.656    cu/seconds_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 cu/sample_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.518%)  route 3.414ns (80.482%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.610     5.212    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  cu/sample_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.860     6.528    cu/sample_clk_divider/count_reg_n_0_[27]
    SLICE_X53Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  cu/sample_clk_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.776     7.428    cu/sample_clk_divider/count[31]_i_9_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.552 f  cu/sample_clk_divider/count[31]_i_4/O
                         net (fo=3, routed)           0.963     8.515    cu/sample_clk_divider/count[31]_i_4_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  cu/sample_clk_divider/count[31]_i_1__0/O
                         net (fo=31, routed)          0.816     9.455    cu/sample_clk_divider/clock
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.928    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[21]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    cu/sample_clk_divider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 cu/sample_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.518%)  route 3.414ns (80.482%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.610     5.212    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  cu/sample_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.860     6.528    cu/sample_clk_divider/count_reg_n_0_[27]
    SLICE_X53Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  cu/sample_clk_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.776     7.428    cu/sample_clk_divider/count[31]_i_9_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.552 f  cu/sample_clk_divider/count[31]_i_4/O
                         net (fo=3, routed)           0.963     8.515    cu/sample_clk_divider/count[31]_i_4_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  cu/sample_clk_divider/count[31]_i_1__0/O
                         net (fo=31, routed)          0.816     9.455    cu/sample_clk_divider/clock
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.928    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[22]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    cu/sample_clk_divider/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 cu/sample_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.518%)  route 3.414ns (80.482%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.610     5.212    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  cu/sample_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.860     6.528    cu/sample_clk_divider/count_reg_n_0_[27]
    SLICE_X53Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  cu/sample_clk_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.776     7.428    cu/sample_clk_divider/count[31]_i_9_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.552 f  cu/sample_clk_divider/count[31]_i_4/O
                         net (fo=3, routed)           0.963     8.515    cu/sample_clk_divider/count[31]_i_4_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  cu/sample_clk_divider/count[31]_i_1__0/O
                         net (fo=31, routed)          0.816     9.455    cu/sample_clk_divider/clock
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.928    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    cu/sample_clk_divider/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 cu/sample_clk_divider/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.518%)  route 3.414ns (80.482%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.610     5.212    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     5.668 f  cu/sample_clk_divider/count_reg[27]/Q
                         net (fo=2, routed)           0.860     6.528    cu/sample_clk_divider/count_reg_n_0_[27]
    SLICE_X53Y100        LUT4 (Prop_lut4_I0_O)        0.124     6.652 f  cu/sample_clk_divider/count[31]_i_9/O
                         net (fo=1, routed)           0.776     7.428    cu/sample_clk_divider/count[31]_i_9_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.552 f  cu/sample_clk_divider/count[31]_i_4/O
                         net (fo=3, routed)           0.963     8.515    cu/sample_clk_divider/count[31]_i_4_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.639 r  cu/sample_clk_divider/count[31]_i_1__0/O
                         net (fo=31, routed)          0.816     9.455    cu/sample_clk_divider/clock
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.505    14.928    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[24]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.643    cu/sample_clk_divider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  cu/sample_clk_divider/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.973    cu/sample_clk_divider/plusOp_carry__5_n_7
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  cu/sample_clk_divider/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.984    cu/sample_clk_divider/plusOp_carry__5_n_5
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  cu/sample_clk_divider/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.009    cu/sample_clk_divider/plusOp_carry__5_n_6
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  cu/sample_clk_divider/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.009    cu/sample_clk_divider/plusOp_carry__5_n_4
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cu/sample_clk_divider/count_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.673%)  route 0.134ns (25.327%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  cu/sample_clk_divider/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.958    cu/sample_clk_divider/plusOp_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  cu/sample_clk_divider/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.012    cu/sample_clk_divider/plusOp_carry__6_n_7
    SLICE_X52Y101        FDRE                                         r  cu/sample_clk_divider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  cu/sample_clk_divider/count_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.191%)  route 0.134ns (24.809%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  cu/sample_clk_divider/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.958    cu/sample_clk_divider/plusOp_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  cu/sample_clk_divider/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.023    cu/sample_clk_divider/plusOp_carry__6_n_5
    SLICE_X52Y101        FDRE                                         r  cu/sample_clk_divider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  cu/sample_clk_divider/count_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cu/seconds_clk_divider/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/seconds_clk_divider/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  cu/seconds_clk_divider/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/seconds_clk_divider/clock_reg/Q
                         net (fo=2, routed)           0.116     1.741    cu/seconds_clk_divider/clock_reg_n_0
    SLICE_X9Y77          FDRE                                         r  cu/seconds_clk_divider/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.833     1.998    cu/seconds_clk_divider/clock_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  cu/seconds_clk_divider/clock_out_reg/C
                         clock pessimism             -0.513     1.484    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.066     1.550    cu/seconds_clk_divider/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.291%)  route 0.134ns (23.709%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.565     1.484    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cu/sample_clk_divider/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cu/sample_clk_divider/count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    cu/sample_clk_divider/count_reg_n_0_[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  cu/sample_clk_divider/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    cu/sample_clk_divider/plusOp_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  cu/sample_clk_divider/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.958    cu/sample_clk_divider/plusOp_carry__5_n_0
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  cu/sample_clk_divider/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.048    cu/sample_clk_divider/plusOp_carry__6_n_6
    SLICE_X52Y101        FDRE                                         r  cu/sample_clk_divider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.828     1.994    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  cu/sample_clk_divider/count_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    cu/sample_clk_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cu/sample_clk_divider/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu/sample_clk_divider/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.564     1.483    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  cu/sample_clk_divider/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cu/sample_clk_divider/clock_reg/Q
                         net (fo=2, routed)           0.128     1.752    cu/sample_clk_divider/clock_reg_n_0
    SLICE_X53Y95         FDRE                                         r  cu/sample_clk_divider/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.834     1.999    cu/sample_clk_divider/clock_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  cu/sample_clk_divider/clock_out_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.066     1.549    cu/sample_clk_divider/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display_clk_divider/clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_clk_divider/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.593     1.512    display_clk_divider/clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  display_clk_divider/clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  display_clk_divider/clock_reg/Q
                         net (fo=2, routed)           0.128     1.782    display_clk_divider/clock_reg_n_0
    SLICE_X7Y77          FDRE                                         r  display_clk_divider/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.861     2.026    display_clk_divider/clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  display_clk_divider/clock_out_reg/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.066     1.578    display_clk_divider/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    cu/sample_clk_divider/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    cu/sample_clk_divider/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    cu/sample_clk_divider/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    cu/sample_clk_divider/count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   cu/sample_clk_divider/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   cu/sample_clk_divider/count_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   cu/sample_clk_divider/count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   cu/sample_clk_divider/count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y101   cu/sample_clk_divider/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     display_clk_divider/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     display_clk_divider/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     display_clk_divider/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     display_clk_divider/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   cu/sample_clk_divider/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   cu/sample_clk_divider/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   cu/sample_clk_divider/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y100   cu/sample_clk_divider/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y101   cu/sample_clk_divider/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    cu/sample_clk_divider/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     display_clk_divider/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     display_clk_divider/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     cu/seconds_clk_divider/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     cu/seconds_clk_divider/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     cu/seconds_clk_divider/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     display_clk_divider/count_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    cu/sample_clk_divider/count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    cu/sample_clk_divider/count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    cu/sample_clk_divider/count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    cu/sample_clk_divider/count_reg[24]/C



