
Loading design for application trce from file OneBitSDR_First_Implementation.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu May 30 00:36:20 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/1bitSDRLattice/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 22 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.254ns (weighted slack = -3.762ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/d_out_i10  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        PWM_inst/DataInReg__i10  (to clk_80mhz +)

   Delay:               2.047ns  (37.2% logic, 62.8% route), 2 logic levels.

 Constraint Details:

      2.047ns physical path delay AMDemodulator_inst/SLICE_1528 to PWM_inst/SLICE_1522 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.260ns DIN_SET requirement (totaling 0.793ns) by 1.254ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_1528 to PWM_inst/SLICE_1522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R49C65B.CLK to     R49C65B.Q0 AMDemodulator_inst/SLICE_1528 (from CIC1_out_clkSin)
ROUTE         1     1.286     R49C65B.Q0 to     R42C68C.D0 DemodOut_9
CTOF_DEL    ---     0.236     R42C68C.D0 to     R42C68C.F0 PWM_inst/SLICE_1522
ROUTE         1     0.000     R42C68C.F0 to    R42C68C.DI0 PWM_inst/n3958 (to clk_80mhz)
                  --------
                    2.047   (37.2% logic, 62.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1528:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     2.942     R59C67A.Q0 to    R49C65B.CLK CIC1_out_clkSin
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to PWM_inst/SLICE_1522:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R42C68C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.202ns (weighted slack = -3.606ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/d_out_i9  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        PWM_inst/DataInReg__i9  (to clk_80mhz +)

   Delay:               1.897ns  (27.7% logic, 72.3% route), 1 logic levels.

 Constraint Details:

      1.897ns physical path delay AMDemodulator_inst/SLICE_1527 to PWM_inst/SLICE_1521 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.695ns) by 1.202ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_1527 to PWM_inst/SLICE_1521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R54C65C.CLK to     R54C65C.Q0 AMDemodulator_inst/SLICE_1527 (from CIC1_out_clkSin)
ROUTE         1     1.372     R54C65C.Q0 to     R42C70A.M0 DataInReg_11_N_1856_8 (to clk_80mhz)
                  --------
                    1.897   (27.7% logic, 72.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     2.942     R59C67A.Q0 to    R54C65C.CLK CIC1_out_clkSin
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to PWM_inst/SLICE_1521:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R42C70A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.028ns (weighted slack = -3.084ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/r_Rx_DV_64  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        uart_rx_inst/o_Rx_DV_59  (to clk_80mhz +)

   Delay:               1.128ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      1.128ns physical path delay uart_rx_inst/SLICE_2354 to uart_rx_inst/SLICE_2307 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
      0.424ns LSR_SET requirement (totaling 0.100ns) by 1.028ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2354 to uart_rx_inst/SLICE_2307:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R79C50C.CLK to     R79C50C.Q0 uart_rx_inst/SLICE_2354 (from uart_rx_inst/UartClk[2])
ROUTE         2     0.603     R79C50C.Q0 to    R79C48B.LSR uart_rx_inst/r_Rx_DV (to clk_80mhz)
                  --------
                    1.128   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R79C50C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx_inst/SLICE_2307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R79C48B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.973ns (weighted slack = -2.919ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i1  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i2  (to clk_80mhz +)

   Delay:               1.660ns  (31.4% logic, 68.6% route), 1 logic levels.

 Constraint Details:

      1.660ns physical path delay uart_rx_inst/SLICE_2302 to SLICE_2297 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.973ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2302 to SLICE_2297:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R80C48B.CLK to     R80C48B.Q1 uart_rx_inst/SLICE_2302 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.138     R80C48B.Q1 to     R80C40B.M1 o_Rx_Byte1_1 (to clk_80mhz)
                  --------
                    1.660   (31.4% logic, 68.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2302:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R80C48B.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R80C40B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.965ns (weighted slack = -2.895ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i4  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i5  (to clk_80mhz +)

   Delay:               1.651ns  (31.8% logic, 68.2% route), 1 logic levels.

 Constraint Details:

      1.651ns physical path delay uart_rx_inst/SLICE_2304 to SLICE_2299 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.965ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2304 to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R80C50A.CLK to     R80C50A.Q0 uart_rx_inst/SLICE_2304 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.126     R80C50A.Q0 to     R81C40A.M0 o_Rx_Byte1_4 (to clk_80mhz)
                  --------
                    1.651   (31.8% logic, 68.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2304:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R80C50A.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R81C40A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.961ns (weighted slack = -2.883ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i5  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i6  (to clk_80mhz +)

   Delay:               1.648ns  (31.7% logic, 68.3% route), 1 logic levels.

 Constraint Details:

      1.648ns physical path delay uart_rx_inst/SLICE_2304 to SLICE_2299 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.961ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2304 to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R80C50A.CLK to     R80C50A.Q1 uart_rx_inst/SLICE_2304 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.126     R80C50A.Q1 to     R81C40A.M1 o_Rx_Byte1_5 (to clk_80mhz)
                  --------
                    1.648   (31.7% logic, 68.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2304:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R80C50A.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R81C40A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.954ns (weighted slack = -2.862ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i6  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i7  (to clk_80mhz +)

   Delay:               1.640ns  (32.0% logic, 68.0% route), 1 logic levels.

 Constraint Details:

      1.640ns physical path delay uart_rx_inst/SLICE_2305 to SLICE_2300 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.954ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2305 to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R79C49C.CLK to     R79C49C.Q0 uart_rx_inst/SLICE_2305 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.115     R79C49C.Q0 to     R81C40D.M0 o_Rx_Byte1_6 (to clk_80mhz)
                  --------
                    1.640   (32.0% logic, 68.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R79C49C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R81C40D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.950ns (weighted slack = -2.850ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i7  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i8  (to clk_80mhz +)

   Delay:               1.637ns  (31.9% logic, 68.1% route), 1 logic levels.

 Constraint Details:

      1.637ns physical path delay uart_rx_inst/SLICE_2305 to SLICE_2300 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.950ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2305 to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R79C49C.CLK to     R79C49C.Q1 uart_rx_inst/SLICE_2305 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.115     R79C49C.Q1 to     R81C40D.M1 o_Rx_Byte1_7 (to clk_80mhz)
                  --------
                    1.637   (31.9% logic, 68.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R79C49C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R81C40D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.771ns (weighted slack = -2.313ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i3  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i4  (to clk_80mhz +)

   Delay:               1.458ns  (35.8% logic, 64.2% route), 1 logic levels.

 Constraint Details:

      1.458ns physical path delay uart_rx_inst/SLICE_2303 to SLICE_2298 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.771ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2303 to SLICE_2298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R80C48A.CLK to     R80C48A.Q1 uart_rx_inst/SLICE_2303 (from uart_rx_inst/UartClk[2])
ROUTE         2     0.936     R80C48A.Q1 to     R80C40D.M1 o_Rx_Byte1_3 (to clk_80mhz)
                  --------
                    1.458   (35.8% logic, 64.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2345
ROUTE        29     2.951     R59C68A.Q0 to    R80C48A.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R80C40D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.741ns (weighted slack = -2.223ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator_inst/d_out_i6  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        PWM_inst/DataInReg__i6  (to clk_80mhz +)

   Delay:               1.437ns  (36.3% logic, 63.7% route), 1 logic levels.

 Constraint Details:

      1.437ns physical path delay AMDemodulator_inst/SLICE_1525 to PWM_inst/SLICE_1519 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.696ns) by 0.741ns

 Physical Path Details:

      Data path AMDemodulator_inst/SLICE_1525 to PWM_inst/SLICE_1519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C66B.CLK to     R42C66B.Q1 AMDemodulator_inst/SLICE_1525 (from CIC1_out_clkSin)
ROUTE         1     0.915     R42C66B.Q1 to     R42C69C.M1 DataInReg_11_N_1856_5 (to clk_80mhz)
                  --------
                    1.437   (36.3% logic, 63.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1525:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     2.942     R59C67A.Q0 to    R42C66B.CLK CIC1_out_clkSin
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to PWM_inst/SLICE_1519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R42C69C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  63.444MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R54C64A.B1 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A0 d_out_d_11_N_1886_17
C0TOFCO_DE  ---     0.447     R53C63D.A0 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R52C67A.B0 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R54C64A.B1 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A0 d_out_d_11_N_1886_17
C0TOFCO_DE  ---     0.447     R53C63D.A0 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R52C67A.B1 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R54C64A.B0 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R53C63D.A1 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R52C67A.B1 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R54C64A.B0 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A0 d_out_d_11_N_1886_17
C0TOFCO_DE  ---     0.447     R53C63D.A0 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R52C67A.B0 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R54C64A.B0 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A0 d_out_d_11_N_1886_17
C0TOFCO_DE  ---     0.447     R53C63D.A0 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R52C67A.B1 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R54C64A.B1 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R53C63D.A1 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R52C67A.B1 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R54C64A.B1 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R53C63D.A1 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R52C67A.B0 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.337ns  (37.4% logic, 62.6% route), 48 logic levels.

 Constraint Details:

     34.337ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.923ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R54C64A.B0 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R53C63D.A1 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R52C67A.B0 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOF0_DE  ---     0.443    R52C63D.FCI to     R52C63D.F0 SLICE_1157
ROUTE         2     1.658     R52C63D.F0 to     R51C64C.A1 n920
C1TOFCO_DE  ---     0.447     R51C64C.A1 to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.337   (37.4% logic, 62.6% route), 48 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.938ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.322ns  (39.2% logic, 60.8% route), 56 logic levels.

 Constraint Details:

     34.322ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.938ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R54C64A.B1 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R53C63D.A1 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R52C67A.B1 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOFCO_D  ---     0.071    R52C63D.FCI to    R52C63D.FCO SLICE_1157
ROUTE         1     0.000    R52C63D.FCO to    R52C64A.FCI n16683
FCITOFCO_D  ---     0.071    R52C64A.FCI to    R52C64A.FCO SLICE_1156
ROUTE         1     0.000    R52C64A.FCO to    R52C64B.FCI n16684
FCITOF1_DE  ---     0.474    R52C64B.FCI to     R52C64B.F1 SLICE_1155
ROUTE         6     1.044     R52C64B.F1 to     R51C63A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R51C63A.B1 to    R51C63A.FCO SLICE_1378
ROUTE         1     0.000    R51C63A.FCO to    R51C63B.FCI n16579
FCITOFCO_D  ---     0.071    R51C63B.FCI to    R51C63B.FCO SLICE_1362
ROUTE         1     0.000    R51C63B.FCO to    R51C63C.FCI n16580
FCITOFCO_D  ---     0.071    R51C63C.FCI to    R51C63C.FCO SLICE_1351
ROUTE         1     0.000    R51C63C.FCO to    R51C63D.FCI n16581
FCITOFCO_D  ---     0.071    R51C63D.FCI to    R51C63D.FCO SLICE_1346
ROUTE         1     0.000    R51C63D.FCO to    R51C64A.FCI n16582
FCITOFCO_D  ---     0.071    R51C64A.FCI to    R51C64A.FCO SLICE_1343
ROUTE         1     0.000    R51C64A.FCO to    R51C64B.FCI n16583
FCITOFCO_D  ---     0.071    R51C64B.FCI to    R51C64B.FCO SLICE_1341
ROUTE         1     0.000    R51C64B.FCO to    R51C64C.FCI n16584
FCITOFCO_D  ---     0.071    R51C64C.FCI to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.322   (39.2% logic, 60.8% route), 56 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.938ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.322ns  (39.2% logic, 60.8% route), 56 logic levels.

 Constraint Details:

     34.322ns physical path delay SLICE_717 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.938ns

 Physical Path Details:

      Data path SLICE_717 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R57C69A.CLK to     R57C69A.Q0 SLICE_717 (from CIC1_out_clkSin)
ROUTE        48     1.731     R57C69A.Q0 to     R55C68D.B0 ISquare_31
CTOF_DEL    ---     0.236     R55C68D.B0 to     R55C68D.F0 SLICE_2534
ROUTE        12     0.828     R55C68D.F0 to     R55C68A.A0 n17938
C0TOFCO_DE  ---     0.447     R55C68A.A0 to    R55C68A.FCO SLICE_1320
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16607
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_1319
ROUTE        22     1.258     R55C68B.F1 to     R57C61B.D0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R57C61B.D0 to     R57C61B.F0 AMDemodulator_inst/SLICE_2701
ROUTE         2     0.975     R57C61B.F0 to     R57C63C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R57C63C.B0 to     R57C63C.F1 SLICE_1328
ROUTE        23     1.331     R57C63C.F1 to     R56C64D.B1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R56C64D.B1 to     R56C64D.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     1.020     R56C64D.F1 to     R57C65D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R57C65D.B0 to     R57C65D.F1 SLICE_1382
ROUTE        24     1.345     R57C65D.F1 to     R56C64D.B0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R56C64D.B0 to     R56C64D.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.759     R56C64D.F0 to     R56C64A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R56C64A.B0 to     R56C64A.F1 SLICE_1165
ROUTE        25     0.583     R56C64A.F1 to     R56C64C.B1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R56C64C.B1 to     R56C64C.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     1.042     R56C64C.F1 to     R56C67B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R56C67B.A0 to     R56C67B.F1 SLICE_1402
ROUTE        24     1.311     R56C67B.F1 to     R55C64A.A1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R55C64A.A1 to    R55C64A.FCO SLICE_841
ROUTE         1     0.000    R55C64A.FCO to    R55C64B.FCI n15497
FCITOFCO_D  ---     0.071    R55C64B.FCI to    R55C64B.FCO SLICE_840
ROUTE         1     0.000    R55C64B.FCO to    R55C64C.FCI n15498
FCITOFCO_D  ---     0.071    R55C64C.FCI to    R55C64C.FCO SLICE_839
ROUTE         1     0.000    R55C64C.FCO to    R55C64D.FCI n15499
FCITOFCO_D  ---     0.071    R55C64D.FCI to    R55C64D.FCO SLICE_838
ROUTE         1     0.000    R55C64D.FCO to    R55C65A.FCI n15500
FCITOFCO_D  ---     0.071    R55C65A.FCI to    R55C65A.FCO SLICE_837
ROUTE         1     0.000    R55C65A.FCO to    R55C65B.FCI n15501
FCITOFCO_D  ---     0.071    R55C65B.FCI to    R55C65B.FCO SLICE_836
ROUTE         1     0.000    R55C65B.FCO to    R55C65C.FCI n15502
FCITOFCO_D  ---     0.071    R55C65C.FCI to    R55C65C.FCO SLICE_835
ROUTE         1     0.000    R55C65C.FCO to    R55C65D.FCI n15503
FCITOFCO_D  ---     0.071    R55C65D.FCI to    R55C65D.FCO SLICE_834
ROUTE         1     0.000    R55C65D.FCO to    R55C66A.FCI n15504
FCITOFCO_D  ---     0.071    R55C66A.FCI to    R55C66A.FCO SLICE_833
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n15505
FCITOF1_DE  ---     0.474    R55C66B.FCI to     R55C66B.F1 SLICE_832
ROUTE        23     2.086     R55C66B.F1 to     R54C64A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R54C64A.B1 to    R54C64A.FCO SLICE_61
ROUTE         1     0.000    R54C64A.FCO to    R54C64B.FCI n16547
FCITOFCO_D  ---     0.071    R54C64B.FCI to    R54C64B.FCO SLICE_60
ROUTE         1     0.000    R54C64B.FCO to    R54C64C.FCI n16548
FCITOFCO_D  ---     0.071    R54C64C.FCI to    R54C64C.FCO SLICE_59
ROUTE         1     0.000    R54C64C.FCO to    R54C64D.FCI n16549
FCITOFCO_D  ---     0.071    R54C64D.FCI to    R54C64D.FCO SLICE_58
ROUTE         1     0.000    R54C64D.FCO to    R54C65A.FCI n16550
FCITOFCO_D  ---     0.071    R54C65A.FCI to    R54C65A.FCO SLICE_19
ROUTE         1     0.000    R54C65A.FCO to    R54C65B.FCI n16551
FCITOF1_DE  ---     0.474    R54C65B.FCI to     R54C65B.F1 SLICE_15
ROUTE        22     1.772     R54C65B.F1 to     R53C63D.A1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R53C63D.A1 to    R53C63D.FCO SLICE_1150
ROUTE         1     0.000    R53C63D.FCO to    R53C64A.FCI n16693
FCITOFCO_D  ---     0.071    R53C64A.FCI to    R53C64A.FCO SLICE_1149
ROUTE         1     0.000    R53C64A.FCO to    R53C64B.FCI n16694
FCITOFCO_D  ---     0.071    R53C64B.FCI to    R53C64B.FCO SLICE_1147
ROUTE         1     0.000    R53C64B.FCO to    R53C64C.FCI n16695
FCITOFCO_D  ---     0.071    R53C64C.FCI to    R53C64C.FCO SLICE_1146
ROUTE         1     0.000    R53C64C.FCO to    R53C64D.FCI n16696
FCITOFCO_D  ---     0.071    R53C64D.FCI to    R53C64D.FCO SLICE_1145
ROUTE         1     0.000    R53C64D.FCO to    R53C65A.FCI n16697
FCITOFCO_D  ---     0.071    R53C65A.FCI to    R53C65A.FCO SLICE_1144
ROUTE         1     0.000    R53C65A.FCO to    R53C65B.FCI n16698
FCITOF1_DE  ---     0.474    R53C65B.FCI to     R53C65B.F1 SLICE_1143
ROUTE        21     1.726     R53C65B.F1 to     R52C67A.B0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R52C67A.B0 to    R52C67A.FCO SLICE_1179
ROUTE         1     0.000    R52C67A.FCO to    R52C67B.FCI n16657
FCITOF1_DE  ---     0.474    R52C67B.FCI to     R52C67B.F1 SLICE_1177
ROUTE        20     1.280     R52C67B.F1 to     R52C62B.A0 d_out_d_11_N_1890_17
C0TOFCO_DE  ---     0.447     R52C62B.A0 to    R52C62B.FCO SLICE_1163
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI n16677
FCITOFCO_D  ---     0.071    R52C62C.FCI to    R52C62C.FCO SLICE_1162
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI n16678
FCITOFCO_D  ---     0.071    R52C62D.FCI to    R52C62D.FCO SLICE_1161
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI n16679
FCITOFCO_D  ---     0.071    R52C63A.FCI to    R52C63A.FCO SLICE_1160
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI n16680
FCITOFCO_D  ---     0.071    R52C63B.FCI to    R52C63B.FCO SLICE_1159
ROUTE         1     0.000    R52C63B.FCO to    R52C63C.FCI n16681
FCITOFCO_D  ---     0.071    R52C63C.FCI to    R52C63C.FCO SLICE_1158
ROUTE         1     0.000    R52C63C.FCO to    R52C63D.FCI n16682
FCITOFCO_D  ---     0.071    R52C63D.FCI to    R52C63D.FCO SLICE_1157
ROUTE         1     0.000    R52C63D.FCO to    R52C64A.FCI n16683
FCITOFCO_D  ---     0.071    R52C64A.FCI to    R52C64A.FCO SLICE_1156
ROUTE         1     0.000    R52C64A.FCO to    R52C64B.FCI n16684
FCITOF1_DE  ---     0.474    R52C64B.FCI to     R52C64B.F1 SLICE_1155
ROUTE         6     1.044     R52C64B.F1 to     R51C63A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R51C63A.B1 to    R51C63A.FCO SLICE_1378
ROUTE         1     0.000    R51C63A.FCO to    R51C63B.FCI n16579
FCITOFCO_D  ---     0.071    R51C63B.FCI to    R51C63B.FCO SLICE_1362
ROUTE         1     0.000    R51C63B.FCO to    R51C63C.FCI n16580
FCITOFCO_D  ---     0.071    R51C63C.FCI to    R51C63C.FCO SLICE_1351
ROUTE         1     0.000    R51C63C.FCO to    R51C63D.FCI n16581
FCITOFCO_D  ---     0.071    R51C63D.FCI to    R51C63D.FCO SLICE_1346
ROUTE         1     0.000    R51C63D.FCO to    R51C64A.FCI n16582
FCITOFCO_D  ---     0.071    R51C64A.FCI to    R51C64A.FCO SLICE_1343
ROUTE         1     0.000    R51C64A.FCO to    R51C64B.FCI n16583
FCITOFCO_D  ---     0.071    R51C64B.FCI to    R51C64B.FCO SLICE_1341
ROUTE         1     0.000    R51C64B.FCO to    R51C64C.FCI n16584
FCITOFCO_D  ---     0.071    R51C64C.FCI to    R51C64C.FCO SLICE_1340
ROUTE         1     0.000    R51C64C.FCO to    R51C64D.FCI n16585
FCITOFCO_D  ---     0.071    R51C64D.FCI to    R51C64D.FCO SLICE_1338
ROUTE         1     0.000    R51C64D.FCO to    R51C65A.FCI n16586
FCITOF1_DE  ---     0.474    R51C65A.FCI to     R51C65A.F1 SLICE_1337
ROUTE         1     0.786     R51C65A.F1 to     R49C65D.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R49C65D.A0 to     R49C65D.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R49C65D.F0 to    R49C65D.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.322   (39.2% logic, 60.8% route), 56 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R57C69A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R49C65D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

Report:   29.345MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |   83.333 MHz|   63.444 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|   29.345 MHz|  48  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2345.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP   Loads: 1591
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2345.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0   Loads: 44
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


Timing summary (Setup):
---------------

Timing errors: 22  Score: 48690
Cumulative negative slack: 48690

Constraints cover 2411341617 paths, 4 nets, and 15923 connections (99.86% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu May 30 00:36:21 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/1bitSDRLattice/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer_inst/RFInR1_13  (from clk_80mhz +)
   Destination:    FF         Data in        Mixer_inst/RFInR_14  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay Mixer_inst/SLICE_1555 to Mixer_inst/SLICE_1555 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path Mixer_inst/SLICE_1555 to Mixer_inst/SLICE_1555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R67C124A.CLK to    R67C124A.Q1 Mixer_inst/SLICE_1555 (from clk_80mhz)
ROUTE         2     0.131    R67C124A.Q1 to    R67C124A.M0 DiffOut_c (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to Mixer_inst/SLICE_1555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R67C124A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to Mixer_inst/SLICE_1555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R67C124A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_tmp_i0_i22  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d_tmp_i0_i22  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay CIC_Sin_inst/SLICE_2199 to CIC_Sin_inst/SLICE_2090 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_2199 to CIC_Sin_inst/SLICE_2090:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R64C64D.CLK to     R64C64D.Q1 CIC_Sin_inst/SLICE_2199 (from clk_80mhz)
ROUTE         2     0.131     R64C64D.Q1 to     R64C64B.M1 d_tmp_22 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C64D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C64B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_tmp_i0_i16  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d_d_tmp_i0_i16  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_cos_inst/SLICE_2232 to CIC_cos_inst/SLICE_2123 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_2232 to CIC_cos_inst/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C44B.CLK to     R47C44B.Q0 CIC_cos_inst/SLICE_2232 (from clk_80mhz)
ROUTE         2     0.131     R47C44B.Q0 to     R47C44D.M0 d_tmp_16_adj_2916 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C44B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C44D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_tmp_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d_d_tmp_i0_i0  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_cos_inst/SLICE_2225 to CIC_cos_inst/SLICE_2116 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_2225 to CIC_cos_inst/SLICE_2116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C42B.CLK to     R47C42B.Q0 CIC_cos_inst/SLICE_2225 (from clk_80mhz)
ROUTE         2     0.131     R47C42B.Q0 to     R47C42D.M0 d_tmp_0_adj_2932 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C42B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C42D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d9_i0_i45  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d9_i0_i45  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_Sin_inst/SLICE_1642 to CIC_Sin_inst/SLICE_1993 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1642 to CIC_Sin_inst/SLICE_1993:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C75D.CLK to     R49C75D.Q0 CIC_Sin_inst/SLICE_1642 (from clk_80mhz)
ROUTE         3     0.131     R49C75D.Q0 to     R49C75A.M1 d9_45 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_1642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C75D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_1993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C75A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_tmp_i0_i21  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d_tmp_i0_i21  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_Sin_inst/SLICE_2199 to CIC_Sin_inst/SLICE_2090 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_2199 to CIC_Sin_inst/SLICE_2090:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C64D.CLK to     R64C64D.Q0 CIC_Sin_inst/SLICE_2199 (from clk_80mhz)
ROUTE         2     0.131     R64C64D.Q0 to     R64C64B.M0 d_tmp_21 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C64D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C64B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_clk_tmp_65  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_clk_tmp_65  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay CIC_Sin_inst/SLICE_1504 to CIC_Sin_inst/SLICE_1504 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1504 to CIC_Sin_inst/SLICE_1504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C67A.CLK to     R60C67A.Q0 CIC_Sin_inst/SLICE_1504 (from clk_80mhz)
ROUTE         2     0.057     R60C67A.Q0 to     R60C67A.D0 CIC_Sin_inst/d_clk_tmp
CTOF_DEL    ---     0.076     R60C67A.D0 to     R60C67A.F0 CIC_Sin_inst/SLICE_1504
ROUTE         1     0.000     R60C67A.F0 to    R60C67A.DI0 CIC_Sin_inst/n12681 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_1504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R60C67A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_1504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R60C67A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d3_i36  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d3_i36  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1002 to SLICE_1002 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1002 to SLICE_1002:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R68C71B.CLK to     R68C71B.Q0 SLICE_1002 (from clk_80mhz)
ROUTE         4     0.057     R68C71B.Q0 to     R68C71B.D0 d3_36
CTOF_DEL    ---     0.076     R68C71B.D0 to     R68C71B.F0 SLICE_1002
ROUTE         1     0.000     R68C71B.F0 to    R68C71B.DI0 d3_71_N_562_36 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to SLICE_1002:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R68C71B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to SLICE_1002:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R68C71B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d4_i60  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d4_i60  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1009 to SLICE_1009 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1009 to SLICE_1009:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C80B.CLK to     R64C80B.Q0 SLICE_1009 (from clk_80mhz)
ROUTE         4     0.057     R64C80B.Q0 to     R64C80B.D0 d4_60_adj_3232
CTOF_DEL    ---     0.076     R64C80B.D0 to     R64C80B.F0 SLICE_1009
ROUTE         1     0.000     R64C80B.F0 to    R64C80B.DI0 d4_71_N_634_60_adj_4186 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to SLICE_1009:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C80B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to SLICE_1009:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C80B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d4_i58  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d4_i58  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay SLICE_1010 to SLICE_1010 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path SLICE_1010 to SLICE_1010:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C80A.CLK to     R64C80A.Q0 SLICE_1010 (from clk_80mhz)
ROUTE         4     0.057     R64C80A.Q0 to     R64C80A.D0 d4_58_adj_3234
CTOF_DEL    ---     0.076     R64C80A.D0 to     R64C80A.F0 SLICE_1010
ROUTE         1     0.000     R64C80A.F0 to    R64C80A.DI0 d4_71_N_634_58_adj_4188 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to SLICE_1010:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C80A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to SLICE_1010:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R64C80A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 48 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i5  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i6  (to CIC1_out_clkSin +)

   Delay:               0.456ns  (35.7% logic, 64.3% route), 1 logic levels.

 Constraint Details:

      0.456ns physical path delay CIC_cos_inst/SLICE_1477 to AMDemodulator_inst/SLICE_1471 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.867ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1477 to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C61B.CLK to     R44C61B.Q1 CIC_cos_inst/SLICE_1477 (from clk_80mhz)
ROUTE         1     0.293     R44C61B.Q1 to     R45C63D.M0 CIC1_outCos_5 (to CIC1_out_clkSin)
                  --------
                    0.456   (35.7% logic, 64.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1477:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C61B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63D.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i7  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i8  (to CIC1_out_clkSin +)

   Delay:               0.456ns  (35.7% logic, 64.3% route), 1 logic levels.

 Constraint Details:

      0.456ns physical path delay CIC_cos_inst/SLICE_1478 to AMDemodulator_inst/SLICE_1470 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.867ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1478 to AMDemodulator_inst/SLICE_1470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R44C61C.CLK to     R44C61C.Q1 CIC_cos_inst/SLICE_1478 (from clk_80mhz)
ROUTE         1     0.293     R44C61C.Q1 to     R45C63C.M0 CIC1_outCos_7 (to CIC1_out_clkSin)
                  --------
                    0.456   (35.7% logic, 64.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C61C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1470:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63C.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i3  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i4  (to CIC1_out_clkSin +)

   Delay:               0.456ns  (35.7% logic, 64.3% route), 1 logic levels.

 Constraint Details:

      0.456ns physical path delay CIC_cos_inst/SLICE_1476 to AMDemodulator_inst/SLICE_1472 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.867ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1476 to AMDemodulator_inst/SLICE_1472:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R43C61B.CLK to     R43C61B.Q1 CIC_cos_inst/SLICE_1476 (from clk_80mhz)
ROUTE         1     0.293     R43C61B.Q1 to     R44C62B.M0 CIC1_outCos_3 (to CIC1_out_clkSin)
                  --------
                    0.456   (35.7% logic, 64.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1476:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C61B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1472:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R44C62B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i4  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i5  (to CIC1_out_clkSin +)

   Delay:               0.457ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.457ns physical path delay CIC_cos_inst/SLICE_1477 to AMDemodulator_inst/SLICE_1471 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.866ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1477 to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C61B.CLK to     R44C61B.Q0 CIC_cos_inst/SLICE_1477 (from clk_80mhz)
ROUTE         1     0.293     R44C61B.Q0 to     R45C63D.M1 CIC1_outCos_4 (to CIC1_out_clkSin)
                  --------
                    0.457   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1477:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C61B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63D.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i2  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i3  (to CIC1_out_clkSin +)

   Delay:               0.457ns  (35.9% logic, 64.1% route), 1 logic levels.

 Constraint Details:

      0.457ns physical path delay CIC_cos_inst/SLICE_1476 to AMDemodulator_inst/SLICE_1472 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.866ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1476 to AMDemodulator_inst/SLICE_1472:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C61B.CLK to     R43C61B.Q0 CIC_cos_inst/SLICE_1476 (from clk_80mhz)
ROUTE         1     0.293     R43C61B.Q0 to     R44C62B.M1 CIC1_outCos_2 (to CIC1_out_clkSin)
                  --------
                    0.457   (35.9% logic, 64.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1476:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C61B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1472:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R44C62B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i1  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i2  (to CIC1_out_clkSin +)

   Delay:               0.540ns  (30.4% logic, 69.6% route), 1 logic levels.

 Constraint Details:

      0.540ns physical path delay CIC_cos_inst/SLICE_1475 to AMDemodulator_inst/SLICE_1473 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.783ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1475 to AMDemodulator_inst/SLICE_1473:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C60D.CLK to     R43C60D.Q0 CIC_cos_inst/SLICE_1475 (from clk_80mhz)
ROUTE         1     0.376     R43C60D.Q0 to     R45C63A.M0 CIC1_outCos_1 (to CIC1_out_clkSin)
                  --------
                    0.540   (30.4% logic, 69.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1475:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C60D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1473:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i6  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i7  (to CIC1_out_clkSin +)

   Delay:               0.541ns  (30.3% logic, 69.7% route), 1 logic levels.

 Constraint Details:

      0.541ns physical path delay CIC_cos_inst/SLICE_1478 to AMDemodulator_inst/SLICE_1470 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.782ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1478 to AMDemodulator_inst/SLICE_1470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C61C.CLK to     R44C61C.Q0 CIC_cos_inst/SLICE_1478 (from clk_80mhz)
ROUTE         1     0.377     R44C61C.Q0 to     R45C63C.M1 CIC1_outCos_6 (to CIC1_out_clkSin)
                  --------
                    0.541   (30.3% logic, 69.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1478:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C61C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1470:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63C.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i1  (to CIC1_out_clkSin +)

   Delay:               0.551ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.551ns physical path delay CIC_cos_inst/SLICE_1474 to AMDemodulator_inst/SLICE_1473 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.772ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_1474 to AMDemodulator_inst/SLICE_1473:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C59C.CLK to     R43C59C.Q0 CIC_cos_inst/SLICE_1474 (from clk_80mhz)
ROUTE         1     0.387     R43C59C.Q0 to     R45C63A.M1 CIC1_outCos_0 (to CIC1_out_clkSin)
                  --------
                    0.551   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_cos_inst/SLICE_1474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C59C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1473:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i10  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i11  (to CIC1_out_clkSin +)

   Delay:               0.551ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.551ns physical path delay SLICE_1481 to AMDemodulator_inst/SLICE_1468 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.772ns

 Physical Path Details:

      Data path SLICE_1481 to AMDemodulator_inst/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C59D.CLK to     R44C59D.Q0 SLICE_1481 (from clk_80mhz)
ROUTE         1     0.387     R44C59D.Q0 to     R45C63B.M1 CIC1_outCos_10 (to CIC1_out_clkSin)
                  --------
                    0.551   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1481:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C59D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i11  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i12  (to CIC1_out_clkSin +)

   Delay:               0.551ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.551ns physical path delay SLICE_1482 to AMDemodulator_inst/SLICE_1468 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.772ns

 Physical Path Details:

      Data path SLICE_1482 to AMDemodulator_inst/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C59B.CLK to     R44C59B.Q0 SLICE_1482 (from clk_80mhz)
ROUTE         1     0.387     R44C59B.Q0 to     R45C63B.M0 CIC1_outCos_11 (to CIC1_out_clkSin)
                  --------
                    0.551   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1482:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C59B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1468:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R45C63B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |     0.000 ns|     0.176 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
MultDataB_11                            |      14|      14|     29.17%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2345.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP   Loads: 1591
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2345.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0   Loads: 44
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


Timing summary (Hold):
---------------

Timing errors: 48  Score: 32421
Cumulative negative slack: 32421

Constraints cover 2411341617 paths, 4 nets, and 15923 connections (99.86% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 22 (setup), 48 (hold)
Score: 48690 (setup), 32421 (hold)
Cumulative negative slack: 81111 (48690+32421)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

