# Current Design Status

| Module                  | RTL | Verified | Runs independently on FPGA |
| :---------------------- | :-: | :-: | :-: |
| Clock                   |✅|✅|✅|
| Program Counter         |✅|〰️|✅|
| A register              |✅|〰️|❌|
| B Register              |✅|〰️|❌|
| Memory Address Register |✅|✅|❌|
| Instruction Register    |✅|〰️|✅|
| Random Access Memory    |✅|✅|❌|
| Arithmetic Logic Unit   |✅|✅|❌|
| Control                 |✅|✅|✅|
| Output                  |✅|✅|❌|
| Bus                     |✅|✅|✅|
||||
| Top                     |〰️|❌|❌|
