

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Mon Dec 10 14:57:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  756529|  756529|  756529|  756529|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  756528|  756528|     31522|          -|          -|    24|    no    |
        | + Loop 1.1              |   31520|   31520|      1970|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1968|    1968|       123|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |     114|     114|        38|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	18  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	6  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:81
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:81
.loopexit:1  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (10)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:81
.loopexit:3  %co_4 = add i5 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.loopexit:4  br i1 %exitcond4, label %2, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:2  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: tmp_67_cast (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:3  %tmp_67_cast = zext i10 %tmp_s to i11

ST_2: tmp_49 (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:4  %tmp_49 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl_cast (18)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:5  %p_shl_cast = zext i7 %tmp_49 to i8

ST_2: tmp_53 (19)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:6  %tmp_53 = sub i8 %p_shl_cast, %tmp_cast

ST_2: tmp_69_cast (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader7.preheader:7  %tmp_69_cast = sext i8 %tmp_53 to i9

ST_2: tmp_54 (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:81
.preheader7.preheader:8  %tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: tmp_71_cast (22)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:90
.preheader7.preheader:9  %tmp_71_cast = zext i9 %tmp_54 to i10

ST_2: bias_addr (23)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:90
.preheader7.preheader:10  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_42 (24)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:82
.preheader7.preheader:11  br label %.preheader7

ST_2: StgValue_43 (116)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:97
:0  ret void


 <State 3>: 3.31ns
ST_3: h (26)  [1/1] 0.00ns
.preheader7:0  %h = phi i5 [ 0, %.preheader7.preheader ], [ %h_4, %.preheader7.loopexit ]

ST_3: exitcond3 (27)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:82
.preheader7:1  %exitcond3 = icmp eq i5 %h, -16

ST_3: empty_30 (28)  [1/1] 0.00ns
.preheader7:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: h_4 (29)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:82
.preheader7:3  %h_4 = add i5 %h, 1

ST_3: StgValue_48 (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:82
.preheader7:4  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_55 (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader6.preheader:0  %tmp_55 = shl i5 %h, 1

ST_3: tmp_cast_31 (33)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader6.preheader:1  %tmp_cast_31 = zext i5 %tmp_55 to i6

ST_3: tmp_40_cast (34)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
.preheader6.preheader:2  %tmp_40_cast = zext i5 %h to i10

ST_3: tmp_56 (35)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:91
.preheader6.preheader:3  %tmp_56 = add i10 %tmp_71_cast, %tmp_40_cast

ST_3: tmp_75_cast (36)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:83
.preheader6.preheader:4  %tmp_75_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_56, i4 0)

ST_3: StgValue_54 (37)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:83
.preheader6.preheader:5  br label %.preheader6

ST_3: StgValue_55 (114)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (39)  [1/1] 0.00ns
.preheader6:0  %w = phi i5 [ %w_4, %1 ], [ 0, %.preheader6.preheader ]

ST_4: exitcond2 (40)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:83
.preheader6:1  %exitcond2 = icmp eq i5 %w, -16

ST_4: empty_32 (41)  [1/1] 0.00ns
.preheader6:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: w_4 (42)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:83
.preheader6:3  %w_4 = add i5 %w, 1

ST_4: StgValue_60 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:83
.preheader6:4  br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader

ST_4: tmp_57 (45)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader5.preheader:0  %tmp_57 = shl i5 %w, 1

ST_4: tmp_48_cast (46)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader5.preheader:1  %tmp_48_cast = zext i5 %tmp_57 to i6

ST_4: tmp_47 (47)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:87
.preheader5.preheader:2  %tmp_47 = sub i6 0, %tmp_48_cast

ST_4: StgValue_64 (48)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:85
.preheader5.preheader:3  br label %.preheader5

ST_4: StgValue_65 (112)  [1/1] 0.00ns
.preheader7.loopexit:0  br label %.preheader7


 <State 5>: 6.83ns
ST_5: sum (50)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (51)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_4, %.preheader5.loopexit ]

ST_5: m_cast8_cast (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:85
.preheader5:2  %m_cast8_cast = zext i2 %m to i3

ST_5: exitcond1 (53)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:85
.preheader5:3  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_33 (54)  [1/1] 0.00ns
.preheader5:4  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (55)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:85
.preheader5:5  %m_4 = add i2 %m, 1

ST_5: StgValue_72 (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:85
.preheader5:6  br i1 %exitcond1, label %1, label %.preheader.preheader

ST_5: tmp_43_cast (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:0  %tmp_43_cast = zext i2 %m to i9

ST_5: tmp_59 (59)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:1  %tmp_59 = add i9 %tmp_43_cast, %tmp_69_cast

ST_5: tmp_60 (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87 (grouped into LUT with out node tmp_61)
.preheader.preheader:2  %tmp_60 = shl i9 %tmp_59, 2

ST_5: tmp_61 (61)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87 (out node of the LUT)
.preheader.preheader:3  %tmp_61 = sub i9 %tmp_60, %tmp_59

ST_5: tmp3 (62)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:4  %tmp3 = add i2 -1, %m

ST_5: tmp3_cast (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:5  %tmp3_cast = sext i2 %tmp3 to i6

ST_5: tmp_44 (64)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:6  %tmp_44 = add i6 %tmp3_cast, %tmp_cast_31

ST_5: tmp_45_cast (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:7  %tmp_45_cast = sext i6 %tmp_44 to i11

ST_5: tmp_62 (66)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:8  %tmp_62 = add i11 %tmp_45_cast, %tmp_67_cast

ST_5: tmp_83_cast (67)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:9  %tmp_83_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_62, i5 0)

ST_5: tmp_50 (68)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:10  %tmp_50 = sub i3 0, %m_cast8_cast

ST_5: tmp_50_cast (69)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:11  %tmp_50_cast = sext i3 %tmp_50 to i6

ST_5: sel_tmp (70)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:87
.preheader.preheader:12  %sel_tmp = icmp eq i6 %tmp_cast_31, %tmp_50_cast

ST_5: StgValue_86 (71)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:86
.preheader.preheader:13  br label %.preheader

ST_5: bias_load (103)  [2/2] 2.32ns  loc: accelerator_hls/components.cpp:90
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_42_cast (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
:2  %tmp_42_cast = zext i5 %w to i14

ST_5: tmp_58 (106)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:91
:3  %tmp_58 = add i14 %tmp_75_cast, %tmp_42_cast


 <State 6>: 6.90ns
ST_6: sum_1 (73)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_5, %_ifconv ], [ %sum, %.preheader.preheader ]

ST_6: n (74)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_4, %_ifconv ], [ 0, %.preheader.preheader ]

ST_6: n_cast6 (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:86
.preheader:2  %n_cast6 = zext i2 %n to i6

ST_6: exitcond (76)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:86
.preheader:3  %exitcond = icmp eq i2 %n, -1

ST_6: empty_34 (77)  [1/1] 0.00ns
.preheader:4  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (78)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:86
.preheader:5  %n_4 = add i2 %n, 1

ST_6: StgValue_96 (79)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:86
.preheader:6  br i1 %exitcond, label %.preheader5.loopexit, label %_ifconv

ST_6: tmp_46_cast (81)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:0  %tmp_46_cast = zext i2 %n to i9

ST_6: tmp_63 (82)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:87
_ifconv:1  %tmp_63 = add i9 %tmp_61, %tmp_46_cast

ST_6: p_not (86)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:87
_ifconv:5  %p_not = icmp eq i6 %n_cast6, %tmp_47

ST_6: tmp4 (87)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:87
_ifconv:6  %tmp4 = add i2 %n, -1

ST_6: tmp4_cast (88)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:7  %tmp4_cast = sext i2 %tmp4 to i6

ST_6: tmp_48 (89)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:87
_ifconv:8  %tmp_48 = add i6 %tmp_48_cast, %tmp4_cast

ST_6: tmp_49_cast (90)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:9  %tmp_49_cast = sext i6 %tmp_48 to i16

ST_6: tmp_64 (91)  [1/1] 2.39ns  loc: accelerator_hls/components.cpp:87
_ifconv:10  %tmp_64 = add i16 %tmp_83_cast, %tmp_49_cast

ST_6: StgValue_105 (101)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: tmp_84_cast (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:2  %tmp_84_cast = zext i9 %tmp_63 to i64

ST_7: weight_addr (84)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:3  %weight_addr = getelementptr [216 x float]* %weight, i64 0, i64 %tmp_84_cast

ST_7: weight_load (85)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_7: tmp_85_cast (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:11  %tmp_85_cast = zext i16 %tmp_64 to i64

ST_7: input_addr (93)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87
_ifconv:12  %input_addr = getelementptr [24576 x float]* %input_r, i64 0, i64 %tmp_85_cast

ST_7: input_load (94)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:13  %input_load = load float* %input_addr, align 4


 <State 8>: 5.32ns
ST_8: weight_load (85)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_8: input_load (94)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:87
_ifconv:13  %input_load = load float* %input_addr, align 4

ST_8: sel_tmp1 (95)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:87 (grouped into LUT with out node tmp_51)
_ifconv:14  %sel_tmp1 = or i1 %sel_tmp, %p_not

ST_8: tmp_51 (96)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:87 (out node of the LUT)
_ifconv:15  %tmp_51 = select i1 %sel_tmp1, float 0.000000e+00, float %input_load


 <State 9>: 5.70ns
ST_9: tmp_52 (97)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 10>: 5.70ns
ST_10: tmp_52 (97)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 11>: 5.70ns
ST_11: tmp_52 (97)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 12>: 5.70ns
ST_12: tmp_52 (97)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:87
_ifconv:16  %tmp_52 = fmul float %weight_load, %tmp_51


 <State 13>: 7.26ns
ST_13: sum_5 (98)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 14>: 7.26ns
ST_14: sum_5 (98)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 15>: 7.26ns
ST_15: sum_5 (98)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 16>: 7.26ns
ST_16: sum_5 (98)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52


 <State 17>: 7.26ns
ST_17: sum_5 (98)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:87
_ifconv:17  %sum_5 = fadd float %sum_1, %tmp_52

ST_17: StgValue_125 (99)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:86
_ifconv:18  br label %.preheader


 <State 18>: 2.32ns
ST_18: bias_load (103)  [1/2] 2.32ns  loc: accelerator_hls/components.cpp:90
:0  %bias_load = load float* %bias_addr, align 4


 <State 19>: 7.26ns
ST_19: result (104)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (104)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (104)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (104)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (104)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:90
:1  %result = fadd float %sum, %bias_load


 <State 24>: 3.25ns
ST_24: tmp_77_cast (107)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
:4  %tmp_77_cast = zext i14 %tmp_58 to i64

ST_24: output_0_addr (108)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:91
:5  %output_0_addr = getelementptr [6144 x float]* %output_0, i64 0, i64 %tmp_77_cast

ST_24: StgValue_134 (109)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:91
:6  store float %result, float* %output_0_addr, align 4

ST_24: StgValue_135 (110)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:83
:7  br label %.preheader6



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:81) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:81) [7]  (0 ns)
	'icmp' operation ('exitcond4', accelerator_hls/components.cpp:81) [8]  (3.31 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_hls/components.cpp:82) [26]  (0 ns)
	'icmp' operation ('exitcond3', accelerator_hls/components.cpp:82) [27]  (3.31 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_hls/components.cpp:83) [39]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_hls/components.cpp:83) [40]  (3.31 ns)

 <State 5>: 6.83ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', accelerator_hls/components.cpp:85) [51]  (0 ns)
	'add' operation ('tmp3', accelerator_hls/components.cpp:87) [62]  (2.17 ns)
	'add' operation ('tmp_44', accelerator_hls/components.cpp:87) [64]  (2.33 ns)
	'add' operation ('tmp_62', accelerator_hls/components.cpp:87) [66]  (2.32 ns)

 <State 6>: 6.9ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', accelerator_hls/components.cpp:86) [74]  (0 ns)
	'add' operation ('tmp4', accelerator_hls/components.cpp:87) [87]  (2.17 ns)
	'add' operation ('tmp_48', accelerator_hls/components.cpp:87) [89]  (2.33 ns)
	'add' operation ('tmp_64', accelerator_hls/components.cpp:87) [91]  (2.39 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr', accelerator_hls/components.cpp:87) [84]  (0 ns)
	'load' operation ('weight_load', accelerator_hls/components.cpp:87) on array 'weight' [85]  (3.25 ns)

 <State 8>: 5.32ns
The critical path consists of the following:
	'load' operation ('input_load', accelerator_hls/components.cpp:87) on array 'input_r' [94]  (3.25 ns)
	'select' operation ('tmp_51', accelerator_hls/components.cpp:87) [96]  (2.07 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_hls/components.cpp:87) [97]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_hls/components.cpp:87) [97]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_hls/components.cpp:87) [97]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_52', accelerator_hls/components.cpp:87) [97]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:87) [98]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:87) [98]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:87) [98]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:87) [98]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:87) [98]  (7.26 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', accelerator_hls/components.cpp:90) on array 'bias' [103]  (2.32 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:90) [104]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:90) [104]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:90) [104]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:90) [104]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:90) [104]  (7.26 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr', accelerator_hls/components.cpp:91) [108]  (0 ns)
	'store' operation (accelerator_hls/components.cpp:91) of variable 'result', accelerator_hls/components.cpp:90 on array 'output_0' [109]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
