

================================================================
== Vitis HLS Report for 'FFT_pipeline_DIT'
================================================================
* Date:           Wed Jul 16 18:22:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  5.091 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      477|      477|  2.428 us|  2.428 us|  256|  256|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                             |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                   Instance                  |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0  |FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc  |      258|      258|  1.032 us|  1.032 us|  258|  258|  loop auto-rewind stp (delay=2 clock cycles(s))|
        |FFT_DIT_spatial_unroll_CY_stream_vector_U0   |FFT_DIT_spatial_unroll_CY_stream_vector   |      477|      477|  2.428 us|  2.428 us|   32|   32|                                        dataflow|
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       96|  120|   78741|  64180|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       96|  120|   78743|  64214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       34|   54|      74|    120|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-----+-------+-------+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------+------------------------------------------+---------+-----+-------+-------+-----+
    |FFT_DIT_spatial_unroll_CY_stream_vector_U0   |FFT_DIT_spatial_unroll_CY_stream_vector   |       96|  120|  78705|  64080|    0|
    |FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0  |FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc  |        0|    0|     36|    100|    0|
    +---------------------------------------------+------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                        |                                          |       96|  120|  78741|  64180|    0|
    +---------------------------------------------+------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                         Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready   |        or|   0|  0|   2|           1|           1|
    |ap_sync_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                         |          |   0|  0|  16|           8|           8|
    +--------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |                               Name                               | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                             |  18|          4|    2|          4|
    +------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_FFT_DIT_spatial_unroll_CY_stream_vector_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             |  2|   0|    2|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|in_r_dout           |   in|  256|     ap_fifo|              in_r|       pointer|
|in_r_empty_n        |   in|    1|     ap_fifo|              in_r|       pointer|
|in_r_read           |  out|    1|     ap_fifo|              in_r|       pointer|
|mid_din             |  out|  256|     ap_fifo|               mid|       pointer|
|mid_full_n          |   in|    1|     ap_fifo|               mid|       pointer|
|mid_write           |  out|    1|     ap_fifo|               mid|       pointer|
|revIdxTab_address0  |  out|    7|   ap_memory|         revIdxTab|         array|
|revIdxTab_ce0       |  out|    1|   ap_memory|         revIdxTab|         array|
|revIdxTab_d0        |  out|    7|   ap_memory|         revIdxTab|         array|
|revIdxTab_q0        |   in|    7|   ap_memory|         revIdxTab|         array|
|revIdxTab_we0       |  out|    1|   ap_memory|         revIdxTab|         array|
|revIdxTab_address1  |  out|    7|   ap_memory|         revIdxTab|         array|
|revIdxTab_ce1       |  out|    1|   ap_memory|         revIdxTab|         array|
|revIdxTab_d1        |  out|    7|   ap_memory|         revIdxTab|         array|
|revIdxTab_q1        |   in|    7|   ap_memory|         revIdxTab|         array|
|revIdxTab_we1       |  out|    1|   ap_memory|         revIdxTab|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  FFT_pipeline_DIT|  return value|
+--------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln652 = call void @FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc, i7 %revIdxTab" [FFT.cpp:652]   --->   Operation 3 'call' 'call_ln652' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln659 = call void @FFT_DIT_spatial_unroll_CY_stream_vector, i256 %in_r, i256 %mid, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1" [FFT.cpp:659]   --->   Operation 4 'call' 'call_ln659' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln644 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_71" [FFT.cpp:644]   --->   Operation 5 'specdataflowpipeline' 'specdataflowpipeline_ln644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mid, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %in_r, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln652 = call void @FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc, i7 %revIdxTab" [FFT.cpp:652]   --->   Operation 8 'call' 'call_ln652' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln659 = call void @FFT_DIT_spatial_unroll_CY_stream_vector, i256 %in_r, i256 %mid, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2, i32 %reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1" [FFT.cpp:659]   --->   Operation 9 'call' 'call_ln659' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln660 = ret" [FFT.cpp:660]   --->   Operation 10 'ret' 'ret_ln660' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ revIdxTab]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln644 (specdataflowpipeline) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
call_ln652                 (call                ) [ 000]
call_ln659                 (call                ) [ 000]
ret_ln660                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mid">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="revIdxTab">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="revIdxTab"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="grp_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln652/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_FFT_DIT_spatial_unroll_CY_stream_vector_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="256" slack="0"/>
<pin id="121" dir="0" index="2" bw="256" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="0"/>
<pin id="123" dir="0" index="4" bw="32" slack="0"/>
<pin id="124" dir="0" index="5" bw="32" slack="0"/>
<pin id="125" dir="0" index="6" bw="32" slack="0"/>
<pin id="126" dir="0" index="7" bw="32" slack="0"/>
<pin id="127" dir="0" index="8" bw="32" slack="0"/>
<pin id="128" dir="0" index="9" bw="32" slack="0"/>
<pin id="129" dir="0" index="10" bw="32" slack="0"/>
<pin id="130" dir="0" index="11" bw="32" slack="0"/>
<pin id="131" dir="0" index="12" bw="32" slack="0"/>
<pin id="132" dir="0" index="13" bw="32" slack="0"/>
<pin id="133" dir="0" index="14" bw="32" slack="0"/>
<pin id="134" dir="0" index="15" bw="32" slack="0"/>
<pin id="135" dir="0" index="16" bw="32" slack="0"/>
<pin id="136" dir="0" index="17" bw="32" slack="0"/>
<pin id="137" dir="0" index="18" bw="32" slack="0"/>
<pin id="138" dir="0" index="19" bw="32" slack="0"/>
<pin id="139" dir="0" index="20" bw="32" slack="0"/>
<pin id="140" dir="0" index="21" bw="32" slack="0"/>
<pin id="141" dir="0" index="22" bw="32" slack="0"/>
<pin id="142" dir="0" index="23" bw="32" slack="0"/>
<pin id="143" dir="0" index="24" bw="32" slack="0"/>
<pin id="144" dir="0" index="25" bw="32" slack="0"/>
<pin id="145" dir="0" index="26" bw="32" slack="0"/>
<pin id="146" dir="0" index="27" bw="32" slack="0"/>
<pin id="147" dir="0" index="28" bw="32" slack="0"/>
<pin id="148" dir="0" index="29" bw="32" slack="0"/>
<pin id="149" dir="0" index="30" bw="32" slack="0"/>
<pin id="150" dir="0" index="31" bw="32" slack="0"/>
<pin id="151" dir="0" index="32" bw="32" slack="0"/>
<pin id="152" dir="0" index="33" bw="32" slack="0"/>
<pin id="153" dir="0" index="34" bw="32" slack="0"/>
<pin id="154" dir="0" index="35" bw="32" slack="0"/>
<pin id="155" dir="0" index="36" bw="32" slack="0"/>
<pin id="156" dir="0" index="37" bw="32" slack="0"/>
<pin id="157" dir="0" index="38" bw="32" slack="0"/>
<pin id="158" dir="0" index="39" bw="32" slack="0"/>
<pin id="159" dir="0" index="40" bw="32" slack="0"/>
<pin id="160" dir="0" index="41" bw="32" slack="0"/>
<pin id="161" dir="0" index="42" bw="32" slack="0"/>
<pin id="162" dir="0" index="43" bw="32" slack="0"/>
<pin id="163" dir="0" index="44" bw="32" slack="0"/>
<pin id="164" dir="0" index="45" bw="32" slack="0"/>
<pin id="165" dir="0" index="46" bw="32" slack="0"/>
<pin id="166" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln659/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="94" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="118" pin=12"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="118" pin=13"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="118" pin=14"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="118" pin=15"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="118" pin=16"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="118" pin=17"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="118" pin=18"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="118" pin=19"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="118" pin=20"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="118" pin=21"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="118" pin=22"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="118" pin=23"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="118" pin=24"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="118" pin=25"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="118" pin=26"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="118" pin=27"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="118" pin=28"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="118" pin=29"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="118" pin=30"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="118" pin=31"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="118" pin=32"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="118" pin=33"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="118" pin=34"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="118" pin=35"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="118" pin=36"/></net>

<net id="204"><net_src comp="74" pin="0"/><net_sink comp="118" pin=37"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="118" pin=38"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="118" pin=39"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="118" pin=40"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="118" pin=41"/></net>

<net id="209"><net_src comp="84" pin="0"/><net_sink comp="118" pin=42"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="118" pin=43"/></net>

<net id="211"><net_src comp="88" pin="0"/><net_sink comp="118" pin=44"/></net>

<net id="212"><net_src comp="90" pin="0"/><net_sink comp="118" pin=45"/></net>

<net id="213"><net_src comp="92" pin="0"/><net_sink comp="118" pin=46"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r | {}
	Port: mid | {1 2 }
	Port: revIdxTab | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 | {1 2 }
	Port: reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0 | {1 2 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1 | {1 2 }
 - Input state : 
	Port: FFT_pipeline_DIT : in_r | {1 2 }
	Port: FFT_pipeline_DIT : revIdxTab | {}
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2 | {1 2 }
	Port: FFT_pipeline_DIT : reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0 | {1 2 }
	Port: FFT_pipeline_DIT : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc_fu_112 |    0    |    0    |    29   |    28   |
|          |  grp_FFT_DIT_spatial_unroll_CY_stream_vector_fu_118 |   120   | 196.912 |  65323  |  62081  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |   120   | 196.912 |  65352  |  62109  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   120  |   196  |  65352 |  62109 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   120  |   196  |  65352 |  62109 |
+-----------+--------+--------+--------+--------+
