// Seed: 3103006784
module module_0;
  assign module_1.id_6 = 0;
  assign module_2.id_8 = 0;
  logic id_1;
  always @(id_1) begin : LABEL_0
    if (-1) id_1 <= -1'b0;
  end
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6
);
  logic id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  uwire id_1,
    input  uwire id_2
    , id_14,
    input  wor   id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri   id_8,
    input  wand  id_9,
    input  wire  id_10,
    output uwire id_11,
    output uwire id_12
);
  assign id_14 = id_8;
  module_0 modCall_1 ();
endmodule
