// Seed: 1650377574
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    input wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input uwire id_8,
    input supply0 id_9,
    input wire id_10,
    input wire id_11,
    output supply1 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output wire id_15,
    input wand id_16,
    input wand id_17
    , id_19
);
  assign id_19 = -1;
  assign id_2  = & -1;
  assign id_5  = id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd61,
    parameter id_1 = 32'd52
) (
    input  tri   _id_0,
    output tri1  _id_1,
    input  tri1  id_2,
    output uwire id_3
);
  logic [1 : -1] id_5[id_1 : ""];
  logic id_6;
  ;
  assign {id_2, -1 ? 1 : id_6[id_0-:1]} = -1'b0;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
