<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- NewPage -->
<html lang="en">
<head>
<title>AssemblerOpt (Jikes RVM API)</title>
<link rel="stylesheet" type="text/css" href="../../../../../../stylesheet.css" title="Style">
</head>
<body>
<script type="text/javascript"><!--
    if (location.href.indexOf('is-external=true') == -1) {
        parent.document.title="AssemblerOpt (Jikes RVM API)";
    }
//-->
</script>
<noscript>
<div>JavaScript is disabled on your browser.</div>
</noscript>
<!-- ========= START OF TOP NAVBAR ======= -->
<div class="topNav"><a name="navbar_top">
<!--   -->
</a><a href="#skip-navbar_top" title="Skip navigation links"></a><a name="navbar_top_firstrow">
<!--   -->
</a>
<ul class="navList" title="Navigation">
<li><a href="../../../../../../overview-summary.html">Overview</a></li>
<li><a href="package-summary.html">Package</a></li>
<li class="navBarCell1Rev">Class</li>
<li><a href="class-use/AssemblerOpt.html">Use</a></li>
<li><a href="package-tree.html">Tree</a></li>
<li><a href="../../../../../../deprecated-list.html">Deprecated</a></li>
<li><a href="../../../../../../index-all.html">Index</a></li>
<li><a href="../../../../../../help-doc.html">Help</a></li>
</ul>
</div>
<div class="subNav">
<ul class="navList">
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="strong">Prev Class</span></a></li>
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/FinalMIRExpansion.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="strong">Next Class</span></a></li>
</ul>
<ul class="navList">
<li><a href="../../../../../../index.html?org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html" target="_top">Frames</a></li>
<li><a href="AssemblerOpt.html" target="_top">No Frames</a></li>
</ul>
<ul class="navList" id="allclasses_navbar_top">
<li><a href="../../../../../../allclasses-noframe.html">All Classes</a></li>
</ul>
<div>
<script type="text/javascript"><!--
  allClassesLink = document.getElementById("allclasses_navbar_top");
  if(window==top) {
    allClassesLink.style.display = "block";
  }
  else {
    allClassesLink.style.display = "none";
  }
  //-->
</script>
</div>
<div>
<ul class="subNavList">
<li>Summary:&nbsp;</li>
<li>Nested&nbsp;|&nbsp;</li>
<li><a href="#field_summary">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor_summary">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method_summary">Method</a></li>
</ul>
<ul class="subNavList">
<li>Detail:&nbsp;</li>
<li><a href="#field_detail">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor_detail">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method_detail">Method</a></li>
</ul>
</div>
<a name="skip-navbar_top">
<!--   -->
</a></div>
<!-- ========= END OF TOP NAVBAR ========= -->
<!-- ======== START OF CLASS DATA ======== -->
<div class="header">
<div class="subTitle">org.jikesrvm.compilers.opt.mir2mc.ia32</div>
<h2 title="Class AssemblerOpt" class="title">Class AssemblerOpt</h2>
</div>
<div class="contentContainer">
<ul class="inheritance">
<li><a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true" title="class or interface in java.lang">java.lang.Object</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/compilers/common/assembler/AbstractAssembler.html" title="class in org.jikesrvm.compilers.common.assembler">org.jikesrvm.compilers.common.assembler.AbstractAssembler</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32">org.jikesrvm.compilers.common.assembler.ia32.Assembler</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/ArchitectureSpecific.Assembler.html" title="class in org.jikesrvm">org.jikesrvm.ArchitectureSpecific.Assembler</a></li>
<li>
<ul class="inheritance">
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerBase</a></li>
<li>
<ul class="inheritance">
<li>org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerOpt</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<div class="description">
<ul class="blockList">
<li class="blockList">
<dl>
<dt>All Implemented Interfaces:</dt>
<dd><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html" title="interface in org.jikesrvm.compilers.common.assembler.ia32">AssemblerConstants</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html" title="interface in org.jikesrvm.compilers.opt.ir">Operators</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html" title="interface in org.jikesrvm.compilers.opt.regalloc.ia32">PhysicalRegisterConstants</a>, <a href="../../../../../../org/jikesrvm/Constants.html" title="interface in org.jikesrvm">Constants</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html" title="interface in org.jikesrvm">HeapLayoutConstants</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html" title="interface in org.jikesrvm.ia32">RegisterConstants</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html" title="interface in org.jikesrvm.objectmodel">ThinLockConstants</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html" title="interface in org.jikesrvm.objectmodel">TIBLayoutConstants</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html" title="interface in org.jikesrvm">SizeConstants</a></dd>
</dl>
<dl>
<dt>Direct Known Subclasses:</dt>
<dd><a href="../../../../../../org/jikesrvm/ArchitectureSpecificOpt.AssemblerOpt.html" title="class in org.jikesrvm">ArchitectureSpecificOpt.AssemblerOpt</a></dd>
</dl>
<hr>
<br>
<pre>public abstract class <a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.21">AssemblerOpt</a>
extends <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">AssemblerBase</a></pre>
<div class="block">This class is the automatically-generated assembler for
 the optimizing compiler.  It consists of methods that
 understand the possible operand combinations of each
 instruction type, and how to translate those operands to
 calls to the Assember low-level emit method

 It is generated by GenerateAssembler.java</div>
</li>
</ul>
</div>
<div class="summary">
<ul class="blockList">
<li class="blockList">
<!-- ======== NESTED CLASS SUMMARY ======== -->
<ul class="blockList">
<li class="blockList"><a name="nested_class_summary">
<!--   -->
</a>
<h3>Nested Class Summary</h3>
<ul class="blockList">
<li class="blockList"><a name="nested_classes_inherited_from_class_org.jikesrvm.ia32.RegisterConstants">
<!--   -->
</a>
<h3>Nested classes/interfaces inherited from interface&nbsp;org.jikesrvm.ia32.<a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html" title="interface in org.jikesrvm.ia32">RegisterConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.FloatingPointMachineRegister.html" title="interface in org.jikesrvm.ia32">RegisterConstants.FloatingPointMachineRegister</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.FPR.html" title="enum in org.jikesrvm.ia32">RegisterConstants.FPR</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.GPR.html" title="enum in org.jikesrvm.ia32">RegisterConstants.GPR</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.MachineRegister.html" title="interface in org.jikesrvm.ia32">RegisterConstants.MachineRegister</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.MM.html" title="enum in org.jikesrvm.ia32">RegisterConstants.MM</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.XMM.html" title="enum in org.jikesrvm.ia32">RegisterConstants.XMM</a></code></li>
</ul>
</li>
</ul>
<!-- =========== FIELD SUMMARY =========== -->
<ul class="blockList">
<li class="blockList"><a name="field_summary">
<!--   -->
</a>
<h3>Field Summary</h3>
<table class="overviewSummary" border="0" cellpadding="3" cellspacing="0" summary="Field Summary table, listing fields, and an explanation">
<caption><span>Fields</span><span class="tabEnd">&nbsp;</span></caption>
<tr>
<th class="colFirst" scope="col">Modifier and Type</th>
<th class="colLast" scope="col">Field and Description</th>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private int</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#instructionCount">instructionCount</a></strong></code>
<div class="block">The number of instructions emitted so far</div>
</td>
</tr>
</table>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.compilers.common.assembler.ia32.Assembler">
<!--   -->
</a>
<h3>Fields inherited from class&nbsp;org.jikesrvm.compilers.common.assembler.ia32.<a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32">Assembler</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardRefs">forwardRefs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#lister">lister</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#mi">mi</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.compilers.opt.ir.Operators">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.compilers.opt.ir.<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html" title="interface in org.jikesrvm.compilers.opt.ir">Operators</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADDR_2INT">ADDR_2INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADDR_2INT_opcode">ADDR_2INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADDR_2LONG">ADDR_2LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADDR_2LONG_opcode">ADDR_2LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADDRESS_CONSTANT">ADDRESS_CONSTANT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADDRESS_CONSTANT_opcode">ADDRESS_CONSTANT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADVISE_ESP">ADVISE_ESP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ADVISE_ESP_opcode">ADVISE_ESP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ARCH_INDEPENDENT_END_opcode">ARCH_INDEPENDENT_END_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ARRAYLENGTH">ARRAYLENGTH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ARRAYLENGTH_opcode">ARRAYLENGTH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATHROW">ATHROW</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATHROW_opcode">ATHROW_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATTEMPT_ADDR">ATTEMPT_ADDR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATTEMPT_ADDR_opcode">ATTEMPT_ADDR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATTEMPT_INT">ATTEMPT_INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATTEMPT_INT_opcode">ATTEMPT_INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATTEMPT_LONG">ATTEMPT_LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ATTEMPT_LONG_opcode">ATTEMPT_LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BBEND">BBEND</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BBEND_opcode">BBEND_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_ADDR">BOOLEAN_CMP_ADDR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_ADDR_opcode">BOOLEAN_CMP_ADDR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_DOUBLE">BOOLEAN_CMP_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_DOUBLE_opcode">BOOLEAN_CMP_DOUBLE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_FLOAT">BOOLEAN_CMP_FLOAT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_FLOAT_opcode">BOOLEAN_CMP_FLOAT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_INT">BOOLEAN_CMP_INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_INT_opcode">BOOLEAN_CMP_INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_LONG">BOOLEAN_CMP_LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_CMP_LONG_opcode">BOOLEAN_CMP_LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_NOT">BOOLEAN_NOT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOOLEAN_NOT_opcode">BOOLEAN_NOT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOUNDS_CHECK">BOUNDS_CHECK</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BOUNDS_CHECK_opcode">BOUNDS_CHECK_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BRANCH_TARGET">BRANCH_TARGET</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BRANCH_TARGET_opcode">BRANCH_TARGET_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_ALOAD">BYTE_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_ALOAD_opcode">BYTE_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_ASTORE">BYTE_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_ASTORE_opcode">BYTE_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_LOAD">BYTE_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_LOAD_opcode">BYTE_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_STORE">BYTE_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#BYTE_STORE_opcode">BYTE_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CALL">CALL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CALL_opcode">CALL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CALL_SAVE_VOLATILE">CALL_SAVE_VOLATILE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CALL_SAVE_VOLATILE_opcode">CALL_SAVE_VOLATILE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CHECKCAST">CHECKCAST</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CHECKCAST_NOTNULL">CHECKCAST_NOTNULL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CHECKCAST_NOTNULL_opcode">CHECKCAST_NOTNULL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CHECKCAST_opcode">CHECKCAST_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CHECKCAST_UNRESOLVED">CHECKCAST_UNRESOLVED</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CHECKCAST_UNRESOLVED_opcode">CHECKCAST_UNRESOLVED_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CLEAR_FLOATING_POINT_STATE">CLEAR_FLOATING_POINT_STATE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CLEAR_FLOATING_POINT_STATE_opcode">CLEAR_FLOATING_POINT_STATE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CMP_CMOV">CMP_CMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CMP_CMOV_opcode">CMP_CMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CMP_FCMOV">CMP_FCMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#CMP_FCMOV_opcode">CMP_FCMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_2FLOAT">DOUBLE_2FLOAT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_2FLOAT_opcode">DOUBLE_2FLOAT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_2INT">DOUBLE_2INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_2INT_opcode">DOUBLE_2INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_2LONG">DOUBLE_2LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_2LONG_opcode">DOUBLE_2LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_ADD">DOUBLE_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_ADD_opcode">DOUBLE_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_ALOAD">DOUBLE_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_ALOAD_opcode">DOUBLE_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_AS_LONG_BITS">DOUBLE_AS_LONG_BITS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_AS_LONG_BITS_opcode">DOUBLE_AS_LONG_BITS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_ASTORE">DOUBLE_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_ASTORE_opcode">DOUBLE_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_CMPG">DOUBLE_CMPG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_CMPG_opcode">DOUBLE_CMPG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_CMPL">DOUBLE_CMPL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_CMPL_opcode">DOUBLE_CMPL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_COND_MOVE">DOUBLE_COND_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_COND_MOVE_opcode">DOUBLE_COND_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_DIV">DOUBLE_DIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_DIV_opcode">DOUBLE_DIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_IFCMP">DOUBLE_IFCMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_IFCMP_opcode">DOUBLE_IFCMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_LOAD">DOUBLE_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_LOAD_opcode">DOUBLE_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_MOVE">DOUBLE_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_MOVE_opcode">DOUBLE_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_MUL">DOUBLE_MUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_MUL_opcode">DOUBLE_MUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_NEG">DOUBLE_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_NEG_opcode">DOUBLE_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_REM">DOUBLE_REM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_REM_opcode">DOUBLE_REM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_SQRT">DOUBLE_SQRT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_SQRT_opcode">DOUBLE_SQRT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_STORE">DOUBLE_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_STORE_opcode">DOUBLE_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_SUB">DOUBLE_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DOUBLE_SUB_opcode">DOUBLE_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DUMMY_DEF">DUMMY_DEF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DUMMY_DEF_opcode">DUMMY_DEF_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DUMMY_USE">DUMMY_USE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#DUMMY_USE_opcode">DUMMY_USE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FCMP_CMOV">FCMP_CMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FCMP_CMOV_opcode">FCMP_CMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FCMP_FCMOV">FCMP_FCMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FCMP_FCMOV_opcode">FCMP_FCMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FENCE">FENCE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FENCE_opcode">FENCE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_2DOUBLE">FLOAT_2DOUBLE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_2DOUBLE_opcode">FLOAT_2DOUBLE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_2INT">FLOAT_2INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_2INT_opcode">FLOAT_2INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_2LONG">FLOAT_2LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_2LONG_opcode">FLOAT_2LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_ADD">FLOAT_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_ADD_opcode">FLOAT_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_ALOAD">FLOAT_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_ALOAD_opcode">FLOAT_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_AS_INT_BITS">FLOAT_AS_INT_BITS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_AS_INT_BITS_opcode">FLOAT_AS_INT_BITS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_ASTORE">FLOAT_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_ASTORE_opcode">FLOAT_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_CMPG">FLOAT_CMPG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_CMPG_opcode">FLOAT_CMPG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_CMPL">FLOAT_CMPL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_CMPL_opcode">FLOAT_CMPL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_COND_MOVE">FLOAT_COND_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_COND_MOVE_opcode">FLOAT_COND_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_DIV">FLOAT_DIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_DIV_opcode">FLOAT_DIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_IFCMP">FLOAT_IFCMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_IFCMP_opcode">FLOAT_IFCMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_LOAD">FLOAT_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_LOAD_opcode">FLOAT_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_MOVE">FLOAT_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_MOVE_opcode">FLOAT_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_MUL">FLOAT_MUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_MUL_opcode">FLOAT_MUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_NEG">FLOAT_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_NEG_opcode">FLOAT_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_REM">FLOAT_REM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_REM_opcode">FLOAT_REM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_SQRT">FLOAT_SQRT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_SQRT_opcode">FLOAT_SQRT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_STORE">FLOAT_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_STORE_opcode">FLOAT_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_SUB">FLOAT_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FLOAT_SUB_opcode">FLOAT_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_ADD">FP_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_ADD_opcode">FP_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_DIV">FP_DIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_DIV_opcode">FP_DIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_MUL">FP_MUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_MUL_opcode">FP_MUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_NEG">FP_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_NEG_opcode">FP_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_REM">FP_REM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_REM_opcode">FP_REM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_SUB">FP_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#FP_SUB_opcode">FP_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_ARRAY_ELEMENT_TIB_FROM_TIB">GET_ARRAY_ELEMENT_TIB_FROM_TIB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_ARRAY_ELEMENT_TIB_FROM_TIB_opcode">GET_ARRAY_ELEMENT_TIB_FROM_TIB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_CAUGHT_EXCEPTION">GET_CAUGHT_EXCEPTION</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_CAUGHT_EXCEPTION_opcode">GET_CAUGHT_EXCEPTION_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_CLASS_TIB">GET_CLASS_TIB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_CLASS_TIB_opcode">GET_CLASS_TIB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_CURRENT_PROCESSOR">GET_CURRENT_PROCESSOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_CURRENT_PROCESSOR_opcode">GET_CURRENT_PROCESSOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_DOES_IMPLEMENT_FROM_TIB">GET_DOES_IMPLEMENT_FROM_TIB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_DOES_IMPLEMENT_FROM_TIB_opcode">GET_DOES_IMPLEMENT_FROM_TIB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_OBJ_TIB">GET_OBJ_TIB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_OBJ_TIB_opcode">GET_OBJ_TIB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_SUPERCLASS_IDS_FROM_TIB">GET_SUPERCLASS_IDS_FROM_TIB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_SUPERCLASS_IDS_FROM_TIB_opcode">GET_SUPERCLASS_IDS_FROM_TIB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_TIME_BASE">GET_TIME_BASE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_TIME_BASE_opcode">GET_TIME_BASE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_TYPE_FROM_TIB">GET_TYPE_FROM_TIB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GET_TYPE_FROM_TIB_opcode">GET_TYPE_FROM_TIB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GETFIELD">GETFIELD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GETFIELD_opcode">GETFIELD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GETSTATIC">GETSTATIC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GETSTATIC_opcode">GETSTATIC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GOTO">GOTO</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GOTO_opcode">GOTO_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GUARD_COMBINE">GUARD_COMBINE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GUARD_COMBINE_opcode">GUARD_COMBINE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GUARD_COND_MOVE">GUARD_COND_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GUARD_COND_MOVE_opcode">GUARD_COND_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GUARD_MOVE">GUARD_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#GUARD_MOVE_opcode">GUARD_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#helper">helper</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADC">IA32_ADC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADC_opcode">IA32_ADC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADD">IA32_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADD_opcode">IA32_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADDSD">IA32_ADDSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADDSD_opcode">IA32_ADDSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADDSS">IA32_ADDSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ADDSS_opcode">IA32_ADDSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_AND">IA32_AND</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_AND_opcode">IA32_AND_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDNPD">IA32_ANDNPD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDNPD_opcode">IA32_ANDNPD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDNPS">IA32_ANDNPS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDNPS_opcode">IA32_ANDNPS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDPD">IA32_ANDPD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDPD_opcode">IA32_ANDPD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDPS">IA32_ANDPS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ANDPS_opcode">IA32_ANDPS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BSWAP">IA32_BSWAP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BSWAP_opcode">IA32_BSWAP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BT">IA32_BT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BT_opcode">IA32_BT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BTC">IA32_BTC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BTC_opcode">IA32_BTC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BTR">IA32_BTR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BTR_opcode">IA32_BTR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BTS">IA32_BTS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_BTS_opcode">IA32_BTS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CALL">IA32_CALL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CALL_opcode">IA32_CALL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CDO">IA32_CDO</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CDO_opcode">IA32_CDO_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CDQ">IA32_CDQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CDQ_opcode">IA32_CDQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CDQE">IA32_CDQE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CDQE_opcode">IA32_CDQE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMOV">IA32_CMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMOV_opcode">IA32_CMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMP">IA32_CMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMP_opcode">IA32_CMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPEQSD">IA32_CMPEQSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPEQSD_opcode">IA32_CMPEQSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPEQSS">IA32_CMPEQSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPEQSS_opcode">IA32_CMPEQSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLESD">IA32_CMPLESD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLESD_opcode">IA32_CMPLESD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLESS">IA32_CMPLESS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLESS_opcode">IA32_CMPLESS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLTSD">IA32_CMPLTSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLTSD_opcode">IA32_CMPLTSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLTSS">IA32_CMPLTSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPLTSS_opcode">IA32_CMPLTSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNESD">IA32_CMPNESD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNESD_opcode">IA32_CMPNESD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNESS">IA32_CMPNESS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNESS_opcode">IA32_CMPNESS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLESD">IA32_CMPNLESD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLESD_opcode">IA32_CMPNLESD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLESS">IA32_CMPNLESS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLESS_opcode">IA32_CMPNLESS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLTSD">IA32_CMPNLTSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLTSD_opcode">IA32_CMPNLTSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLTSS">IA32_CMPNLTSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPNLTSS_opcode">IA32_CMPNLTSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPORDSD">IA32_CMPORDSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPORDSD_opcode">IA32_CMPORDSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPORDSS">IA32_CMPORDSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPORDSS_opcode">IA32_CMPORDSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPUNORDSD">IA32_CMPUNORDSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPUNORDSD_opcode">IA32_CMPUNORDSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPUNORDSS">IA32_CMPUNORDSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPUNORDSS_opcode">IA32_CMPUNORDSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPXCHG">IA32_CMPXCHG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPXCHG_opcode">IA32_CMPXCHG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPXCHG8B">IA32_CMPXCHG8B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CMPXCHG8B_opcode">IA32_CMPXCHG8B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSD2SI">IA32_CVTSD2SI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSD2SI_opcode">IA32_CVTSD2SI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSD2SIQ">IA32_CVTSD2SIQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSD2SIQ_opcode">IA32_CVTSD2SIQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSD2SS">IA32_CVTSD2SS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSD2SS_opcode">IA32_CVTSD2SS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSI2SD">IA32_CVTSI2SD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSI2SD_opcode">IA32_CVTSI2SD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSI2SDQ">IA32_CVTSI2SDQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSI2SDQ_opcode">IA32_CVTSI2SDQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSI2SS">IA32_CVTSI2SS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSI2SS_opcode">IA32_CVTSI2SS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSS2SD">IA32_CVTSS2SD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSS2SD_opcode">IA32_CVTSS2SD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSS2SI">IA32_CVTSS2SI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTSS2SI_opcode">IA32_CVTSS2SI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTTSD2SI">IA32_CVTTSD2SI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTTSD2SI_opcode">IA32_CVTTSD2SI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTTSD2SIQ">IA32_CVTTSD2SIQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTTSD2SIQ_opcode">IA32_CVTTSD2SIQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTTSS2SI">IA32_CVTTSS2SI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_CVTTSS2SI_opcode">IA32_CVTTSS2SI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DEC">IA32_DEC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DEC_opcode">IA32_DEC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DIV">IA32_DIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DIV_opcode">IA32_DIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DIVSD">IA32_DIVSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DIVSD_opcode">IA32_DIVSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DIVSS">IA32_DIVSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_DIVSS_opcode">IA32_DIVSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FADD">IA32_FADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FADD_opcode">IA32_FADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FADDP">IA32_FADDP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FADDP_opcode">IA32_FADDP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCHS">IA32_FCHS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCHS_opcode">IA32_FCHS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCLEAR">IA32_FCLEAR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCLEAR_opcode">IA32_FCLEAR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCMOV">IA32_FCMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCMOV_opcode">IA32_FCMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCOMI">IA32_FCOMI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCOMI_opcode">IA32_FCOMI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCOMIP">IA32_FCOMIP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FCOMIP_opcode">IA32_FCOMIP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIV">IA32_FDIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIV_opcode">IA32_FDIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIVP">IA32_FDIVP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIVP_opcode">IA32_FDIVP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIVR">IA32_FDIVR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIVR_opcode">IA32_FDIVR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIVRP">IA32_FDIVRP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FDIVRP_opcode">IA32_FDIVRP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FEXAM">IA32_FEXAM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FEXAM_opcode">IA32_FEXAM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FFREE">IA32_FFREE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FFREE_opcode">IA32_FFREE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIADD">IA32_FIADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIADD_opcode">IA32_FIADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIDIV">IA32_FIDIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIDIV_opcode">IA32_FIDIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIDIVR">IA32_FIDIVR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIDIVR_opcode">IA32_FIDIVR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FILD">IA32_FILD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FILD_opcode">IA32_FILD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIMUL">IA32_FIMUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIMUL_opcode">IA32_FIMUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FINIT">IA32_FINIT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FINIT_opcode">IA32_FINIT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIST">IA32_FIST</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FIST_opcode">IA32_FIST_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FISTP">IA32_FISTP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FISTP_opcode">IA32_FISTP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FISUB">IA32_FISUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FISUB_opcode">IA32_FISUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FISUBR">IA32_FISUBR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FISUBR_opcode">IA32_FISUBR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLD">IA32_FLD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLD_opcode">IA32_FLD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLD1">IA32_FLD1</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLD1_opcode">IA32_FLD1_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDCW">IA32_FLDCW</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDCW_opcode">IA32_FLDCW_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDL2E">IA32_FLDL2E</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDL2E_opcode">IA32_FLDL2E_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDL2T">IA32_FLDL2T</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDL2T_opcode">IA32_FLDL2T_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDLG2">IA32_FLDLG2</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDLG2_opcode">IA32_FLDLG2_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDLN2">IA32_FLDLN2</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDLN2_opcode">IA32_FLDLN2_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDPI">IA32_FLDPI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDPI_opcode">IA32_FLDPI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDZ">IA32_FLDZ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FLDZ_opcode">IA32_FLDZ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMOV">IA32_FMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMOV_ENDING_LIVE_RANGE">IA32_FMOV_ENDING_LIVE_RANGE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMOV_ENDING_LIVE_RANGE_opcode">IA32_FMOV_ENDING_LIVE_RANGE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMOV_opcode">IA32_FMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMUL">IA32_FMUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMUL_opcode">IA32_FMUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMULP">IA32_FMULP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FMULP_opcode">IA32_FMULP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FNINIT">IA32_FNINIT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FNINIT_opcode">IA32_FNINIT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FNSAVE">IA32_FNSAVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FNSAVE_opcode">IA32_FNSAVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FNSTCW">IA32_FNSTCW</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FNSTCW_opcode">IA32_FNSTCW_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FPREM">IA32_FPREM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FPREM_opcode">IA32_FPREM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FRSTOR">IA32_FRSTOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FRSTOR_opcode">IA32_FRSTOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FST">IA32_FST</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FST_opcode">IA32_FST_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSTCW">IA32_FSTCW</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSTCW_opcode">IA32_FSTCW_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSTP">IA32_FSTP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSTP_opcode">IA32_FSTP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUB">IA32_FSUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUB_opcode">IA32_FSUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUBP">IA32_FSUBP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUBP_opcode">IA32_FSUBP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUBR">IA32_FSUBR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUBR_opcode">IA32_FSUBR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUBRP">IA32_FSUBRP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FSUBRP_opcode">IA32_FSUBRP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FUCOMI">IA32_FUCOMI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FUCOMI_opcode">IA32_FUCOMI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FUCOMIP">IA32_FUCOMIP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FUCOMIP_opcode">IA32_FUCOMIP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FXCH">IA32_FXCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_FXCH_opcode">IA32_FXCH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_IDIV">IA32_IDIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_IDIV_opcode">IA32_IDIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_IMUL1">IA32_IMUL1</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_IMUL1_opcode">IA32_IMUL1_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_IMUL2">IA32_IMUL2</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_IMUL2_opcode">IA32_IMUL2_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_INC">IA32_INC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_INC_opcode">IA32_INC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_INT">IA32_INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_INT_opcode">IA32_INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_JCC">IA32_JCC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_JCC_opcode">IA32_JCC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_JCC2">IA32_JCC2</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_JCC2_opcode">IA32_JCC2_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_JMP">IA32_JMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_JMP_opcode">IA32_JMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LEA">IA32_LEA</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LEA_opcode">IA32_LEA_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LOCK">IA32_LOCK</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LOCK_CMPXCHG">IA32_LOCK_CMPXCHG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LOCK_CMPXCHG_opcode">IA32_LOCK_CMPXCHG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LOCK_CMPXCHG8B">IA32_LOCK_CMPXCHG8B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LOCK_CMPXCHG8B_opcode">IA32_LOCK_CMPXCHG8B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_LOCK_opcode">IA32_LOCK_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_METHODSTART">IA32_METHODSTART</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_METHODSTART_opcode">IA32_METHODSTART_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MFENCE">IA32_MFENCE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MFENCE_opcode">IA32_MFENCE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOV">IA32_MOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOV_opcode">IA32_MOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVD">IA32_MOVD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVD_opcode">IA32_MOVD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVLPD">IA32_MOVLPD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVLPD_opcode">IA32_MOVLPD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVLPS">IA32_MOVLPS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVLPS_opcode">IA32_MOVLPS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVQ">IA32_MOVQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVQ_opcode">IA32_MOVQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSD">IA32_MOVSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSD_opcode">IA32_MOVSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSS">IA32_MOVSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSS_opcode">IA32_MOVSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSX__B">IA32_MOVSX__B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSX__B_opcode">IA32_MOVSX__B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSX__W">IA32_MOVSX__W</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSX__W_opcode">IA32_MOVSX__W_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSXQ__B">IA32_MOVSXQ__B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSXQ__B_opcode">IA32_MOVSXQ__B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSXQ__W">IA32_MOVSXQ__W</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVSXQ__W_opcode">IA32_MOVSXQ__W_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZX__B">IA32_MOVZX__B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZX__B_opcode">IA32_MOVZX__B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZX__W">IA32_MOVZX__W</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZX__W_opcode">IA32_MOVZX__W_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZXQ__B">IA32_MOVZXQ__B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZXQ__B_opcode">IA32_MOVZXQ__B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZXQ__W">IA32_MOVZXQ__W</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MOVZXQ__W_opcode">IA32_MOVZXQ__W_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MUL">IA32_MUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MUL_opcode">IA32_MUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MULSD">IA32_MULSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MULSD_opcode">IA32_MULSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MULSS">IA32_MULSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_MULSS_opcode">IA32_MULSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_NEG">IA32_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_NEG_opcode">IA32_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_NOT">IA32_NOT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_NOT_opcode">IA32_NOT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_OFFSET">IA32_OFFSET</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_OFFSET_opcode">IA32_OFFSET_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_OR">IA32_OR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_OR_opcode">IA32_OR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ORPD">IA32_ORPD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ORPD_opcode">IA32_ORPD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ORPS">IA32_ORPS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ORPS_opcode">IA32_ORPS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PAUSE">IA32_PAUSE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PAUSE_opcode">IA32_PAUSE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_POP">IA32_POP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_POP_opcode">IA32_POP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PREFETCHNTA">IA32_PREFETCHNTA</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PREFETCHNTA_opcode">IA32_PREFETCHNTA_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PSLLQ">IA32_PSLLQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PSLLQ_opcode">IA32_PSLLQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PSRLQ">IA32_PSRLQ</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PSRLQ_opcode">IA32_PSRLQ_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PUSH">IA32_PUSH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_PUSH_opcode">IA32_PUSH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RCL">IA32_RCL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RCL_opcode">IA32_RCL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RCR">IA32_RCR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RCR_opcode">IA32_RCR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RDTSC">IA32_RDTSC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RDTSC_opcode">IA32_RDTSC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RET">IA32_RET</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_RET_opcode">IA32_RET_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ROL">IA32_ROL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ROL_opcode">IA32_ROL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ROR">IA32_ROR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_ROR_opcode">IA32_ROR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SAL">IA32_SAL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SAL_opcode">IA32_SAL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SAR">IA32_SAR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SAR_opcode">IA32_SAR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SBB">IA32_SBB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SBB_opcode">IA32_SBB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SET__B">IA32_SET__B</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SET__B_opcode">IA32_SET__B_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHL">IA32_SHL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHL_opcode">IA32_SHL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHLD">IA32_SHLD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHLD_opcode">IA32_SHLD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHR">IA32_SHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHR_opcode">IA32_SHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHRD">IA32_SHRD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SHRD_opcode">IA32_SHRD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SQRTSD">IA32_SQRTSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SQRTSD_opcode">IA32_SQRTSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SQRTSS">IA32_SQRTSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SQRTSS_opcode">IA32_SQRTSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SUB">IA32_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SUB_opcode">IA32_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SUBSD">IA32_SUBSD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SUBSD_opcode">IA32_SUBSD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SUBSS">IA32_SUBSS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SUBSS_opcode">IA32_SUBSS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SYSCALL">IA32_SYSCALL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_SYSCALL_opcode">IA32_SYSCALL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_TEST">IA32_TEST</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_TEST_opcode">IA32_TEST_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_TRAPIF">IA32_TRAPIF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_TRAPIF_opcode">IA32_TRAPIF_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_UCOMISD">IA32_UCOMISD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_UCOMISD_opcode">IA32_UCOMISD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_UCOMISS">IA32_UCOMISS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_UCOMISS_opcode">IA32_UCOMISS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_XOR">IA32_XOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_XOR_opcode">IA32_XOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_XORPD">IA32_XORPD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_XORPD_opcode">IA32_XORPD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_XORPS">IA32_XORPS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IA32_XORPS_opcode">IA32_XORPS_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IG_CLASS_TEST">IG_CLASS_TEST</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IG_CLASS_TEST_opcode">IG_CLASS_TEST_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IG_METHOD_TEST">IG_METHOD_TEST</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IG_METHOD_TEST_opcode">IG_METHOD_TEST_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IG_PATCH_POINT">IG_PATCH_POINT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IG_PATCH_POINT_opcode">IG_PATCH_POINT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTANCEOF">INSTANCEOF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTANCEOF_NOTNULL">INSTANCEOF_NOTNULL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTANCEOF_NOTNULL_opcode">INSTANCEOF_NOTNULL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTANCEOF_opcode">INSTANCEOF_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTANCEOF_UNRESOLVED">INSTANCEOF_UNRESOLVED</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTANCEOF_UNRESOLVED_opcode">INSTANCEOF_UNRESOLVED_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTRUMENTED_EVENT_COUNTER">INSTRUMENTED_EVENT_COUNTER</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INSTRUMENTED_EVENT_COUNTER_opcode">INSTRUMENTED_EVENT_COUNTER_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2ADDRSigExt">INT_2ADDRSigExt</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2ADDRSigExt_opcode">INT_2ADDRSigExt_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2ADDRZerExt">INT_2ADDRZerExt</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2ADDRZerExt_opcode">INT_2ADDRZerExt_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2BYTE">INT_2BYTE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2BYTE_opcode">INT_2BYTE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2DOUBLE">INT_2DOUBLE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2DOUBLE_opcode">INT_2DOUBLE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2FLOAT">INT_2FLOAT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2FLOAT_opcode">INT_2FLOAT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2FP">INT_2FP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2FP_opcode">INT_2FP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2LONG">INT_2LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2LONG_opcode">INT_2LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2SHORT">INT_2SHORT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2SHORT_opcode">INT_2SHORT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2USHORT">INT_2USHORT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_2USHORT_opcode">INT_2USHORT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ADD">INT_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ADD_opcode">INT_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ALOAD">INT_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ALOAD_opcode">INT_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_AND">INT_AND</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_AND_opcode">INT_AND_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ASTORE">INT_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ASTORE_opcode">INT_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_BITS_AS_FLOAT">INT_BITS_AS_FLOAT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_BITS_AS_FLOAT_opcode">INT_BITS_AS_FLOAT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_COND_MOVE">INT_COND_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_COND_MOVE_opcode">INT_COND_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_CONSTANT">INT_CONSTANT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_CONSTANT_opcode">INT_CONSTANT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_DIV">INT_DIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_DIV_opcode">INT_DIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_IFCMP">INT_IFCMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_IFCMP_opcode">INT_IFCMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_IFCMP2">INT_IFCMP2</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_IFCMP2_opcode">INT_IFCMP2_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_LOAD">INT_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_LOAD_opcode">INT_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_MOVE">INT_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_MOVE_opcode">INT_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_MUL">INT_MUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_MUL_opcode">INT_MUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_NEG">INT_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_NEG_opcode">INT_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_NOT">INT_NOT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_NOT_opcode">INT_NOT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_OR">INT_OR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_OR_opcode">INT_OR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_REM">INT_REM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_REM_opcode">INT_REM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_SHL">INT_SHL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_SHL_opcode">INT_SHL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_SHR">INT_SHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_SHR_opcode">INT_SHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_STORE">INT_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_STORE_opcode">INT_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_SUB">INT_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_SUB_opcode">INT_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_USHR">INT_USHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_USHR_opcode">INT_USHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_XOR">INT_XOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_XOR_opcode">INT_XOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ZERO_CHECK">INT_ZERO_CHECK</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#INT_ZERO_CHECK_opcode">INT_ZERO_CHECK_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IR_PROLOGUE">IR_PROLOGUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#IR_PROLOGUE_opcode">IR_PROLOGUE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LABEL">LABEL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LABEL_opcode">LABEL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LCMP_CMOV">LCMP_CMOV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LCMP_CMOV_opcode">LCMP_CMOV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2ADDR">LONG_2ADDR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2ADDR_opcode">LONG_2ADDR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2DOUBLE">LONG_2DOUBLE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2DOUBLE_opcode">LONG_2DOUBLE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2FLOAT">LONG_2FLOAT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2FLOAT_opcode">LONG_2FLOAT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2FP">LONG_2FP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2FP_opcode">LONG_2FP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2INT">LONG_2INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_2INT_opcode">LONG_2INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ADD">LONG_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ADD_opcode">LONG_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ALOAD">LONG_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ALOAD_opcode">LONG_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_AND">LONG_AND</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_AND_opcode">LONG_AND_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ASTORE">LONG_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ASTORE_opcode">LONG_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_BITS_AS_DOUBLE">LONG_BITS_AS_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_BITS_AS_DOUBLE_opcode">LONG_BITS_AS_DOUBLE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_CMP">LONG_CMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_CMP_opcode">LONG_CMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_COND_MOVE">LONG_COND_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_COND_MOVE_opcode">LONG_COND_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_CONSTANT">LONG_CONSTANT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_CONSTANT_opcode">LONG_CONSTANT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_DIV">LONG_DIV</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_DIV_opcode">LONG_DIV_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_IFCMP">LONG_IFCMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_IFCMP_opcode">LONG_IFCMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_LOAD">LONG_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_LOAD_opcode">LONG_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_MOVE">LONG_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_MOVE_opcode">LONG_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_MUL">LONG_MUL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_MUL_opcode">LONG_MUL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_NEG">LONG_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_NEG_opcode">LONG_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_NOT">LONG_NOT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_NOT_opcode">LONG_NOT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_OR">LONG_OR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_OR_opcode">LONG_OR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_REM">LONG_REM</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_REM_opcode">LONG_REM_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_SHL">LONG_SHL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_SHL_opcode">LONG_SHL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_SHR">LONG_SHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_SHR_opcode">LONG_SHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_STORE">LONG_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_STORE_opcode">LONG_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_SUB">LONG_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_SUB_opcode">LONG_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_USHR">LONG_USHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_USHR_opcode">LONG_USHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_XOR">LONG_XOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_XOR_opcode">LONG_XOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ZERO_CHECK">LONG_ZERO_CHECK</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LONG_ZERO_CHECK_opcode">LONG_ZERO_CHECK_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LOOKUPSWITCH">LOOKUPSWITCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LOOKUPSWITCH_opcode">LOOKUPSWITCH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LOWTABLESWITCH">LOWTABLESWITCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#LOWTABLESWITCH_opcode">LOWTABLESWITCH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MATERIALIZE_FP_CONSTANT">MATERIALIZE_FP_CONSTANT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MATERIALIZE_FP_CONSTANT_opcode">MATERIALIZE_FP_CONSTANT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MIR_END">MIR_END</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MIR_END_opcode">MIR_END_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MIR_LOWTABLESWITCH">MIR_LOWTABLESWITCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MIR_LOWTABLESWITCH_opcode">MIR_LOWTABLESWITCH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MIR_START">MIR_START</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MIR_START_opcode">MIR_START_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MONITORENTER">MONITORENTER</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MONITORENTER_opcode">MONITORENTER_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MONITOREXIT">MONITOREXIT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MONITOREXIT_opcode">MONITOREXIT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MUST_IMPLEMENT_INTERFACE">MUST_IMPLEMENT_INTERFACE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#MUST_IMPLEMENT_INTERFACE_opcode">MUST_IMPLEMENT_INTERFACE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEW">NEW</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEW_opcode">NEW_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEW_UNRESOLVED">NEW_UNRESOLVED</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEW_UNRESOLVED_opcode">NEW_UNRESOLVED_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEWARRAY">NEWARRAY</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEWARRAY_opcode">NEWARRAY_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEWARRAY_UNRESOLVED">NEWARRAY_UNRESOLVED</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEWARRAY_UNRESOLVED_opcode">NEWARRAY_UNRESOLVED_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEWOBJMULTIARRAY">NEWOBJMULTIARRAY</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NEWOBJMULTIARRAY_opcode">NEWOBJMULTIARRAY_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NOP">NOP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NOP_opcode">NOP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NULL">NULL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NULL_CHECK">NULL_CHECK</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NULL_CHECK_opcode">NULL_CHECK_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#NULL_opcode">NULL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OBJARRAY_STORE_CHECK">OBJARRAY_STORE_CHECK</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OBJARRAY_STORE_CHECK_NOTNULL">OBJARRAY_STORE_CHECK_NOTNULL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OBJARRAY_STORE_CHECK_NOTNULL_opcode">OBJARRAY_STORE_CHECK_NOTNULL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OBJARRAY_STORE_CHECK_opcode">OBJARRAY_STORE_CHECK_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OSR_BARRIER">OSR_BARRIER</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OSR_BARRIER_opcode">OSR_BARRIER_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OTHER_OPERAND">OTHER_OPERAND</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#OTHER_OPERAND_opcode">OTHER_OPERAND_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PAUSE">PAUSE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PAUSE_opcode">PAUSE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PHI">PHI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PHI_opcode">PHI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PI">PI</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PI_opcode">PI_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREFETCH">PREFETCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREFETCH_opcode">PREFETCH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREPARE_ADDR">PREPARE_ADDR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREPARE_ADDR_opcode">PREPARE_ADDR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREPARE_INT">PREPARE_INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREPARE_INT_opcode">PREPARE_INT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREPARE_LONG">PREPARE_LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PREPARE_LONG_opcode">PREPARE_LONG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PUTFIELD">PUTFIELD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PUTFIELD_opcode">PUTFIELD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PUTSTATIC">PUTSTATIC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#PUTSTATIC_opcode">PUTSTATIC_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#READ_CEILING">READ_CEILING</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#READ_CEILING_opcode">READ_CEILING_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_ADD">REF_ADD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_ADD_opcode">REF_ADD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_ALOAD">REF_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_ALOAD_opcode">REF_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_AND">REF_AND</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_AND_opcode">REF_AND_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_ASTORE">REF_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_ASTORE_opcode">REF_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_COND_MOVE">REF_COND_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_COND_MOVE_opcode">REF_COND_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_IFCMP">REF_IFCMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_IFCMP_opcode">REF_IFCMP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_LOAD">REF_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_LOAD_opcode">REF_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_MOVE">REF_MOVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_MOVE_opcode">REF_MOVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_NEG">REF_NEG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_NEG_opcode">REF_NEG_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_NOT">REF_NOT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_NOT_opcode">REF_NOT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_OR">REF_OR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_OR_opcode">REF_OR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_SHL">REF_SHL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_SHL_opcode">REF_SHL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_SHR">REF_SHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_SHR_opcode">REF_SHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_STORE">REF_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_STORE_opcode">REF_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_SUB">REF_SUB</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_SUB_opcode">REF_SUB_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_USHR">REF_USHR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_USHR_opcode">REF_USHR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_XOR">REF_XOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REF_XOR_opcode">REF_XOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REGISTER">REGISTER</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REGISTER_opcode">REGISTER_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REQUIRE_ESP">REQUIRE_ESP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#REQUIRE_ESP_opcode">REQUIRE_ESP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#RESOLVE">RESOLVE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#RESOLVE_MEMBER">RESOLVE_MEMBER</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#RESOLVE_MEMBER_opcode">RESOLVE_MEMBER_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#RESOLVE_opcode">RESOLVE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#RETURN">RETURN</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#RETURN_opcode">RETURN_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ROUND_TO_ZERO">ROUND_TO_ZERO</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#ROUND_TO_ZERO_opcode">ROUND_TO_ZERO_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SET_CAUGHT_EXCEPTION">SET_CAUGHT_EXCEPTION</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SET_CAUGHT_EXCEPTION_opcode">SET_CAUGHT_EXCEPTION_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_ALOAD">SHORT_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_ALOAD_opcode">SHORT_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_ASTORE">SHORT_ASTORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_ASTORE_opcode">SHORT_ASTORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_LOAD">SHORT_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_LOAD_opcode">SHORT_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_STORE">SHORT_STORE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SHORT_STORE_opcode">SHORT_STORE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SPLIT">SPLIT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SPLIT_opcode">SPLIT_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SYSCALL">SYSCALL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#SYSCALL_opcode">SYSCALL_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#TABLESWITCH">TABLESWITCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#TABLESWITCH_opcode">TABLESWITCH_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#TRAP">TRAP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#TRAP_IF">TRAP_IF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#TRAP_IF_opcode">TRAP_IF_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#TRAP_opcode">TRAP_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UBYTE_ALOAD">UBYTE_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UBYTE_ALOAD_opcode">UBYTE_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UBYTE_LOAD">UBYTE_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UBYTE_LOAD_opcode">UBYTE_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UNINT_BEGIN">UNINT_BEGIN</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UNINT_BEGIN_opcode">UNINT_BEGIN_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UNINT_END">UNINT_END</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#UNINT_END_opcode">UNINT_END_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#USHORT_ALOAD">USHORT_ALOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#USHORT_ALOAD_opcode">USHORT_ALOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#USHORT_LOAD">USHORT_LOAD</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#USHORT_LOAD_opcode">USHORT_LOAD_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#WRITE_FLOOR">WRITE_FLOOR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#WRITE_FLOOR_opcode">WRITE_FLOOR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_BACKEDGE">YIELDPOINT_BACKEDGE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_BACKEDGE_opcode">YIELDPOINT_BACKEDGE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_EPILOGUE">YIELDPOINT_EPILOGUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_EPILOGUE_opcode">YIELDPOINT_EPILOGUE_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_OSR">YIELDPOINT_OSR</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_OSR_opcode">YIELDPOINT_OSR_opcode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_PROLOGUE">YIELDPOINT_PROLOGUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/ir/Operators.html#YIELDPOINT_PROLOGUE_opcode">YIELDPOINT_PROLOGUE_opcode</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.Constants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.<a href="../../../../../../org/jikesrvm/Constants.html" title="interface in org.jikesrvm">Constants</a></h3>
<code><a href="../../../../../../org/jikesrvm/Constants.html#NOT_REACHED">NOT_REACHED</a>, <a href="../../../../../../org/jikesrvm/Constants.html#REFLECTION_FPRS_BITS">REFLECTION_FPRS_BITS</a>, <a href="../../../../../../org/jikesrvm/Constants.html#REFLECTION_FPRS_MASK">REFLECTION_FPRS_MASK</a>, <a href="../../../../../../org/jikesrvm/Constants.html#REFLECTION_GPRS_BITS">REFLECTION_GPRS_BITS</a>, <a href="../../../../../../org/jikesrvm/Constants.html#REFLECTION_GPRS_MASK">REFLECTION_GPRS_MASK</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.objectmodel.ThinLockConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.objectmodel.<a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html" title="interface in org.jikesrvm.objectmodel">ThinLockConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_DEDICATED_U16_OFFSET">TL_DEDICATED_U16_OFFSET</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_DEDICATED_U16_SHIFT">TL_DEDICATED_U16_SHIFT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_LOCK_COUNT_MASK">TL_LOCK_COUNT_MASK</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_LOCK_COUNT_SHIFT">TL_LOCK_COUNT_SHIFT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_LOCK_COUNT_UNIT">TL_LOCK_COUNT_UNIT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_LOCK_ID_MASK">TL_LOCK_ID_MASK</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_LOCK_ID_SHIFT">TL_LOCK_ID_SHIFT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_NUM_BITS_RC">TL_NUM_BITS_RC</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_NUM_BITS_STAT">TL_NUM_BITS_STAT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_NUM_BITS_TID">TL_NUM_BITS_TID</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_STAT_BIASABLE">TL_STAT_BIASABLE</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_STAT_FAT">TL_STAT_FAT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_STAT_MASK">TL_STAT_MASK</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_STAT_SHIFT">TL_STAT_SHIFT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_STAT_THIN">TL_STAT_THIN</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_THREAD_ID_MASK">TL_THREAD_ID_MASK</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_THREAD_ID_SHIFT">TL_THREAD_ID_SHIFT</a>, <a href="../../../../../../org/jikesrvm/objectmodel/ThinLockConstants.html#TL_UNLOCK_MASK">TL_UNLOCK_MASK</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.SizeConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.<a href="../../../../../../org/jikesrvm/SizeConstants.html" title="interface in org.jikesrvm">SizeConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_ADDRESS">BITS_IN_ADDRESS</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_BOOLEAN">BITS_IN_BOOLEAN</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_BYTE">BITS_IN_BYTE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_CHAR">BITS_IN_CHAR</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_DOUBLE">BITS_IN_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_EXTENT">BITS_IN_EXTENT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_FLOAT">BITS_IN_FLOAT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_INT">BITS_IN_INT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_LONG">BITS_IN_LONG</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_OFFSET">BITS_IN_OFFSET</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_PAGE">BITS_IN_PAGE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_SHORT">BITS_IN_SHORT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BITS_IN_WORD">BITS_IN_WORD</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_ADDRESS">BYTES_IN_ADDRESS</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_BOOLEAN">BYTES_IN_BOOLEAN</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_BYTE">BYTES_IN_BYTE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_CHAR">BYTES_IN_CHAR</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_DOUBLE">BYTES_IN_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_EXTENT">BYTES_IN_EXTENT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_FLOAT">BYTES_IN_FLOAT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_INT">BYTES_IN_INT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_LONG">BYTES_IN_LONG</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_OFFSET">BYTES_IN_OFFSET</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_PAGE">BYTES_IN_PAGE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_SHORT">BYTES_IN_SHORT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#BYTES_IN_WORD">BYTES_IN_WORD</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_ADDRESS">LOG_BITS_IN_ADDRESS</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_BOOLEAN">LOG_BITS_IN_BOOLEAN</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_BYTE">LOG_BITS_IN_BYTE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_CHAR">LOG_BITS_IN_CHAR</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_DOUBLE">LOG_BITS_IN_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_EXTENT">LOG_BITS_IN_EXTENT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_FLOAT">LOG_BITS_IN_FLOAT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_INT">LOG_BITS_IN_INT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_LONG">LOG_BITS_IN_LONG</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_OFFSET">LOG_BITS_IN_OFFSET</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_PAGE">LOG_BITS_IN_PAGE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_SHORT">LOG_BITS_IN_SHORT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BITS_IN_WORD">LOG_BITS_IN_WORD</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_ADDRESS">LOG_BYTES_IN_ADDRESS</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_BOOLEAN">LOG_BYTES_IN_BOOLEAN</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_BYTE">LOG_BYTES_IN_BYTE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_CHAR">LOG_BYTES_IN_CHAR</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_DOUBLE">LOG_BYTES_IN_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_EXTENT">LOG_BYTES_IN_EXTENT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_FLOAT">LOG_BYTES_IN_FLOAT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_INT">LOG_BYTES_IN_INT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_LONG">LOG_BYTES_IN_LONG</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_OFFSET">LOG_BYTES_IN_OFFSET</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_PAGE">LOG_BYTES_IN_PAGE</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_SHORT">LOG_BYTES_IN_SHORT</a>, <a href="../../../../../../org/jikesrvm/SizeConstants.html#LOG_BYTES_IN_WORD">LOG_BYTES_IN_WORD</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.objectmodel.TIBLayoutConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.objectmodel.<a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html" title="interface in org.jikesrvm.objectmodel">TIBLayoutConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#IMT_METHOD_SLOTS">IMT_METHOD_SLOTS</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#NEEDS_DYNAMIC_LINK">NEEDS_DYNAMIC_LINK</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_ARRAY_ELEMENT_TIB_INDEX">TIB_ARRAY_ELEMENT_TIB_INDEX</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_DOES_IMPLEMENT_INDEX">TIB_DOES_IMPLEMENT_INDEX</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_FIRST_SPECIALIZED_METHOD_INDEX">TIB_FIRST_SPECIALIZED_METHOD_INDEX</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_FIRST_VIRTUAL_METHOD_INDEX">TIB_FIRST_VIRTUAL_METHOD_INDEX</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_INTERFACE_DISPATCH_TABLE_INDEX">TIB_INTERFACE_DISPATCH_TABLE_INDEX</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_SUPERCLASS_IDS_INDEX">TIB_SUPERCLASS_IDS_INDEX</a>, <a href="../../../../../../org/jikesrvm/objectmodel/TIBLayoutConstants.html#TIB_TYPE_INDEX">TIB_TYPE_INDEX</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.HeapLayoutConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.<a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html" title="interface in org.jikesrvm">HeapLayoutConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BAD_MAP_COMPRESSION">BAD_MAP_COMPRESSION</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_CODE_END">BOOT_IMAGE_CODE_END</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_CODE_SIZE">BOOT_IMAGE_CODE_SIZE</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_CODE_START">BOOT_IMAGE_CODE_START</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_DATA_END">BOOT_IMAGE_DATA_END</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_DATA_SIZE">BOOT_IMAGE_DATA_SIZE</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_DATA_START">BOOT_IMAGE_DATA_START</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_END">BOOT_IMAGE_END</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_RMAP_END">BOOT_IMAGE_RMAP_END</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#BOOT_IMAGE_RMAP_START">BOOT_IMAGE_RMAP_START</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#MAX_BOOT_IMAGE_RMAP_SIZE">MAX_BOOT_IMAGE_RMAP_SIZE</a>, <a href="../../../../../../org/jikesrvm/HeapLayoutConstants.html#MAXIMUM_MAPPABLE">MAXIMUM_MAPPABLE</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.compilers.opt.regalloc.ia32.PhysicalRegisterConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.compilers.opt.regalloc.ia32.<a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html" title="interface in org.jikesrvm.compilers.opt.regalloc.ia32">PhysicalRegisterConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#AF">AF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#C0">C0</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#C1">C1</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#C2">C2</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#C3">C3</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#CF">CF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#CONDITION_VALUE">CONDITION_VALUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#DOUBLE_REG">DOUBLE_REG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#DOUBLE_VALUE">DOUBLE_VALUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#FIRST_DOUBLE">FIRST_DOUBLE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#FIRST_INT">FIRST_INT</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#FIRST_SPECIAL">FIRST_SPECIAL</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#FLOAT_VALUE">FLOAT_VALUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#INT_REG">INT_REG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#INT_VALUE">INT_VALUE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#NUM_SPECIALS">NUM_SPECIALS</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#NUMBER_TYPE">NUMBER_TYPE</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#OF">OF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#PF">PF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#SF">SF</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#SPECIAL_REG">SPECIAL_REG</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#ST0">ST0</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#ST1">ST1</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/regalloc/ia32/PhysicalRegisterConstants.html#ZF">ZF</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.ia32.RegisterConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.ia32.<a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html" title="interface in org.jikesrvm.ia32">RegisterConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#ALL_FPRS">ALL_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#ALL_GPRS">ALL_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#EAX">EAX</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#EBX">EBX</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#ECX">ECX</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#EDI">EDI</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#EDX">EDX</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#ESI">ESI</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP0">FP0</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP1">FP1</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP2">FP2</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP3">FP3</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP4">FP4</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP5">FP5</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP6">FP6</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#FP7">FP7</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#INSTRUCTION_WIDTH">INSTRUCTION_WIDTH</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#LG_INSTRUCTION_WIDTH">LG_INSTRUCTION_WIDTH</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM0">MM0</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM1">MM1</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM10">MM10</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM11">MM11</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM12">MM12</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM13">MM13</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM14">MM14</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM15">MM15</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM2">MM2</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM3">MM3</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM4">MM4</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM5">MM5</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM6">MM6</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM7">MM7</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM8">MM8</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#MM9">MM9</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NATIVE_NONVOLATILE_FPRS">NATIVE_NONVOLATILE_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NATIVE_NONVOLATILE_GPRS">NATIVE_NONVOLATILE_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NATIVE_PARAMETER_FPRS">NATIVE_PARAMETER_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NATIVE_PARAMETER_GPRS">NATIVE_PARAMETER_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NATIVE_VOLATILE_FPRS">NATIVE_VOLATILE_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NATIVE_VOLATILE_GPRS">NATIVE_VOLATILE_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NONVOLATILE_FPRS">NONVOLATILE_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NONVOLATILE_GPRS">NONVOLATILE_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_FPRS">NUM_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_GPRS">NUM_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_NONVOLATILE_FPRS">NUM_NONVOLATILE_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_NONVOLATILE_GPRS">NUM_NONVOLATILE_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_PARAMETER_FPRS">NUM_PARAMETER_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_PARAMETER_GPRS">NUM_PARAMETER_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_RETURN_FPRS">NUM_RETURN_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_RETURN_GPRS">NUM_RETURN_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_VOLATILE_FPRS">NUM_VOLATILE_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#NUM_VOLATILE_GPRS">NUM_VOLATILE_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#PARAMETER_FPRS">PARAMETER_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#PARAMETER_GPRS">PARAMETER_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R0">R0</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R1">R1</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R10">R10</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R11">R11</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R12">R12</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R13">R13</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R14">R14</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R15">R15</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R2">R2</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R3">R3</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R4">R4</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R5">R5</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R6">R6</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R7">R7</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R8">R8</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#R9">R9</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#RETURN_FPRS">RETURN_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#RETURN_GPRS">RETURN_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#STACK_POINTER">STACK_POINTER</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#THREAD_REGISTER">THREAD_REGISTER</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#VOLATILE_FPRS">VOLATILE_FPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#VOLATILE_GPRS">VOLATILE_GPRS</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM0">XMM0</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM1">XMM1</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM10">XMM10</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM11">XMM11</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM12">XMM12</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM13">XMM13</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM14">XMM14</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM15">XMM15</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM2">XMM2</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM3">XMM3</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM4">XMM4</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM5">XMM5</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM6">XMM6</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM7">XMM7</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM8">XMM8</a>, <a href="../../../../../../org/jikesrvm/ia32/RegisterConstants.html#XMM9">XMM9</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="fields_inherited_from_class_org.jikesrvm.compilers.common.assembler.ia32.AssemblerConstants">
<!--   -->
</a>
<h3>Fields inherited from interface&nbsp;org.jikesrvm.compilers.common.assembler.ia32.<a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html" title="interface in org.jikesrvm.compilers.common.assembler.ia32">AssemblerConstants</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#BYTE">BYTE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#CONDITION">CONDITION</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#EQ">EQ</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#GE">GE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#GT">GT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LE">LE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LGE">LGE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LGT">LGT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LLE">LLE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LLT">LLT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LONG">LONG</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#LT">LT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#NE">NE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#NO">NO</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#NS">NS</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#O">O</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#PE">PE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#PO">PO</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#S">S</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#SHORT">SHORT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/AssemblerConstants.html#WORD">WORD</a></code></li>
</ul>
</li>
</ul>
<!-- ======== CONSTRUCTOR SUMMARY ======== -->
<ul class="blockList">
<li class="blockList"><a name="constructor_summary">
<!--   -->
</a>
<h3>Constructor Summary</h3>
<table class="overviewSummary" border="0" cellpadding="3" cellspacing="0" summary="Constructor Summary table, listing constructors, and an explanation">
<caption><span>Constructors</span><span class="tabEnd">&nbsp;</span></caption>
<tr>
<th class="colOne" scope="col">Constructor and Description</th>
</tr>
<tr class="altColor">
<td class="colOne"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#AssemblerOpt(int,%20boolean,%20org.jikesrvm.compilers.opt.ir.IR)">AssemblerOpt</a></strong>(int&nbsp;bcSize,
                        boolean&nbsp;print,
                        <a href="../../../../../../org/jikesrvm/compilers/opt/ir/IR.html" title="class in org.jikesrvm.compilers.opt.ir">IR</a>&nbsp;ir)</code>&nbsp;</td>
</tr>
</table>
</li>
</ul>
<!-- ========== METHOD SUMMARY =========== -->
<ul class="blockList">
<li class="blockList"><a name="method_summary">
<!--   -->
</a>
<h3>Method Summary</h3>
<table class="overviewSummary" border="0" cellpadding="3" cellspacing="0" summary="Method Summary table, listing methods, and an explanation">
<caption><span>Methods</span><span class="tabEnd">&nbsp;</span></caption>
<tr>
<th class="colFirst" scope="col">Modifier and Type</th>
<th class="colLast" scope="col">Method and Description</th>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADC(org.jikesrvm.compilers.opt.ir.Instruction)">doADC</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADC operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADD(org.jikesrvm.compilers.opt.ir.Instruction)">doADD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADDSD(org.jikesrvm.compilers.opt.ir.Instruction)">doADDSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doADDSS(org.jikesrvm.compilers.opt.ir.Instruction)">doADDSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doAND(org.jikesrvm.compilers.opt.ir.Instruction)">doAND</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a AND operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDNPD(org.jikesrvm.compilers.opt.ir.Instruction)">doANDNPD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDNPS(org.jikesrvm.compilers.opt.ir.Instruction)">doANDNPS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDPD(org.jikesrvm.compilers.opt.ir.Instruction)">doANDPD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doANDPS(org.jikesrvm.compilers.opt.ir.Instruction)">doANDPS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBSWAP(org.jikesrvm.compilers.opt.ir.Instruction)">doBSWAP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a BSWAP operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBT(org.jikesrvm.compilers.opt.ir.Instruction)">doBT</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BT operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBTC(org.jikesrvm.compilers.opt.ir.Instruction)">doBTC</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTC operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBTR(org.jikesrvm.compilers.opt.ir.Instruction)">doBTR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTR operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doBTS(org.jikesrvm.compilers.opt.ir.Instruction)">doBTS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCALL(org.jikesrvm.compilers.opt.ir.Instruction)">doCALL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Call instruction
 and has a CALL operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCDO(org.jikesrvm.compilers.opt.ir.Instruction)">doCDO</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDO operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCDQ(org.jikesrvm.compilers.opt.ir.Instruction)">doCDQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQ operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCDQE(org.jikesrvm.compilers.opt.ir.Instruction)">doCDQE</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQE operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMOV(org.jikesrvm.compilers.opt.ir.Instruction)">doCMOV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a CMOV operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMP(org.jikesrvm.compilers.opt.ir.Instruction)">doCMP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a CMP operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPEQSD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPEQSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPEQSS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPEQSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLESD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPLESD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLESS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPLESS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLTSD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPLTSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPLTSS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPLTSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNESD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPNESD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNESS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPNESS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLESD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPNLESD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLESS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPNLESS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLTSD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPNLTSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPNLTSS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPNLTSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPORDSD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPORDSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPORDSS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPORDSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPUNORDSD(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPUNORDSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPUNORDSS(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPUNORDSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPXCHG(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPXCHG</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange instruction
 and has a CMPXCHG operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCMPXCHG8B(org.jikesrvm.compilers.opt.ir.Instruction)">doCMPXCHG8B</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange8B instruction
 and has a CMPXCHG8B operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSD2SI(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSD2SI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SI operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSD2SIQ(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSD2SIQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SIQ operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSD2SS(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSD2SS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSI2SD(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSI2SD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSI2SDQ(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSI2SDQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SDQ operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSI2SS(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSI2SS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSS2SD(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSS2SD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTSS2SI(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTSS2SI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SI operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTTSD2SI(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTTSD2SI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SI operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTTSD2SIQ(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTTSD2SIQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SIQ operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doCVTTSS2SI(org.jikesrvm.compilers.opt.ir.Instruction)">doCVTTSS2SI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSS2SI operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDEC(org.jikesrvm.compilers.opt.ir.Instruction)">doDEC</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a DEC operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDIV(org.jikesrvm.compilers.opt.ir.Instruction)">doDIV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a DIV operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDIVSD(org.jikesrvm.compilers.opt.ir.Instruction)">doDIVSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doDIVSS(org.jikesrvm.compilers.opt.ir.Instruction)">doDIVSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFADD(org.jikesrvm.compilers.opt.ir.Instruction)">doFADD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFADDP(org.jikesrvm.compilers.opt.ir.Instruction)">doFADDP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADDP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCHS(org.jikesrvm.compilers.opt.ir.Instruction)">doFCHS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a FCHS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCMOV(org.jikesrvm.compilers.opt.ir.Instruction)">doFCMOV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a FCMOV operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCOMI(org.jikesrvm.compilers.opt.ir.Instruction)">doFCOMI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMI operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFCOMIP(org.jikesrvm.compilers.opt.ir.Instruction)">doFCOMIP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMIP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIV(org.jikesrvm.compilers.opt.ir.Instruction)">doFDIV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIV operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIVP(org.jikesrvm.compilers.opt.ir.Instruction)">doFDIVP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIVR(org.jikesrvm.compilers.opt.ir.Instruction)">doFDIVR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVR operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFDIVRP(org.jikesrvm.compilers.opt.ir.Instruction)">doFDIVRP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVRP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFFREE(org.jikesrvm.compilers.opt.ir.Instruction)">doFFREE</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FFREE operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIADD(org.jikesrvm.compilers.opt.ir.Instruction)">doFIADD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIADD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIDIV(org.jikesrvm.compilers.opt.ir.Instruction)">doFIDIV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIV operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIDIVR(org.jikesrvm.compilers.opt.ir.Instruction)">doFIDIVR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIVR operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFILD(org.jikesrvm.compilers.opt.ir.Instruction)">doFILD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FILD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIMUL(org.jikesrvm.compilers.opt.ir.Instruction)">doFIMUL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIMUL operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFINIT(org.jikesrvm.compilers.opt.ir.Instruction)">doFINIT</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FINIT operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFIST(org.jikesrvm.compilers.opt.ir.Instruction)">doFIST</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FIST operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFISTP(org.jikesrvm.compilers.opt.ir.Instruction)">doFISTP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FISTP operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFISUB(org.jikesrvm.compilers.opt.ir.Instruction)">doFISUB</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUB operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFISUBR(org.jikesrvm.compilers.opt.ir.Instruction)">doFISUBR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUBR operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLD(org.jikesrvm.compilers.opt.ir.Instruction)">doFLD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FLD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLD1(org.jikesrvm.compilers.opt.ir.Instruction)">doFLD1</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLD1 operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDCW(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDCW</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FLDCW operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDL2E(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDL2E</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2E operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDL2T(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDL2T</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2T operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDLG2(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDLG2</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLG2 operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDLN2(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDLN2</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLN2 operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDPI(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDPI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDPI operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFLDZ(org.jikesrvm.compilers.opt.ir.Instruction)">doFLDZ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDZ operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFMUL(org.jikesrvm.compilers.opt.ir.Instruction)">doFMUL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMUL operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFMULP(org.jikesrvm.compilers.opt.ir.Instruction)">doFMULP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMULP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFNINIT(org.jikesrvm.compilers.opt.ir.Instruction)">doFNINIT</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FNINIT operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFNSAVE(org.jikesrvm.compilers.opt.ir.Instruction)">doFNSAVE</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FNSAVE operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFNSTCW(org.jikesrvm.compilers.opt.ir.Instruction)">doFNSTCW</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FNSTCW operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFPREM(org.jikesrvm.compilers.opt.ir.Instruction)">doFPREM</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FPREM operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFRSTOR(org.jikesrvm.compilers.opt.ir.Instruction)">doFRSTOR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FRSTOR operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFST(org.jikesrvm.compilers.opt.ir.Instruction)">doFST</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FST operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSTCW(org.jikesrvm.compilers.opt.ir.Instruction)">doFSTCW</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FSTCW operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSTP(org.jikesrvm.compilers.opt.ir.Instruction)">doFSTP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FSTP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUB(org.jikesrvm.compilers.opt.ir.Instruction)">doFSUB</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUB operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUBP(org.jikesrvm.compilers.opt.ir.Instruction)">doFSUBP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUBR(org.jikesrvm.compilers.opt.ir.Instruction)">doFSUBR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBR operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFSUBRP(org.jikesrvm.compilers.opt.ir.Instruction)">doFSUBRP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBRP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFUCOMI(org.jikesrvm.compilers.opt.ir.Instruction)">doFUCOMI</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMI operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFUCOMIP(org.jikesrvm.compilers.opt.ir.Instruction)">doFUCOMIP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMIP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doFXCH(org.jikesrvm.compilers.opt.ir.Instruction)">doFXCH</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_XChng instruction
 and has a FXCH operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doIDIV(org.jikesrvm.compilers.opt.ir.Instruction)">doIDIV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a IDIV operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doIMUL1(org.jikesrvm.compilers.opt.ir.Instruction)">doIMUL1</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a IMUL1 operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doIMUL2(org.jikesrvm.compilers.opt.ir.Instruction)">doIMUL2</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a IMUL2 operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doINC(org.jikesrvm.compilers.opt.ir.Instruction)">doINC</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a INC operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doInst(org.jikesrvm.compilers.opt.ir.Instruction)">doInst</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Assemble the given instruction</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doINT(org.jikesrvm.compilers.opt.ir.Instruction)">doINT</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Trap instruction
 and has a INT operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doLEA(org.jikesrvm.compilers.opt.ir.Instruction)">doLEA</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Lea instruction
 and has a LEA operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMETHODSTART(org.jikesrvm.compilers.opt.ir.Instruction)">doMETHODSTART</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a METHODSTART operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMFENCE(org.jikesrvm.compilers.opt.ir.Instruction)">doMFENCE</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a MFENCE operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOV(org.jikesrvm.compilers.opt.ir.Instruction)">doMOV</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOV operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVD(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVLPD(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVLPD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVLPS(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVLPS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVQ(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVQ operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSD(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSS(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSX(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVSX</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSX operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVSXQ(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVSXQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSXQ operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVZX(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVZX</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZX operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMOVZXQ(org.jikesrvm.compilers.opt.ir.Instruction)">doMOVZXQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZXQ operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMUL(org.jikesrvm.compilers.opt.ir.Instruction)">doMUL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a MUL operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMULSD(org.jikesrvm.compilers.opt.ir.Instruction)">doMULSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doMULSS(org.jikesrvm.compilers.opt.ir.Instruction)">doMULSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doNEG(org.jikesrvm.compilers.opt.ir.Instruction)">doNEG</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NEG operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doNOT(org.jikesrvm.compilers.opt.ir.Instruction)">doNOT</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NOT operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doOFFSET(org.jikesrvm.compilers.opt.ir.Instruction)">doOFFSET</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CaseLabel instruction
 and has a OFFSET operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doOR(org.jikesrvm.compilers.opt.ir.Instruction)">doOR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a OR operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doORPD(org.jikesrvm.compilers.opt.ir.Instruction)">doORPD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doORPS(org.jikesrvm.compilers.opt.ir.Instruction)">doORPS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPAUSE(org.jikesrvm.compilers.opt.ir.Instruction)">doPAUSE</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a PAUSE operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPOP(org.jikesrvm.compilers.opt.ir.Instruction)">doPOP</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a POP operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPREFETCHNTA(org.jikesrvm.compilers.opt.ir.Instruction)">doPREFETCHNTA</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CacheOp instruction
 and has a PREFETCHNTA operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPSLLQ(org.jikesrvm.compilers.opt.ir.Instruction)">doPSLLQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSLLQ operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPSRLQ(org.jikesrvm.compilers.opt.ir.Instruction)">doPSRLQ</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSRLQ operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doPUSH(org.jikesrvm.compilers.opt.ir.Instruction)">doPUSH</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a PUSH operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRCL(org.jikesrvm.compilers.opt.ir.Instruction)">doRCL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCL operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRCR(org.jikesrvm.compilers.opt.ir.Instruction)">doRCR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCR operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRDTSC(org.jikesrvm.compilers.opt.ir.Instruction)">doRDTSC</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_RDTSC instruction
 and has a RDTSC operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doRET(org.jikesrvm.compilers.opt.ir.Instruction)">doRET</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Return instruction
 and has a RET operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doROL(org.jikesrvm.compilers.opt.ir.Instruction)">doROL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROL operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doROR(org.jikesrvm.compilers.opt.ir.Instruction)">doROR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROR operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSAL(org.jikesrvm.compilers.opt.ir.Instruction)">doSAL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAL operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSAR(org.jikesrvm.compilers.opt.ir.Instruction)">doSAR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAR operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSBB(org.jikesrvm.compilers.opt.ir.Instruction)">doSBB</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SBB operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSET(org.jikesrvm.compilers.opt.ir.Instruction)">doSET</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Set instruction
 and has a SET operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHL(org.jikesrvm.compilers.opt.ir.Instruction)">doSHL</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHL operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHLD(org.jikesrvm.compilers.opt.ir.Instruction)">doSHLD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHLD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHR(org.jikesrvm.compilers.opt.ir.Instruction)">doSHR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHR operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSHRD(org.jikesrvm.compilers.opt.ir.Instruction)">doSHRD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHRD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSQRTSD(org.jikesrvm.compilers.opt.ir.Instruction)">doSQRTSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSQRTSS(org.jikesrvm.compilers.opt.ir.Instruction)">doSQRTSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSUB(org.jikesrvm.compilers.opt.ir.Instruction)">doSUB</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUB operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSUBSD(org.jikesrvm.compilers.opt.ir.Instruction)">doSUBSD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doSUBSS(org.jikesrvm.compilers.opt.ir.Instruction)">doSUBSS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSS operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doTEST(org.jikesrvm.compilers.opt.ir.Instruction)">doTEST</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a TEST operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doUCOMISD(org.jikesrvm.compilers.opt.ir.Instruction)">doUCOMISD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISD operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doUCOMISS(org.jikesrvm.compilers.opt.ir.Instruction)">doUCOMISS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISS operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doXOR(org.jikesrvm.compilers.opt.ir.Instruction)">doXOR</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XOR operator</div>
</td>
</tr>
<tr class="altColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doXORPD(org.jikesrvm.compilers.opt.ir.Instruction)">doXORPD</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPD operator</div>
</td>
</tr>
<tr class="rowColor">
<td class="colFirst"><code>private void</code></td>
<td class="colLast"><code><strong><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#doXORPS(org.jikesrvm.compilers.opt.ir.Instruction)">doXORPS</a></strong>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</code>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPS operator</div>
</td>
</tr>
</table>
<ul class="blockList">
<li class="blockList"><a name="methods_inherited_from_class_org.jikesrvm.compilers.opt.mir2mc.ia32.AssemblerBase">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;org.jikesrvm.compilers.opt.mir2mc.ia32.<a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32">AssemblerBase</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#disasm(int,%20int)">disasm</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doJCC(org.jikesrvm.compilers.opt.ir.Instruction)">doJCC</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doJMP(org.jikesrvm.compilers.opt.ir.Instruction)">doJMP</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#doLOWTABLESWITCH(org.jikesrvm.compilers.opt.ir.Instruction)">doLOWTABLESWITCH</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#estimateSize(org.jikesrvm.compilers.opt.ir.Instruction,%20int)">estimateSize</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#generateCode(org.jikesrvm.compilers.opt.ir.IR,%20boolean)">generateCode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getBase(org.jikesrvm.compilers.opt.ir.operand.Operand)">getBase</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getCond(org.jikesrvm.compilers.opt.ir.operand.Operand)">getCond</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getDisp(org.jikesrvm.compilers.opt.ir.operand.Operand)">getDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getFPR_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">getFPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getGPR_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">getGPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getImm(org.jikesrvm.compilers.opt.ir.operand.Operand)">getImm</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getIndex(org.jikesrvm.compilers.opt.ir.operand.Operand)">getIndex</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getLabel(org.jikesrvm.compilers.opt.ir.operand.Operand)">getLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getMM_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">getMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getReg(org.jikesrvm.compilers.opt.ir.operand.Operand)">getReg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getScale(org.jikesrvm.compilers.opt.ir.operand.Operand)">getScale</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#getXMM_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">getXMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isAbs(org.jikesrvm.compilers.opt.ir.operand.Operand)">isAbs</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isByte(org.jikesrvm.compilers.opt.ir.Instruction)">isByte</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isCond(org.jikesrvm.compilers.opt.ir.operand.Operand)">isCond</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isFPR_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">isFPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isGPR_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">isGPR_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isHotCode()">isHotCode</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isImm(org.jikesrvm.compilers.opt.ir.operand.Operand)">isImm</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isImmOrLabel(org.jikesrvm.compilers.opt.ir.operand.Operand)">isImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isLabel(org.jikesrvm.compilers.opt.ir.operand.Operand)">isLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isMM_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">isMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isQuad(org.jikesrvm.compilers.opt.ir.Instruction)">isQuad</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isReg(org.jikesrvm.compilers.opt.ir.operand.Operand)">isReg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegDisp(org.jikesrvm.compilers.opt.ir.operand.Operand)">isRegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegIdx(org.jikesrvm.compilers.opt.ir.operand.Operand)">isRegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegInd(org.jikesrvm.compilers.opt.ir.operand.Operand)">isRegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isRegOff(org.jikesrvm.compilers.opt.ir.operand.Operand)">isRegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isWord(org.jikesrvm.compilers.opt.ir.Instruction)">isWord</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#isXMM_Reg(org.jikesrvm.compilers.opt.ir.operand.Operand)">isXMM_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html#targetIsClose(org.jikesrvm.compilers.opt.ir.Instruction,%20int)">targetIsClose</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="methods_inherited_from_class_org.jikesrvm.compilers.common.assembler.ia32.Assembler">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;org.jikesrvm.compilers.common.assembler.ia32.<a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html" title="class in org.jikesrvm.compilers.common.assembler.ia32">Assembler</a></h3>
<code><a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#comment(java.lang.String)">comment</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitADC_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitADC_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitADC_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitADC_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADC_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADC_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADC_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADC_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADC_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADC_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADC_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADC_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADC_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitADD_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitADD_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitADD_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitADD_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADD_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADD_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitADD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitADD_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitADD_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADD_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitADDSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitADDSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADDSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADDSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADDSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADDSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitADDSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitADDSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitADDSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADDSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitADDSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitADDSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitADDSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitAND_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitAND_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitAND_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitAND_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitAND_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitAND_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitAND_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitAND_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitAND_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitAND_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitAND_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitAND_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitAND_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitANDNPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitANDNPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitANDNPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDNPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitANDNPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDNPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitANDNPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitANDNPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitANDNPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDNPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitANDNPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDNPS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDNPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitANDPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitANDPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitANDPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitANDPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitANDPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitANDPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitANDPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitANDPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitANDPS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitANDPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBranchLikelyNextInstruction()">emitBranchLikelyNextInstruction</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBranchUnlikelyNextInstruction()">emitBranchUnlikelyNextInstruction</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBSWAP_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitBSWAP_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBSWAP_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitBSWAP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitBT_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBT_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBT_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBT_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitBT_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBT_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBT_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBT_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBT_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBT_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBT_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBT_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBT_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitBTC_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTC_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBTC_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTC_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitBTC_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTC_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBTC_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTC_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBTC_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTC_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBTC_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTC_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTC_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitBTR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBTR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitBTR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBTR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBTR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBTR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitBTS_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBTS_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitBTS_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBTS_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitBTS_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitBTS_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitBTS_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitBTS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Abs(org.vmmagic.unboxed.Address)">emitCALL_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Imm(int)">emitCALL_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_ImmOrLabel(int,%20int)">emitCALL_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Label(int)">emitCALL_Label</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitCALL_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCALL_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCALL_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitCALL_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCALL_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCALL_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCDO()">emitCDO</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCDQ()">emitCDQ</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCDQE()">emitCDQE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_Abs(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCMOV_Cond_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_Reg(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMOV_Cond_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegDisp(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMOV_Cond_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegIdx(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMOV_Cond_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegInd(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMOV_Cond_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMOV_Cond_Reg_RegOff(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMOV_Cond_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitCMP_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitCMP_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitCMP_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitCMP_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCMP_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCMP_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCMP_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCMP_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMP_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitCMP_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitCMP_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMP_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMP_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPEQSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPEQSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPEQSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPEQSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPEQSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPEQSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPEQSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPEQSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPEQSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPEQSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPEQSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPEQSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPEQSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPLESD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPLESD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPLESD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLESD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPLESD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLESD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPLESS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPLESS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPLESS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLESS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPLESS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLESS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLESS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPLTSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPLTSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPLTSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLTSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPLTSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLTSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPLTSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPLTSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPLTSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLTSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPLTSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPLTSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPLTSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPNESD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPNESD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPNESD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNESD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPNESD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNESD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPNESS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPNESS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPNESS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNESS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPNESS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNESS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNESS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPNLESD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPNLESD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPNLESD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLESD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPNLESD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLESD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPNLESS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPNLESS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPNLESS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLESS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPNLESS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLESS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLESS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPNLTSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPNLTSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPNLTSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLTSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPNLTSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLTSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPNLTSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPNLTSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPNLTSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLTSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPNLTSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPNLTSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPNLTSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPORDSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPORDSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPORDSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPORDSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPORDSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPORDSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPORDSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPORDSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPORDSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPORDSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPORDSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPORDSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPORDSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPUNORDSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPUNORDSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPUNORDSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPUNORDSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPUNORDSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPUNORDSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCMPUNORDSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCMPUNORDSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPUNORDSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPUNORDSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPUNORDSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPUNORDSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPUNORDSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCMPXCHG8B_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPXCHG8B_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitCMPXCHG8B_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCMPXCHG8B_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCMPXCHG8B_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTSD2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTSD2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSD2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SI_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTSD2SIQ_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTSD2SIQ_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SIQ_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SIQ_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSD2SIQ_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SIQ_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SIQ_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCVTSD2SS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTSD2SS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSD2SS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSD2SS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSD2SS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCVTSI2SD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCVTSI2SDQ_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SDQ_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SDQ_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SDQ_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SDQ_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SDQ_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SDQ_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCVTSI2SS_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCVTSI2SS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SS_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SS_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SS_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SS_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSI2SS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SS_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSI2SS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSI2SS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitCVTSS2SD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTSS2SD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSS2SD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTSS2SI_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTSS2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTSS2SI_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTSS2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SI_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SI_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSS2SI_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTSS2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SI_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTSS2SI_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTSS2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTTSD2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTTSD2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTTSD2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSD2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTTSD2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SI_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSD2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTTSD2SIQ_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTTSD2SIQ_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTTSD2SIQ_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSD2SIQ_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTTSD2SIQ_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSD2SIQ_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSD2SIQ_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTTSS2SI_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitCVTTSS2SI_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTTSS2SI_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitCVTTSS2SI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTTSS2SI_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitCVTTSS2SI_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSS2SI_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSS2SI_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTTSS2SI_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitCVTTSS2SI_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSS2SI_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitCVTTSS2SI_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitCVTTSS2SI_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs_Byte(org.vmmagic.unboxed.Address)">emitDEC_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs_Quad(org.vmmagic.unboxed.Address)">emitDEC_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs_Word(org.vmmagic.unboxed.Address)">emitDEC_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Abs(org.vmmagic.unboxed.Address)">emitDEC_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDEC_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDEC_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDEC_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDEC_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitDEC_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDEC_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDEC_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitDIV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitDIV_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitDIV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDIV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitDIV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIV_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitDIVSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitDIVSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDIVSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIVSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitDIVSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIVSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitDIVSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitDIVSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitDIVSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIVSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitDIVSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitDIVSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitDIVSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitEMMS()">emitEMMS</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitENTER_Imm(int)">emitENTER_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFADD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFADD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFADD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFADD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFADD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFADD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFADD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFADD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFADD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFADD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFADD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFADDP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFADDP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCHS()">emitFCHS</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCMOV_Cond_Reg_Reg(byte,%20org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFCMOV_Cond_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCOMI_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFCOMI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFCOMIP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFCOMIP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFDIV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFDIV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFDIV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFDIV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIV_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFDIVP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFDIVR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFDIVR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFDIVR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFDIVR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFDIVR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIVR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIVR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFDIVR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFDIVR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIVR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVR_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFDIVR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFDIVRP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFDIVRP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFFREE_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFFREE_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIADD_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIADD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIADD_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIADD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIADD_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIADD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIADD_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIADD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIADD_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIADD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIADD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIDIV_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIDIV_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIV_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIDIV_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIV_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIV_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIDIVR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIDIVR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIDIVR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIDIVR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIVR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIVR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIDIVR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIDIVR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIVR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIDIVR_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIDIVR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFILD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFILD_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFILD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFILD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFILD_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFILD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFILD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFILD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIMUL_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFIMUL_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIMUL_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFIMUL_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIMUL_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIMUL_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIMUL_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFIMUL_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIMUL_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIMUL_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFIMUL_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFINIT()">emitFINIT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFIST_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFIST_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISTP_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFISTP_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFISUB_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFISUB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFISUB_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFISUB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUB_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFISUB_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFISUB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUB_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUB_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFISUBR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFISUBR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFISUBR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFISUBR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUBR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUBR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFISUBR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFISUBR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUBR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFISUBR_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFISUBR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFLD_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFLD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFLD_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFLD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFLD_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFLD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFLD_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFLD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFLD_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFLD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLD1_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLD1_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_Abs(org.vmmagic.unboxed.Address)">emitFLDCW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFLDCW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFLDCW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitFLDCW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDCW_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFLDCW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDL2E_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLDL2E_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDL2T_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLDL2T_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDLG2_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLDLG2_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDLN2_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLDLN2_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDPI_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLDPI_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFLDZ_Reg(org.jikesrvm.ia32.RegisterConstants.FPR)">emitFLDZ_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFMUL_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFMUL_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFMUL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFMUL_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFMUL_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFMUL_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFMUL_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFMUL_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFMUL_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFMUL_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMUL_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFMUL_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFMULP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFMULP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNINIT()">emitFNINIT</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_Abs(org.vmmagic.unboxed.Address)">emitFNSAVE_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFNSAVE_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFNSAVE_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitFNSAVE_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSAVE_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFNSAVE_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_Abs(org.vmmagic.unboxed.Address)">emitFNSTCW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFNSTCW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFNSTCW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitFNSTCW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTCW_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFNSTCW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFNSTSW()">emitFNSTSW</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFPREM()">emitFPREM</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_Abs(org.vmmagic.unboxed.Address)">emitFRSTOR_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFRSTOR_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFRSTOR_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitFRSTOR_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFRSTOR_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFRSTOR_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_Abs(org.vmmagic.unboxed.Address)">emitFSAVE_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFSAVE_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSAVE_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitFSAVE_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSAVE_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSAVE_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFST_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFST_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_Abs(org.vmmagic.unboxed.Address)">emitFSTCW_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFSTCW_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSTCW_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitFSTCW_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTCW_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSTCW_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSTP_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSTP_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFSUB_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFSUB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSUB_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFSUB_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFSUB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUB_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFSUB_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFSUB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUB_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUB_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSUBP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFSUBR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.vmmagic.unboxed.Address)">emitFSUBR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSUBR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFSUBR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitFSUBR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUBR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUBR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFSUBR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitFSUBR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUBR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBR_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitFSUBR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFSUBRP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFSUBRP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFUCOMI_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFUCOMI_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFUCOMIP_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFUCOMIP_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFUCOMPP()">emitFUCOMPP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitFXCH_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.FPR,%20org.jikesrvm.ia32.RegisterConstants.FPR)">emitFXCH_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitIDIV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitIDIV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIDIV_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIDIV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitIDIV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitIDIV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIDIV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIDIV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIDIV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIDIV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIDIV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIDIV_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIDIV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitIMUL1_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitIMUL1_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL1_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL1_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitIMUL1_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitIMUL1_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL1_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL1_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL1_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL1_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL1_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL1_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL1_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitIMUL2_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitIMUL2_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitIMUL2_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitIMUL2_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL2_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL2_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitIMUL2_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitIMUL2_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL2_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL2_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL2_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitIMUL2_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL2_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitIMUL2_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitIMUL2_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs_Byte(org.vmmagic.unboxed.Address)">emitINC_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs_Quad(org.vmmagic.unboxed.Address)">emitINC_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs_Word(org.vmmagic.unboxed.Address)">emitINC_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Abs(org.vmmagic.unboxed.Address)">emitINC_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitINC_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitINC_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitINC_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitINC_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitINC_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINC_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitINC_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitINT_Imm(int)">emitINT_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJCC_Cond_Imm(byte,%20int)">emitJCC_Cond_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJCC_Cond_ImmOrLabel(byte,%20int,%20int)">emitJCC_Cond_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJCC_Cond_Label(byte,%20int)">emitJCC_Cond_Label</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Abs(org.vmmagic.unboxed.Address)">emitJMP_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Imm(int)">emitJMP_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_ImmOrLabel(int,%20int)">emitJMP_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Label(int)">emitJMP_Label</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitJMP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitJMP_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitJMP_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitJMP_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitJMP_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitJMP_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitLEA_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitLEA_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitLEA_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitLEA_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitLEA_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitLEA_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitLEA_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitLEA_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitLEA_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLEA_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitLEA_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitLockNextInstruction()">emitLockNextInstruction</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMETHODSTART_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitMETHODSTART_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMFENCE()">emitMFENCE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitMOV_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitMOV_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitMOV_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitMOV_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOV_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOV_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOV_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOV_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20long)">emitMOV_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitMOV_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOV_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitMOV_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitMOV_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitMOV_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitMOV_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitMOV_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOV_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOV_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.MM,%20org.vmmagic.unboxed.Address)">emitMOVD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMOVD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVD_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMOVLPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVLPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVLPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVLPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVLPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPD_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMOVLPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVLPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVLPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVLPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVLPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVLPS_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVLPS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVQ_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVQ_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.MM,%20org.vmmagic.unboxed.Address)">emitMOVQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMOVQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVQ_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVQ_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVQ_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVQ_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVQ_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVQ_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitMOVQ_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVQ_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVQ_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSD_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMOVSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSD_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSD_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSD_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSD_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSD_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSS_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMOVSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSS_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSS_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSS_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSS_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMOVSS_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVSX_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVSX_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSX_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSX_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVSX_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVSX_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSX_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSX_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSX_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSX_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSX_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSX_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSX_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVSXQ_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVSXQ_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSXQ_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSXQ_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVSXQ_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVSXQ_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSXQ_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSXQ_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSXQ_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVSXQ_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSXQ_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVSXQ_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVSXQ_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVZX_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVZX_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZX_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZX_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVZX_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVZX_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZX_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZX_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZX_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZX_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZX_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZX_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZX_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVZXQ_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMOVZXQ_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZXQ_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZXQ_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVZXQ_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMOVZXQ_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZXQ_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZXQ_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZXQ_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMOVZXQ_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZXQ_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMOVZXQ_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMOVZXQ_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMUL_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitMUL_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMUL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMUL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMUL_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMUL_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMUL_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMUL_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMUL_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMUL_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMUL_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMUL_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMUL_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMULSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMULSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMULSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMULSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMULSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMULSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitMULSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitMULSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitMULSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMULSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitMULSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitMULSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitMULSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs_Byte(org.vmmagic.unboxed.Address)">emitNEG_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs_Quad(org.vmmagic.unboxed.Address)">emitNEG_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs_Word(org.vmmagic.unboxed.Address)">emitNEG_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Abs(org.vmmagic.unboxed.Address)">emitNEG_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNEG_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNEG_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNEG_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNEG_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNEG_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNEG_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNEG_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOP(int)">emitNOP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs_Byte(org.vmmagic.unboxed.Address)">emitNOT_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs_Quad(org.vmmagic.unboxed.Address)">emitNOT_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs_Word(org.vmmagic.unboxed.Address)">emitNOT_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Abs(org.vmmagic.unboxed.Address)">emitNOT_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNOT_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNOT_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNOT_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitNOT_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitNOT_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitNOT_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitNOT_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOFFSET_Imm_ImmOrLabel(int,%20int,%20int)">emitOFFSET_Imm_ImmOrLabel</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitOR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitOR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitOR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitOR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitOR_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitOR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitOR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitOR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitOR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitOR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitOR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitOR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitOR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitORPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitORPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitORPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitORPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitORPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitORPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitORPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitORPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitORPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitORPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitORPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitORPS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitORPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPatchPoint()">emitPatchPoint</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPAUSE()">emitPAUSE</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_Abs(org.vmmagic.unboxed.Address)">emitPOP_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitPOP_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitPOP_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPOP_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitPOP_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPOP_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPOP_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPREFETCHNTA_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitPREFETCHNTA_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.MM,%20org.vmmagic.unboxed.Address)">emitPSLLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitPSLLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitPSLLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitPSLLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitPSLLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitPSLLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSLLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSLLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitPSLLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitPSLLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSLLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSLLQ_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSLLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.MM,%20org.vmmagic.unboxed.Address)">emitPSRLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitPSRLQ_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.MM)">emitPSRLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitPSRLQ_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitPSRLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitPSRLQ_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSRLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSRLQ_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitPSRLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitPSRLQ_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.MM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSRLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPSRLQ_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPSRLQ_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_Abs(org.vmmagic.unboxed.Address)">emitPUSH_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_Imm(int)">emitPUSH_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_Reg(org.jikesrvm.ia32.RegisterConstants.GPR)">emitPUSH_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitPUSH_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPUSH_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR)">emitPUSH_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitPUSH_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitPUSH_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitRCL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitRCL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitRCL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitRCL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCL_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitRCR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitRCR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitRCR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitRCR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitRCR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitRCR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRCR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitRCR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRDTSC()">emitRDTSC</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRET_Imm(int)">emitRET_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitRET()">emitRET</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitROL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitROL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitROL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitROL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROL_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitROR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitROR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitROR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitROR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitROR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitROR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitROR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitROR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAHF()">emitSAHF</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitSAL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitSAL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitSAL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitSAL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAL_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitSAR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitSAR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitSAR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitSAR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSAR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSAR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSAR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSAR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitSBB_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitSBB_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitSBB_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitSBB_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSBB_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSBB_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSBB_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSBB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSBB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSBB_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSBB_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSBB_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSBB_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_Abs_Byte(byte,%20org.vmmagic.unboxed.Address)">emitSET_Cond_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_Reg_Byte(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSET_Cond_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegDisp_Byte(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSET_Cond_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegIdx_Byte(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSET_Cond_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegInd_Byte(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSET_Cond_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSET_Cond_RegOff_Byte(byte,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSET_Cond_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitSHL_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitSHL_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitSHL_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitSHL_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHL_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHL_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHL_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHL_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Imm_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_Abs_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Imm(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_Abs_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_Abs_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Abs_Reg_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_Abs_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_Reg_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_Reg_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_Reg_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_Reg_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_Reg_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegDisp_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegDisp_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegDisp_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegDisp_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegDisp_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegIdx_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegIdx_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegIdx_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegIdx_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegIdx_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegInd_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegInd_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegInd_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegInd_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegInd_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegOff_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHLD_RegOff_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegOff_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHLD_RegOff_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHLD_RegOff_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitSHR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitSHR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitSHR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitSHR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSHR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Imm_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_Abs_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Imm(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_Abs_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_Abs_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Abs_Reg_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_Abs_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_Reg_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_Reg_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_Reg_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_Reg_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_Reg_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegDisp_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegDisp_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegDisp_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegDisp_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegDisp_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegIdx_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegIdx_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegIdx_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegIdx_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegIdx_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegInd_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegInd_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegInd_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegInd_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegInd_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegOff_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSHRD_RegOff_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegOff_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSHRD_RegOff_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSHRD_RegOff_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitSQRTSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitSQRTSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSQRTSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSQRTSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSQRTSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSQRTSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitSQRTSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitSQRTSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSQRTSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSQRTSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSQRTSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSQRTSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSQRTSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitSUB_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitSUB_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitSUB_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitSUB_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSUB_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSUB_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSUB_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitSUB_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUB_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitSUB_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitSUB_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUB_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUB_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitSUBSD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitSUBSD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSUBSD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUBSD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUBSD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUBSD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitSUBSS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitSUBSS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitSUBSS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUBSS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitSUBSS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitSUBSS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitSUBSS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitTEST_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitTEST_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitTEST_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitTEST_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitTEST_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitTEST_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitTEST_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitTEST_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitUCOMISD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitUCOMISD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitUCOMISD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitUCOMISD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitUCOMISD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitUCOMISD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitUCOMISS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitUCOMISS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitUCOMISS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitUCOMISS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitUCOMISS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitUCOMISS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitUCOMISS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm_Byte(org.vmmagic.unboxed.Address,%20int)">emitXOR_Abs_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm_Quad(org.vmmagic.unboxed.Address,%20int)">emitXOR_Abs_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm_Word(org.vmmagic.unboxed.Address,%20int)">emitXOR_Abs_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Imm(org.vmmagic.unboxed.Address,%20int)">emitXOR_Abs_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg_Byte(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Abs_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg_Quad(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Abs_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg_Word(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Abs_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Abs_Reg(org.vmmagic.unboxed.Address,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Abs_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitXOR_Reg_Abs_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitXOR_Reg_Abs_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitXOR_Reg_Abs_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Address)">emitXOR_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_Reg_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_Reg_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_Reg_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_Reg_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegDisp_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegDisp_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegDisp_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegIdx_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegIdx_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegIdx_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_RegInd_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_RegInd_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_RegInd_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegOff_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegOff_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegOff_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXOR_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegDisp_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegDisp_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegDisp_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegDisp_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegDisp_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegDisp_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegDisp_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegDisp_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegDisp_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegIdx_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegIdx_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegIdx_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegIdx_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegIdx_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegIdx_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegIdx_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegIdx_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegIdx_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_RegInd_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_RegInd_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_RegInd_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20int)">emitXOR_RegInd_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegInd_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegInd_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegInd_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegInd_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegInd_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegOff_Imm_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegOff_Imm_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegOff_Imm_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Imm(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20int)">emitXOR_RegOff_Imm</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg_Byte(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegOff_Reg_Byte</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg_Quad(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegOff_Reg_Quad</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg_Word(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegOff_Reg_Word</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXOR_RegOff_Reg(org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXOR_RegOff_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitXORPD_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitXORPD_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitXORPD_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXORPD_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXORPD_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPD_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXORPD_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_Abs(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.vmmagic.unboxed.Address)">emitXORPS_Reg_Abs</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_Reg(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.XMM)">emitXORPS_Reg_Reg</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegDisp(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.vmmagic.unboxed.Offset)">emitXORPS_Reg_RegDisp</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegIdx(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXORPS_Reg_RegIdx</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegInd(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR)">emitXORPS_Reg_RegInd</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#emitXORPS_Reg_RegOff(org.jikesrvm.ia32.RegisterConstants.XMM,%20org.jikesrvm.ia32.RegisterConstants.GPR,%20short,%20org.vmmagic.unboxed.Offset)">emitXORPS_Reg_RegOff</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#finalizeMachineCode(int[])">finalizeMachineCode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#fits(org.vmmagic.unboxed.Address,%20int)">fits</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#fits(int,%20int)">fits</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#fits(org.vmmagic.unboxed.Offset,%20int)">fits</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#fits(org.vmmagic.unboxed.Word,%20int)">fits</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#flipCode(byte)">flipCode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardJcc(byte)">forwardJcc</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#forwardJMP()">forwardJMP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generateLoadReturnAddress(int)">generateLoadReturnAddress</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#generatePendingJMP(int)">generatePendingJMP</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#getMachineCodeIndex()">getMachineCodeIndex</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#getMachineCodes()">getMachineCodes</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBranchBytecode(int,%20java.lang.String,%20int,%20int)">noteBranchBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBytecode(int,%20java.lang.String)">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBytecode(int,%20java.lang.String,%20int)">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBytecode(int,%20java.lang.String,%20int,%20int)">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBytecode(int,%20java.lang.String,%20long)">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteBytecode(int,%20java.lang.String,%20java.lang.Object)">noteBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteLookupswitchBytecode(int,%20int,%20int)">noteLookupswitchBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#noteTableswitchBytecode(int,%20int,%20int,%20int)">noteTableswitchBytecode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchCode(org.jikesrvm.ArchitectureSpecific.CodeArray,%20int,%20int)">patchCode</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchConditionalBranch(int)">patchConditionalBranch</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchLoadReturnAddress(int)">patchLoadReturnAddress</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchShortBranch(int)">patchShortBranch</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchSwitchCase(int)">patchSwitchCase</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchSwitchTableDisplacement(int)">patchSwitchTableDisplacement</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#patchUnconditionalBranch(int)">patchUnconditionalBranch</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#resolveForwardReferences(int)">resolveForwardReferences</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#setMachineCodes(int,%20byte)">setMachineCodes</a>, <a href="../../../../../../org/jikesrvm/compilers/common/assembler/ia32/Assembler.html#writeLastInstruction(int)">writeLastInstruction</a></code></li>
</ul>
<ul class="blockList">
<li class="blockList"><a name="methods_inherited_from_class_java.lang.Object">
<!--   -->
</a>
<h3>Methods inherited from class&nbsp;java.lang.<a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true" title="class or interface in java.lang">Object</a></h3>
<code><a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#clone()" title="class or interface in java.lang">clone</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#equals(java.lang.Object)" title="class or interface in java.lang">equals</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#finalize()" title="class or interface in java.lang">finalize</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#getClass()" title="class or interface in java.lang">getClass</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#hashCode()" title="class or interface in java.lang">hashCode</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#notify()" title="class or interface in java.lang">notify</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#notifyAll()" title="class or interface in java.lang">notifyAll</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#toString()" title="class or interface in java.lang">toString</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#wait()" title="class or interface in java.lang">wait</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#wait(long)" title="class or interface in java.lang">wait</a>, <a href="http://java.sun.com/j2se/1.5.0/docs/api/java/lang/Object.html?is-external=true#wait(long,%20int)" title="class or interface in java.lang">wait</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="details">
<ul class="blockList">
<li class="blockList">
<!-- ============ FIELD DETAIL =========== -->
<ul class="blockList">
<li class="blockList"><a name="field_detail">
<!--   -->
</a>
<h3>Field Detail</h3>
<a name="instructionCount">
<!--   -->
</a>
<ul class="blockListLast">
<li class="blockList">
<h4>instructionCount</h4>
<pre>private&nbsp;int <a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17237">instructionCount</a></pre>
<div class="block">The number of instructions emitted so far</div>
</li>
</ul>
</li>
</ul>
<!-- ========= CONSTRUCTOR DETAIL ======== -->
<ul class="blockList">
<li class="blockList"><a name="constructor_detail">
<!--   -->
</a>
<h3>Constructor Detail</h3>
<a name="AssemblerOpt(int, boolean, org.jikesrvm.compilers.opt.ir.IR)">
<!--   -->
</a>
<ul class="blockListLast">
<li class="blockList">
<h4>AssemblerOpt</h4>
<pre>public&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.26">AssemblerOpt</a>(int&nbsp;bcSize,
            boolean&nbsp;print,
            <a href="../../../../../../org/jikesrvm/compilers/opt/ir/IR.html" title="class in org.jikesrvm.compilers.opt.ir">IR</a>&nbsp;ir)</pre>
<dl><dt><span class="strong">See Also:</span></dt><dd><a href="../../../../../../org/jikesrvm/ArchitectureSpecific.Assembler.html" title="class in org.jikesrvm"><code>ArchitectureSpecific.Assembler</code></a></dd></dl>
</li>
</ul>
</li>
</ul>
<!-- ============ METHOD DETAIL ========== -->
<ul class="blockList">
<li class="blockList"><a name="method_detail">
<!--   -->
</a>
<h3>Method Detail</h3>
<a name="doSHR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.37">doSHR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFSUBRP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUBRP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.419">doFSUBRP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBRP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPXCHG(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPXCHG</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.434">doCMPXCHG</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange instruction
 and has a CMPXCHG operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doBTC(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBTC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.538">doBTC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTC operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFST(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFST</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.636">doFST</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FST operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doROR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doROR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.732">doROR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPEQSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPEQSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1114">doCMPEQSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPNLESD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLESD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1169">doCMPNLESD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSHL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1224">doSHL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SHL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1606">doFLD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FLD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLD1(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLD1</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1702">doFLD1</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLD1 operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFADDP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFADDP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1715">doFADDP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADDP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFCOMIP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCOMIP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1730">doFCOMIP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMIP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFIADD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIADD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1745">doFIADD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIADD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFINIT(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFINIT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1833">doFINIT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FINIT operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doNOT(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doNOT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1844">doNOT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NOT operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPEQSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPEQSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.1999">doCMPEQSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPEQSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFNINIT(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFNINIT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2054">doFNINIT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a FNINIT operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doROL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doROL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2065">doROL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ROL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2447">doMOV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doADDSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADDSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.2959">doADDSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doANDNPD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDNPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3014">doANDNPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPLTSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLTSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3069">doCMPLTSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doINC(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doINC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3124">doINC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a INC operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doRET(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRET</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3279">doRET</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Return instruction
 and has a RET operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSAL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSAL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3296">doSAL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFADD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFADD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3678">doFADD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FADD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doPOP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPOP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3774">doPOP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a POP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doADDSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADDSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3817">doADDSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADDSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doANDPD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3872">doANDPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFMULP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFMULP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3927">doFMULP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMULP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVSXQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSXQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.3942">doMOVSXQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSXQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doANDNPS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDNPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4052">doANDNPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDNPS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSI2SDQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSI2SDQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4107">doCVTSI2SDQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SDQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSS2SD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSS2SD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4168">doCVTSS2SD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFCOMI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCOMI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4223">doFCOMI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FCOMI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSS2SI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSS2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4238">doCVTSS2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSS2SI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doANDPS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doANDPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4342">doANDPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ANDPS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPNLTSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLTSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4397">doCMPNLTSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSI2SS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSI2SS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4452">doCVTSI2SS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPNESS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNESS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4556">doCMPNESS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSBB(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSBB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.4611">doSBB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SBB operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFISTP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFISTP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5138">doFISTP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FISTP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFSUB(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5267">doFSUB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUB operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doXORPS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doXORPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5363">doXORPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFUCOMI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFUCOMI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5418">doFUCOMI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDL2T(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDL2T</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5433">doFLDL2T</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2T operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCDQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCDQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5446">doCDQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMFENCE(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMFENCE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5457">doMFENCE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a MFENCE operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSUBSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSUBSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5468">doSUBSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSHLD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHLD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5523">doSHLD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHLD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFISUBR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFISUBR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5761">doFISUBR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUBR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPNLTSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLTSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5849">doCMPNLTSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLTSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSQRTSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSQRTSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5904">doSQRTSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFDIV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.5959">doFDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPNESD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNESD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6055">doCMPNESD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNESD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFISUB(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFISUB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6110">doFISUB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FISUB operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doINT(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doINT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6198">doINT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Trap instruction
 and has a INT operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doXORPD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doXORPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6211">doXORPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XORPD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSAR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSAR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6266">doSAR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SAR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSI2SD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSI2SD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6648">doCVTSI2SD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSI2SD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCDO(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCDO</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6703">doCDO</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDO operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFSTP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSTP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6714">doFSTP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FSTP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDL2E(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDL2E</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6810">doFLDL2E</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDL2E operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doORPD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doORPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6823">doORPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMUL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMUL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6878">doMUL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a MUL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doPUSH(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPUSH</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.6982">doPUSH</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a PUSH operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFILD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFILD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7031">doFILD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FILD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMETHODSTART(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMETHODSTART</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7160">doMETHODSTART</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a METHODSTART operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFSTCW(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSTCW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7173">doFSTCW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FSTCW operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFIMUL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIMUL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7210">doFIMUL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIMUL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMULSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMULSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7298">doMULSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doPSRLQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPSRLQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7353">doPSRLQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSRLQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFCHS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCHS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7451">doFCHS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a FCHS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVLPD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVLPD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7462">doMOVLPD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDZ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDZ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7552">doFLDZ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDZ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTTSD2SIQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTTSD2SIQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7565">doCVTTSD2SIQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SIQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doPAUSE(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPAUSE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7626">doPAUSE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Empty instruction
 and has a PAUSE operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doORPS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doORPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7637">doORPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ORPS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doOR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doOR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.7692">doOR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a OR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.8219">doCMP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a CMP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDLN2(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDLN2</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.8746">doFLDLN2</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLN2 operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doBTS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBTS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.8759">doBTS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doTEST(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doTEST</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.8857">doTEST</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a TEST operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVLPS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVLPS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9239">doMOVLPS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVLPS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doBTR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBTR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9329">doBTR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BTR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPLESS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLESS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9427">doCMPLESS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCALL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCALL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9482">doCALL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Call instruction
 and has a CALL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFIST(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIST</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9543">doFIST</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a FIST operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doBSWAP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBSWAP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9631">doBSWAP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a BSWAP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSD2SI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSD2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9651">doCVTSD2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPUNORDSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPUNORDSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9706">doCMPUNORDSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPLESD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLESD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9761">doCMPLESD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLESD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDCW(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDCW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9816">doFLDCW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FLDCW operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doRDTSC(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRDTSC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9853">doRDTSC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_RDTSC instruction
 and has a RDTSC operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFXCH(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFXCH</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9864">doFXCH</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_XChng instruction
 and has a FXCH operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFSUBR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUBR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9879">doFSUBR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doDEC(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDEC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.9975">doDEC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a DEC operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSD2SS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSD2SS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10130">doCVTSD2SS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doIMUL1(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doIMUL1</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10185">doIMUL1</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Multiply instruction
 and has a IMUL1 operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doIMUL2(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doIMUL2</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10289">doIMUL2</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a IMUL2 operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFRSTOR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFRSTOR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10409">doFRSTOR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FRSTOR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFDIVP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIVP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10446">doFDIVP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMULSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMULSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10461">doMULSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a MULSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFDIVR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIVR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10516">doFDIVR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFUCOMIP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFUCOMIP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10612">doFUCOMIP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a FUCOMIP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFSUBP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFSUBP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10627">doFSUBP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FSUBP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doRCL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRCL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.10642">doRCL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSUB(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSUB</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11024">doSUB</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUB operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDLG2(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDLG2</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11551">doFLDLG2</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDLG2 operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFMUL(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFMUL</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11564">doFMUL</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FMUL operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doAND(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doAND</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.11660">doAND</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a AND operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doIDIV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doIDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12187">doIDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a IDIV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSHRD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSHRD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12291">doSHRD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_DoubleShift instruction
 and has a SHRD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFDIVRP(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFDIVRP</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12529">doFDIVRP</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FDIVRP operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFNSAVE(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFNSAVE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12544">doFNSAVE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_FSave instruction
 and has a FNSAVE operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPLTSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPLTSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12581">doCMPLTSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPLTSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doOFFSET(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doOFFSET</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12636">doOFFSET</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CaseLabel instruction
 and has a OFFSET operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFNSTCW(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFNSTCW</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12651">doFNSTCW</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryNoRes instruction
 and has a FNSTCW operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFIDIVR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIDIVR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12688">doFIDIVR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIVR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPXCHG8B(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPXCHG8B</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12776">doCMPXCHG8B</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CompareExchange8B instruction
 and has a CMPXCHG8B operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVZXQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVZXQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12807">doMOVZXQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZXQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSQRTSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSQRTSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12917">doSQRTSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a SQRTSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPUNORDSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPUNORDSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.12972">doCMPUNORDSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPUNORDSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doPSLLQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPSLLQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13027">doPSLLQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a PSLLQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSUBSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSUBSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13125">doSUBSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a SUBSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVZX(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVZX</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13180">doMOVZX</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVZX operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFIDIV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFIDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13290">doFIDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FIDIV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doADC(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADC</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13378">doADC</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADC operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doADD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doADD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.13905">doADD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a ADD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTTSD2SI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTTSD2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14432">doCVTTSD2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSD2SI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCDQE(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCDQE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14487">doCDQE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_ConvertDW2QW instruction
 and has a CDQE operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFLDPI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFLDPI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14498">doFLDPI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FLDPI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doUCOMISD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doUCOMISD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14511">doUCOMISD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doXOR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doXOR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.14566">doXOR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a XOR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVSX(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSX</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15093">doMOVSX</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a MOVSX operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFCMOV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFCMOV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15203">doFCMOV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a FCMOV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPORDSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPORDSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15220">doCMPORDSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doBT(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doBT</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15275">doBT</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Test instruction
 and has a BT operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15373">doMOVSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFPREM(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFPREM</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15463">doFPREM</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a FPREM operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTTSS2SI(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTTSS2SI</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15474">doCVTTSS2SI</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTTSS2SI operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPORDSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPORDSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15578">doCMPORDSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPORDSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doSET(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doSET</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15633">doSET</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Set instruction
 and has a SET operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doUCOMISS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doUCOMISS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15695">doUCOMISS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Compare instruction
 and has a UCOMISS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15750">doMOVSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doPREFETCHNTA(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doPREFETCHNTA</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15840">doPREFETCHNTA</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CacheOp instruction
 and has a PREFETCHNTA operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCVTSD2SIQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCVTSD2SIQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15853">doCVTSD2SIQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Unary instruction
 and has a CVTSD2SIQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVQ(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVQ</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.15914">doMOVQ</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVQ operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doDIVSS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDIVSS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16083">doDIVSS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doMOVD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doMOVD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16138">doMOVD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Move instruction
 and has a MOVD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doNEG(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doNEG</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16322">doNEG</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_UnaryAcc instruction
 and has a NEG operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doLEA(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doLEA</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16477">doLEA</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Lea instruction
 and has a LEA operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doRCR(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doRCR</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16565">doRCR</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a RCR operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doFFREE(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doFFREE</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16947">doFFREE</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Nullary instruction
 and has a FFREE operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doDIVSD(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDIVSD</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.16960">doDIVSD</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a DIVSD operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMOV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMOV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17015">doCMOV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_CondMove instruction
 and has a CMOV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doDIV(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doDIV</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17082">doDIV</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_Divide instruction
 and has a DIV operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doCMPNLESS(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockList">
<li class="blockList">
<h4>doCMPNLESS</h4>
<pre>private&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17186">doCMPNLESS</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Emit the given instruction, assuming that
 it is a MIR_BinaryAcc instruction
 and has a CMPNLESS operator</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
<a name="doInst(org.jikesrvm.compilers.opt.ir.Instruction)">
<!--   -->
</a>
<ul class="blockListLast">
<li class="blockList">
<h4>doInst</h4>
<pre>public&nbsp;void&nbsp;<a href="../../../../../../src-html/org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html#line.17244">doInst</a>(<a href="../../../../../../org/jikesrvm/compilers/opt/ir/Instruction.html" title="class in org.jikesrvm.compilers.opt.ir">Instruction</a>&nbsp;inst)</pre>
<div class="block">Assemble the given instruction</div>
<dl><dt><span class="strong">Parameters:</span></dt><dd><code>inst</code> - the instruction to assemble</dd></dl>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>
<!-- ========= END OF CLASS DATA ========= -->
<!-- ======= START OF BOTTOM NAVBAR ====== -->
<div class="bottomNav"><a name="navbar_bottom">
<!--   -->
</a><a href="#skip-navbar_bottom" title="Skip navigation links"></a><a name="navbar_bottom_firstrow">
<!--   -->
</a>
<ul class="navList" title="Navigation">
<li><a href="../../../../../../overview-summary.html">Overview</a></li>
<li><a href="package-summary.html">Package</a></li>
<li class="navBarCell1Rev">Class</li>
<li><a href="class-use/AssemblerOpt.html">Use</a></li>
<li><a href="package-tree.html">Tree</a></li>
<li><a href="../../../../../../deprecated-list.html">Deprecated</a></li>
<li><a href="../../../../../../index-all.html">Index</a></li>
<li><a href="../../../../../../help-doc.html">Help</a></li>
</ul>
</div>
<div class="subNav">
<ul class="navList">
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerBase.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="strong">Prev Class</span></a></li>
<li><a href="../../../../../../org/jikesrvm/compilers/opt/mir2mc/ia32/FinalMIRExpansion.html" title="class in org.jikesrvm.compilers.opt.mir2mc.ia32"><span class="strong">Next Class</span></a></li>
</ul>
<ul class="navList">
<li><a href="../../../../../../index.html?org/jikesrvm/compilers/opt/mir2mc/ia32/AssemblerOpt.html" target="_top">Frames</a></li>
<li><a href="AssemblerOpt.html" target="_top">No Frames</a></li>
</ul>
<ul class="navList" id="allclasses_navbar_bottom">
<li><a href="../../../../../../allclasses-noframe.html">All Classes</a></li>
</ul>
<div>
<script type="text/javascript"><!--
  allClassesLink = document.getElementById("allclasses_navbar_bottom");
  if(window==top) {
    allClassesLink.style.display = "block";
  }
  else {
    allClassesLink.style.display = "none";
  }
  //-->
</script>
</div>
<div>
<ul class="subNavList">
<li>Summary:&nbsp;</li>
<li>Nested&nbsp;|&nbsp;</li>
<li><a href="#field_summary">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor_summary">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method_summary">Method</a></li>
</ul>
<ul class="subNavList">
<li>Detail:&nbsp;</li>
<li><a href="#field_detail">Field</a>&nbsp;|&nbsp;</li>
<li><a href="#constructor_detail">Constr</a>&nbsp;|&nbsp;</li>
<li><a href="#method_detail">Method</a></li>
</ul>
</div>
<a name="skip-navbar_bottom">
<!--   -->
</a></div>
<!-- ======== END OF BOTTOM NAVBAR ======= -->
</body>
</html>
