

================================================================
== Vitis HLS Report for 'circular_shift_reg'
================================================================
* Date:           Sat Jun  1 16:39:23 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        w71
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   78|   78|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_circular_shift_reg_Pipeline_WRITE_fu_134  |circular_shift_reg_Pipeline_WRITE  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       65|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|     -|      898|     1096|    0|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      395|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       17|     0|     1056|     1556|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_circular_shift_reg_Pipeline_WRITE_fu_134  |circular_shift_reg_Pipeline_WRITE  |        0|   0|  134|   75|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|   0|  151|  234|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |       16|   0|  613|  787|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |       16|   0|  898| 1096|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_mem_U  |regs_mem_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     4|   32|     1|          128|
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                           |        1|  0|   0|    0|     4|   32|     1|          128|
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_181_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln885_fu_151_p2    |         +|   0|  0|  24|          17|           1|
    |icmp_ln1064_fu_157_p2  |      icmp|   0|  0|  13|          17|           3|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln29_fu_163_p3  |    select|   0|  0|  17|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  65|          38|           8|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  331|         73|    1|         73|
    |ap_done            |    9|          2|    1|          2|
    |gmem_blk_n_AW      |    9|          2|    1|          2|
    |gmem_blk_n_B       |    9|          2|    1|          2|
    |gmem_blk_n_W       |    9|          2|    1|          2|
    |regs_mem_address0  |   14|          3|    2|          6|
    |regs_mem_ce0       |   14|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  395|         87|    8|         90|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln70_reg_222                                           |   2|   0|    2|          0|
    |ap_CS_fsm                                                  |  72|   0|   72|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_rst_n_inv                                               |   1|   0|    1|          0|
    |ap_rst_reg_1                                               |   1|   0|    1|          0|
    |ap_rst_reg_2                                               |   1|   0|    1|          0|
    |grp_circular_shift_reg_Pipeline_WRITE_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |regs_wptr_V                                                |  17|   0|   17|          0|
    |trunc_ln1_reg_227                                          |  60|   0|   60|          0|
    |trunc_ln70_reg_217                                         |   2|   0|    2|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 158|   0|  158|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  128|          m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   16|          m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  128|          m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

