

================================================================
== Vitis HLS Report for 'SineParamFinder'
================================================================
* Date:           Mon Feb 14 10:18:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        SineParamFinder
* Solution:       SineParamFinder (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.329 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    3|  65538|     none|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- loop    |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    191|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      66|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      66|    261|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_161_p2       |         +|   0|  0|  23|          16|           1|
    |ret_fu_247_p2            |         -|   0|  0|  20|          13|          13|
    |sub_ln1364_1_fu_287_p2   |         -|   0|  0|  19|           1|          12|
    |sub_ln1364_fu_261_p2     |         -|   0|  0|  20|           1|          13|
    |icmp_ln16_fu_167_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln878_fu_201_p2     |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln886_fu_195_p2     |      icmp|   0|  0|  12|          12|          12|
    |amplitude                |    select|   0|  0|  12|           1|          12|
    |min_val_V_1_fu_207_p3    |    select|   0|  0|  12|           1|          12|
    |min_val_V_2_fu_215_p3    |    select|   0|  0|  12|           1|          12|
    |offset_V_2_fu_231_p3     |    select|   0|  0|  20|           1|          20|
    |val_V_2_fu_223_p3        |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 191|          79|         150|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |i_reg_113                |   9|          2|   16|         32|
    |max_offset_V_reg_124     |   9|          2|   20|         40|
    |max_val_V_reg_137        |   9|          2|   12|         24|
    |min_val_V_reg_149        |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   62|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_113                |  16|   0|   16|          0|
    |icmp_ln16_reg_312        |   1|   0|    1|          0|
    |max_offset_V_reg_124     |  20|   0|   20|          0|
    |max_val_V_reg_137        |  12|   0|   12|          0|
    |min_val_V_reg_149        |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  66|   0|   66|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  SineParamFinder|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  SineParamFinder|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  SineParamFinder|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  SineParamFinder|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  SineParamFinder|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  SineParamFinder|  return value|
|n_samples         |   in|   16|     ap_none|        n_samples|        scalar|
|samples_address0  |  out|   10|   ap_memory|          samples|         array|
|samples_ce0       |  out|    1|   ap_memory|          samples|         array|
|samples_q0        |   in|   32|   ap_memory|          samples|         array|
|channel           |   in|    4|     ap_none|          channel|        scalar|
|amplitude         |  out|   12|      ap_vld|        amplitude|       pointer|
|amplitude_ap_vld  |  out|    1|      ap_vld|        amplitude|       pointer|
|offset            |  out|   20|      ap_vld|           offset|       pointer|
|offset_ap_vld     |  out|    1|      ap_vld|           offset|       pointer|
+------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %n_samples"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %n_samples, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %samples, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %samples, i64 666, i64 207, i64 4294967295"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %samples"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %channel"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %channel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %amplitude"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %amplitude, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i20 %offset"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %offset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_samples_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_samples" [../src/SineParamFinder.cpp:3]   --->   Operation 17 'read' 'n_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%br_ln16 = br void" [../src/SineParamFinder.cpp:16]   --->   Operation 18 'br' 'br_ln16' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i16 0, void %.lr.ph, i16 %add_ln16, void %.split_ifconv" [../src/SineParamFinder.cpp:16]   --->   Operation 19 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%max_offset_V = phi i20 0, void %.lr.ph, i20 %offset_V_2, void %.split_ifconv"   --->   Operation 20 'phi' 'max_offset_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_val_V = phi i12 0, void %.lr.ph, i12 %val_V_2, void %.split_ifconv"   --->   Operation 21 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%min_val_V = phi i12 4095, void %.lr.ph, i12 %min_val_V_2, void %.split_ifconv"   --->   Operation 22 'phi' 'min_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln16 = add i16 %i, i16 1" [../src/SineParamFinder.cpp:16]   --->   Operation 23 'add' 'add_ln16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln16 = icmp_eq  i16 %i, i16 %n_samples_read" [../src/SineParamFinder.cpp:16]   --->   Operation 25 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split_ifconv, void %._crit_edge.loopexit" [../src/SineParamFinder.cpp:16]   --->   Operation 27 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [../src/SineParamFinder.cpp:16]   --->   Operation 28 'zext' 'i_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%samples_addr = getelementptr i32 %samples, i64 0, i64 %i_cast" [../src/SineParamFinder.cpp:18]   --->   Operation 29 'getelementptr' 'samples_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%samples_load = load i10 %samples_addr" [../src/SineParamFinder.cpp:18]   --->   Operation 30 'load' 'samples_load' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.65>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/SineParamFinder.cpp:13]   --->   Operation 31 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.35ns)   --->   "%samples_load = load i10 %samples_addr" [../src/SineParamFinder.cpp:18]   --->   Operation 32 'load' 'samples_load' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%val_V = trunc i32 %samples_load"   --->   Operation 33 'trunc' 'val_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%offset_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %samples_load, i32 12, i32 23" [../src/SineParamFinder.cpp:19]   --->   Operation 34 'partselect' 'offset_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i12 %offset_V" [../src/SineParamFinder.cpp:19]   --->   Operation 35 'zext' 'zext_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln886 = icmp_ugt  i12 %val_V, i12 %max_val_V"   --->   Operation 36 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln16)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.86ns)   --->   "%icmp_ln878 = icmp_ult  i12 %val_V, i12 %min_val_V"   --->   Operation 37 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln16)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node min_val_V_2)   --->   "%min_val_V_1 = select i1 %icmp_ln878, i12 %val_V, i12 %min_val_V" [../src/SineParamFinder.cpp:26]   --->   Operation 38 'select' 'min_val_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.43ns) (out node of the LUT)   --->   "%min_val_V_2 = select i1 %icmp_ln886, i12 %min_val_V, i12 %min_val_V_1"   --->   Operation 39 'select' 'min_val_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.43ns)   --->   "%val_V_2 = select i1 %icmp_ln886, i12 %val_V, i12 %max_val_V"   --->   Operation 40 'select' 'val_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.43ns)   --->   "%offset_V_2 = select i1 %icmp_ln886, i20 %zext_ln19, i20 %max_offset_V"   --->   Operation 41 'select' 'offset_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.32>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %max_val_V"   --->   Operation 43 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %min_val_V"   --->   Operation 44 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.96ns)   --->   "%ret = sub i13 %zext_ln215, i13 %zext_ln215_1"   --->   Operation 45 'sub' 'ret' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %ret, i32 12"   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.97ns)   --->   "%sub_ln1364 = sub i13 0, i13 %ret"   --->   Operation 47 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1364_1 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %sub_ln1364, i32 1, i32 12"   --->   Operation 48 'partselect' 'trunc_ln1364_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1364_2 = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %ret, i32 1, i32 12"   --->   Operation 49 'partselect' 'trunc_ln1364_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.96ns)   --->   "%sub_ln1364_1 = sub i12 0, i12 %trunc_ln1364_1"   --->   Operation 50 'sub' 'sub_ln1364_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.43ns)   --->   "%select_ln1364 = select i1 %tmp, i12 %sub_ln1364_1, i12 %trunc_ln1364_2"   --->   Operation 51 'select' 'select_ln1364' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %amplitude, i12 %select_ln1364" [../src/SineParamFinder.cpp:39]   --->   Operation 52 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_auto.i20P0A, i20 %offset, i20 %max_offset_V" [../src/SineParamFinder.cpp:40]   --->   Operation 53 'write' 'write_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [../src/SineParamFinder.cpp:41]   --->   Operation 54 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_samples]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ channel]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ amplitude]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
n_samples_read    (read             ) [ 00110]
br_ln16           (br               ) [ 01110]
i                 (phi              ) [ 00100]
max_offset_V      (phi              ) [ 00111]
max_val_V         (phi              ) [ 00111]
min_val_V         (phi              ) [ 00111]
add_ln16          (add              ) [ 01110]
specpipeline_ln0  (specpipeline     ) [ 00000]
icmp_ln16         (icmp             ) [ 00110]
empty             (speclooptripcount) [ 00000]
br_ln16           (br               ) [ 00000]
i_cast            (zext             ) [ 00000]
samples_addr      (getelementptr    ) [ 00110]
specloopname_ln13 (specloopname     ) [ 00000]
samples_load      (load             ) [ 00000]
val_V             (trunc            ) [ 00000]
offset_V          (partselect       ) [ 00000]
zext_ln19         (zext             ) [ 00000]
icmp_ln886        (icmp             ) [ 00000]
icmp_ln878        (icmp             ) [ 00000]
min_val_V_1       (select           ) [ 00000]
min_val_V_2       (select           ) [ 01110]
val_V_2           (select           ) [ 01110]
offset_V_2        (select           ) [ 01110]
br_ln0            (br               ) [ 01110]
zext_ln215        (zext             ) [ 00000]
zext_ln215_1      (zext             ) [ 00000]
ret               (sub              ) [ 00000]
tmp               (bitselect        ) [ 00000]
sub_ln1364        (sub              ) [ 00000]
trunc_ln1364_1    (partselect       ) [ 00000]
trunc_ln1364_2    (partselect       ) [ 00000]
sub_ln1364_1      (sub              ) [ 00000]
select_ln1364     (select           ) [ 00000]
write_ln39        (write            ) [ 00000]
write_ln40        (write            ) [ 00000]
ret_ln41          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_samples">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_samples"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="samples">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="channel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="channel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="amplitude">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="amplitude"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i20P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="n_samples_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_samples_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln39_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln40_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="20" slack="0"/>
<pin id="96" dir="0" index="2" bw="20" slack="1"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="samples_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="samples_load/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="1"/>
<pin id="115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="max_offset_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="20" slack="1"/>
<pin id="126" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="max_offset_V (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="max_offset_V_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="20" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_offset_V/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="max_val_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="1"/>
<pin id="139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="max_val_V (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="max_val_V_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="12" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_val_V/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="min_val_V_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="1"/>
<pin id="151" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="min_val_V (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="min_val_V_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="12" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_val_V/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln16_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln16_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="val_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val_V/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="offset_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="0" index="3" bw="6" slack="0"/>
<pin id="186" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="offset_V/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln886_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln878_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="min_val_V_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="0"/>
<pin id="210" dir="0" index="2" bw="12" slack="1"/>
<pin id="211" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_V_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="min_val_V_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="1"/>
<pin id="218" dir="0" index="2" bw="12" slack="0"/>
<pin id="219" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_val_V_2/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="val_V_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="12" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="1"/>
<pin id="227" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="offset_V_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="20" slack="0"/>
<pin id="234" dir="0" index="2" bw="20" slack="1"/>
<pin id="235" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="offset_V_2/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln215_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="1"/>
<pin id="241" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln215_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="1"/>
<pin id="245" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ret_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="13" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_ln1364_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="13" slack="0"/>
<pin id="264" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln1364_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="13" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln1364_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="13" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="5" slack="0"/>
<pin id="282" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1364_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sub_ln1364_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="0"/>
<pin id="290" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln1364_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="12" slack="0"/>
<pin id="296" dir="0" index="2" bw="12" slack="0"/>
<pin id="297" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1364/4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="n_samples_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="1"/>
<pin id="304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_samples_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="add_ln16_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln16_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="316" class="1005" name="samples_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="samples_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="min_val_V_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="1"/>
<pin id="323" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="min_val_V_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="val_V_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="1"/>
<pin id="328" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_V_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="offset_V_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="20" slack="1"/>
<pin id="333" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="offset_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="76" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="78" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="135"><net_src comp="124" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="165"><net_src comp="117" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="117" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="117" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="180"><net_src comp="107" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="107" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="68" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="194"><net_src comp="181" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="177" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="137" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="177" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="149" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="177" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="149" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="195" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="149" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="207" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="195" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="177" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="137" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="195" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="191" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="124" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="137" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="149" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="239" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="247" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="74" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="283"><net_src comp="74" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="247" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="267" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="253" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="277" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="305"><net_src comp="80" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="310"><net_src comp="161" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="315"><net_src comp="167" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="100" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="324"><net_src comp="215" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="329"><net_src comp="223" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="334"><net_src comp="231" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: amplitude | {4 }
	Port: offset | {4 }
 - Input state : 
	Port: SineParamFinder : n_samples | {1 }
	Port: SineParamFinder : samples | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln16 : 1
		icmp_ln16 : 1
		br_ln16 : 2
		i_cast : 1
		samples_addr : 2
		samples_load : 3
	State 3
		val_V : 1
		offset_V : 1
		zext_ln19 : 2
		icmp_ln886 : 2
		icmp_ln878 : 2
		min_val_V_1 : 3
		min_val_V_2 : 4
		val_V_2 : 3
		offset_V_2 : 3
	State 4
		ret : 1
		tmp : 2
		sub_ln1364 : 2
		trunc_ln1364_1 : 3
		trunc_ln1364_2 : 2
		sub_ln1364_1 : 4
		select_ln1364 : 5
		write_ln39 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     min_val_V_1_fu_207    |    0    |    12   |
|          |     min_val_V_2_fu_215    |    0    |    12   |
|  select  |       val_V_2_fu_223      |    0    |    12   |
|          |     offset_V_2_fu_231     |    0    |    20   |
|          |    select_ln1364_fu_293   |    0    |    12   |
|----------|---------------------------|---------|---------|
|          |         ret_fu_247        |    0    |    19   |
|    sub   |     sub_ln1364_fu_261     |    0    |    20   |
|          |    sub_ln1364_1_fu_287    |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln16_fu_167     |    0    |    13   |
|   icmp   |     icmp_ln886_fu_195     |    0    |    12   |
|          |     icmp_ln878_fu_201     |    0    |    12   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln16_fu_161      |    0    |    23   |
|----------|---------------------------|---------|---------|
|   read   | n_samples_read_read_fu_80 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln39_write_fu_86  |    0    |    0    |
|          |   write_ln40_write_fu_93  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       i_cast_fu_172       |    0    |    0    |
|   zext   |      zext_ln19_fu_191     |    0    |    0    |
|          |     zext_ln215_fu_239     |    0    |    0    |
|          |    zext_ln215_1_fu_243    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        val_V_fu_177       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      offset_V_fu_181      |    0    |    0    |
|partselect|   trunc_ln1364_1_fu_267   |    0    |    0    |
|          |   trunc_ln1364_2_fu_277   |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_253        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   186   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln16_reg_307   |   16   |
|       i_reg_113      |   16   |
|   icmp_ln16_reg_312  |    1   |
| max_offset_V_reg_124 |   20   |
|   max_val_V_reg_137  |   12   |
|  min_val_V_2_reg_321 |   12   |
|   min_val_V_reg_149  |   12   |
|n_samples_read_reg_302|   16   |
|  offset_V_2_reg_331  |   20   |
| samples_addr_reg_316 |   10   |
|    val_V_2_reg_326   |   12   |
+----------------------+--------+
|         Total        |   147  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_107  |  p0  |   2  |  10  |   20   ||    9    |
| max_offset_V_reg_124 |  p0  |   2  |  20  |   40   ||    9    |
|   max_val_V_reg_137  |  p0  |   2  |  12  |   24   ||    9    |
|   min_val_V_reg_149  |  p0  |   2  |  12  |   24   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   108  ||  1.956  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   147  |   222  |
+-----------+--------+--------+--------+
