transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/tx.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SyncFIFO1.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/rx.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFileLoadSyn.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/LVDS_fpga.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FPGA1_TopNiosInterface.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_onchip_memory2_0.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_test_bench.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_tck.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0_cpu.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_nios2_gen2_0.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_jtag_uart_0.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_synchronizer.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_reset_controller.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_avalon_sc_fifo.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/LVDS_echo_FPGA1_qsys.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/db {/home/mohil/LVDS/LVDS_echo_FPGA1/db/tx_lvds_tx.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/db {/home/mohil/LVDS/LVDS_echo_FPGA1/db/rx_lvds_rx.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/SizedFIFO.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/RegFile_1port.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/module_outport_encoder.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/module_gen_grant_carry.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkTop_fpga1.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkSepRouterAllocator.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterOutputArbitersRoundRobin.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkRouterInputArbitersRoundRobin.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkOutPortFIFO.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_host.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_fpga1_4.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNodeTask_echo1.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkNetworkSimple1.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkIQRouterCoreSimple.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInterFPGA_LVDS.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkInputQueue.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/mkCnctBridge.v}
vlog -vlog01compat -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2 {/home/mohil/LVDS/LVDS_echo_FPGA1/src_files_2/FIFO2.v}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux_001.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_mux.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_rsp_demux.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_004.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_002.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router_001.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_router.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux_002.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_mux.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux_001.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_cmd_demux.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/LVDS_echo_FPGA1_qsys_irq_mapper.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_translator.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_slave_agent.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_translator.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_master_agent.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
vlog -sv -work work +incdir+/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules {/home/mohil/LVDS/LVDS_echo_FPGA1/LVDS_echo_FPGA1_qsys/synthesis/submodules/altera_merlin_arbitrator.sv}

