<pre>name: class_test_44
description: Test
should_fail: 0
tags: 6.15 8.3
files: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>
incdirs: 
top_module: 
rc: 10

%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:7: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:7: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:8: Define or directive not defined: `uvm_field_utils_begin
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:9: Define or directive not defined: `uvm_field_int
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:10: Define or directive not defined: `uvm_field_real
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:11: Define or directive not defined: `uvm_field_enum
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:12: Define or directive not defined: `uvm_field_object
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:13: Define or directive not defined: `uvm_field_event
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:14: Define or directive not defined: `uvm_field_string
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:15: Define or directive not defined: `uvm_field_array_int
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:16: Define or directive not defined: `uvm_field_sarray_int
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:17: Define or directive not defined: `uvm_field_aa_int_string
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:18: Define or directive not defined: `uvm_field_utils_end
%Error: <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>:19: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: Exiting due to 14 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../tests/generic/class/class_test_44.sv" target="file-frame">tests/generic/class/class_test_44.sv</a>
</pre>