// Seed: 3789752299
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri id_6,
    input uwire id_7,
    output tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    input uwire id_15,
    input wor id_16,
    output supply0 id_17,
    input wire id_18,
    input tri0 id_19,
    output wor id_20,
    output wand id_21,
    input tri0 id_22,
    output supply1 id_23
);
  always #1
    if (id_2) begin
      id_9 = 1;
    end else id_4 = 1;
  assign id_9 = id_0;
  wire id_25;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
    , id_11,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    input wand id_5,
    input wand id_6,
    output wor id_7,
    input uwire id_8,
    output wor id_9
);
  wor id_12 = 1;
  supply0 id_13, id_14, id_15, id_16;
  module_0(
      id_6,
      id_5,
      id_2,
      id_5,
      id_9,
      id_3,
      id_9,
      id_4,
      id_9,
      id_9,
      id_3,
      id_8,
      id_6,
      id_5,
      id_1,
      id_1,
      id_0,
      id_9,
      id_8,
      id_1,
      id_7,
      id_7,
      id_8,
      id_7
  );
  always @(id_12 - 1 or id_13);
endmodule
