Summary
======
Overall execution cycle = 24761209
Total execution cycles per core:
- Processor 0 = 21255394
- Processor 1 = 20613130
- Processor 2 = 24761209
- Processor 3 = 20847954
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 10825080
- Processor 1 = 10229854
- Processor 2 = 14330871
- Processor 3 = 10453050
======
Data cache miss rate for each core
- Processor 0 = 0.4131052568143259 (1031668/2497349)
- Processor 1 = 0.4128846465804821 (1028276/2490468)
- Processor 2 = 0.41605073141024695 (1043895/2509057)
- Processor 3 = 0.4129143267600885 (1033577/2503127)
======
Amount of Data traffic in bytes on the bus
= 257282
======
Number of invalidations or updates on the bus
= 29266
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 1961701, numSharedAccess = 535648
- Cache 1: numPrivateAccess = 1963762, numSharedAccess = 526706
- Cache 2: numPrivateAccess = 2044801, numSharedAccess = 464256
- Cache 3: numPrivateAccess = 1963365, numSharedAccess = 539762
======
Number of times each state is entered
- Cache 0: numO = 1
- Cache 1: numO = 0
- Cache 2: numO = 6
- Cache 3: numO = 5
