[["Scheduling and Binding Algorithms for High-Level Synthesis.", ["Pierre G. Paulin", "John P. Knight"], "https://doi.org/10.1145/74382.74383", 6], ["A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs.", ["Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/74382.74385", 6], ["Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers.", ["P. Sadayappan", "V. Visvanathan"], "https://doi.org/10.1145/74382.74386", 6], ["A Framework for Scheduling Multi-Rate Circuit Simulation.", ["Antony P.-C. Ng", "V. Visvanathan"], "https://doi.org/10.1145/74382.74387", 6], ["Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator.", ["Patrick Odent", "Luc J. M. Claesen", "Hugo De Man"], "https://doi.org/10.1145/74382.74388", 6], ["Template Style Considerations for Sea-of-Gates Layout Generation.", ["G. D. Adams", "Carlo H. Sequin"], "https://doi.org/10.1145/74382.74389", 6], ["Gate Matrix Layout Synthesis with Two-Dimensional Folding.", ["Ichiang Lin", "David Hung-Chang Du", "Steve H.-C. Yen"], "https://doi.org/10.1145/74382.74390", 6], ["Transistor Size Optimization in the Tailor Layout System.", ["David Marple"], "https://doi.org/10.1145/74382.74391", 6], ["VLSI Design Language Standardization Effort in Japan.", ["Osamu Karatsu"], "https://doi.org/10.1145/74382.74392", 6], ["Experience with ADAM Synthesis System.", ["Rajiv Jain", "Kayhan Kucukcakar", "Mitch J. Mlinar", "Alice C. Parker"], "https://doi.org/10.1145/74382.74393", 6], ["Architectural Partitioning for System Level Design.", ["Elizabeth D. Lagnese", "Donald E. Thomas"], "https://doi.org/10.1145/74382.74394", 6], ["Integrated Scheduling and Binding: A Synthesis Approach for Design Space Exploration.", ["M. Balakrishnan", "Peter Marwedel"], "https://doi.org/10.1145/74382.74395", 7], ["Automatic Production of Controller Specifications from Control and Timing Behavioral Descriptions.", ["S. Hayati", "A. Parker"], "https://doi.org/10.1145/74382.74396", 6], ["Characterization of Parallelism and Deadlocks in Distributed Digital Logic Simulation.", ["Larry Soule", "Anoop Gupta"], "https://doi.org/10.1145/74382.74397", 6], ["Scheduling High-Level Blocks for Functional Simulation.", ["Zhicheng Wang", "Peter M. Maurer"], "https://doi.org/10.1145/74382.74398", 4], ["Massively Parallel Switch-Level Simulation: A Feasibility Study.", ["Saul A. Kravitz", "Randal E. Bryant", "Rob A. Rutenbar"], "https://doi.org/10.1145/74382.74399", 7], ["Data Parallel Simulation Using Time-Warp on the Connection Machine.", ["Moon-Jung Chung", "Y. Chung"], "https://doi.org/10.1145/74382.74400", 6], ["LASSIE: Structure to Layout for Behavioral Synthesis Tools.", ["M. T. Trick", "Stephen W. Director"], "https://doi.org/10.1145/74382.74401", 6], ["Multi-Stack Optimization for Data-Path Chip (Microprocessor) Layout.", ["Wing K. Luk", "Alvar A. Dean"], "https://doi.org/10.1145/74382.74402", 6], ["Performance optimized floor planning by graph planarization.", ["B. Lokanathan", "Edwin Kinnen"], "https://doi.org/10.1145/74382.74403", 6], ["ORCA a Sea-of-Gates Place and Route System.", ["Mitsuru Igusa", "Mark Beardslee", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/74382.74404", 6], ["The Social Implications of Computerization: Making the Technology Humane.", ["Michael C. McFarland"], "https://doi.org/10.1145/74382.74405", 6], ["The MICON System for Computer Design.", ["William P. Birmingham", "Anurag P. Gupta", "Daniel P. Siewiorek"], "https://doi.org/10.1145/74382.74406", 6], ["GABRIEL: A Design Environment for Programmable DSPs.", ["Edward A. Lee", "E. Goei", "H. Heine", "W.-H. Ho", "Shuvra S. Bhattacharyya", "Jeffery C. Bier", "E. Guntvedt"], "https://doi.org/10.1145/74382.74407", 6], ["Automatic Synthesis of Microprogrammed Control Units from Behavioral Descriptions.", ["A. Kumar", "S. Kumar", "P. Kulshreshtha", "S. Ghose"], "https://doi.org/10.1145/74382.74408", 8], ["On Global Wire Ordering for Macro-Cell Routing.", ["P. Groenveld"], "https://doi.org/10.1145/74382.74409", 6], ["A New Approach to the Rectilinear Steiner Tree Problem.", ["Jan-Ming Ho", "Gopalakrishnan Vijayan", "C. K. Wong"], "https://doi.org/10.1145/74382.74410", 6], ["A New Heuristic for Single Row Routing Problems.", ["Naveed A. Sherwani", "Jitender S. Deogun"], "https://doi.org/10.1145/74382.74411", 6], ["IRSIM: An Incremental MOS Switch-Level Simulator.", ["A. Salz", "Mark Horowitz"], "https://doi.org/10.1145/74382.74412", 6], ["Automatic Generation of Behavioral Models from Switch-Level Descriptions.", ["David T. Blaauw", "Daniel G. Saab", "Robert B. Mueller-Thuns", "Jacob A. Abraham", "Joseph T. Rahmeh"], "https://doi.org/10.1145/74382.74413", 6], ["Locating Functional Errors in Logic Circuits.", ["K. A. Tamura"], "https://doi.org/10.1145/74382.74414", 7], ["CASE Environments for Design Automation.", ["Anthony I. Wasserman"], "https://doi.org/10.1145/74382.74415", 4], ["An Object Oriented Approach to CAD Tool Control within a Design Framework.", ["James Daniell", "Stephen W. Director"], "https://doi.org/10.1145/74382.74416", 6], ["DeBuMA: Description, Building and Management of Applications.", ["Claudia S. Frydman", "Norbert Giambiasi", "M. Gatumel", "P. Bayle"], "https://doi.org/10.1145/74382.74417", 6], ["Experience with D-BUS Architecture for a Design Automation Framework.", ["E. C. VanHorn", "Roy R. Rezac"], "https://doi.org/10.1145/74382.74418", 6], ["Multi-Level Logic Synthesis Using Communication Complexity.", ["TingTing Hwang", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/74382.74419", 6], ["Efficient Prime Factorization of Logic Expressions.", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/74382.74420", 5], ["New Methods in the Analysis of Logic Minimization Data and Algorithms.", ["Alan J. Coppola"], "https://doi.org/10.1145/74382.74421", 6], ["The Layout Synthesizer: An Automatic Netlist-to-Layout System.", ["C. C. Chen", "S.-L. Chow"], "https://doi.org/10.1145/74382.74422", 7], ["GENAC: An Automatic Cell Synthesis Tool.", ["Chong-Leong Ong", "Jeong-Tyng Li", "Chi-Yuan Lo"], "https://doi.org/10.1145/74382.74423", 6], ["A Module Generator for Optimized CMOS Buffers.", ["Asim J. Al-Khalili", "Yong Zhu", "Dhamin Al-Khalili"], "https://doi.org/10.1145/74382.74424", 6], ["Use of Change Coordination in an Information-rich Design Environment.", ["Marianne Winslett", "David W. Knapp", "K. Hall", "Gio Wiederhold"], "https://doi.org/10.1145/74382.74425", 6], ["Database Support for Evolving Design Objects.", ["Alexandros Biliris"], "https://doi.org/10.1145/74382.74426", 6], ["Protection and Versioning for OCT.", ["Mario J. Silva", "David Gedye", "Randy H. Katz", "R. Newton"], "https://doi.org/10.1145/74382.74427", 6], ["Approaches to Multi-level Sequential Logic Synthesis.", ["Srinivas Devadas"], "https://doi.org/10.1145/74382.74428", 7], ["Multi-level Logic Simplification Using Don't Cares and Filters.", ["Alexander Saldanha", "Albert R. Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/74382.74429", 6], ["Automatic Synthesis of Boolean Equations Using Programmable Array Logic.", ["Rajeev Gore", "Kotagiri Ramamohanarao"], "https://doi.org/10.1145/74382.74430", 7], ["An Efficient Two-Dimensional Layout Compaction Algorithm.", ["Hyunchul Shin", "Chi-Yuan Lo"], "https://doi.org/10.1145/74382.74431", 6], ["Technology Tracking of Non Manhattan VLSI Layout.", ["J. Waterkamp", "R. Wicke", "R. Bruck", "M. Reinhardt", "G. Schrammeck"], "https://doi.org/10.1145/74382.74432", 6], ["Automatic Tub Region Generation for Symbolic Layout Compaction.", ["Chi-Yuan Lo"], "https://doi.org/10.1145/74382.74433", 5], ["Three Competing Design Methodologies for ASIC's: Architectual Synthesis, Logic Synthesis, Logic Synthesis and Module Generation.", ["Kurt Keutzer"], "https://doi.org/10.1145/74382.74434", 6], ["General Decomposition of Sequential Machines: Relationships to State Assignment.", ["Srinivas Devadas"], "https://doi.org/10.1145/74382.74435", 7], ["State Assignment Using a New Embedding Method Based on an Intersecting Cube Theory.", ["Gabriele Saucier", "Christopher Duff", "Franck Poirot"], "https://doi.org/10.1145/74382.74436", 6], ["NOVA: State Assignment of Finite State Machines for Optimal Two-level Logic Implementations.", ["Tiziano Villa", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/74382.74437", 6], ["Horizontal Partitioning of PLA-based Finite State Machines.", ["Pierre G. Paulin"], "https://doi.org/10.1145/74382.74438", 6], ["A Parallel Branch and Bound Algorithm for Test Generation.", ["Srinivas Patil", "Prithviraj Banerjee"], "https://doi.org/10.1145/74382.74439", 5], ["Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits.", ["Hyung Ki Lee", "Dong Sam Ha", "K. Kim"], "https://doi.org/10.1145/74382.74440", 6], ["A Deterministic Approach to Adjacency Testing for Delay Faults.", ["C. Thomas Glover", "M. Ray Mercer"], "https://doi.org/10.1145/74382.74441", 6], ["Parallel Pattern Fault Simulation of Path Delay Faults.", ["Michael H. Schulz", "Franz Fink", "Karl Fuchs"], "https://doi.org/10.1145/74382.74442", 7], ["Path-Delay Constrained Floorplanning: A Mathematical Programming Approach for Initial Placement.", ["Somchai Prasitjutrakul", "William J. Kubitz"], "https://doi.org/10.1145/74382.74443", 6], ["Performance-driven Placement of Cell Based IC's.", ["Michael A. B. Jackson", "Ernest S. Kuh"], "https://doi.org/10.1145/74382.74444", 6], ["An Analytic Optimization Technique for Placement of Macro-Cells.", ["Alexander Herrigel", "Wolfgang Fichtner"], "https://doi.org/10.1145/74382.74445", 6], ["An Investigation into Statistical Properties of Partitioning and Floorplanning Problems.", ["Sarma Sastry", "Jen-I Pi"], "https://doi.org/10.1145/74382.74446", 6], ["Multi Chip Modules.", ["R. H. Bruce", "W. P. Meuli", "J. Ho"], "https://doi.org/10.1145/74382.74447", 5], ["Automatic Layout of Silicon-on-Silicon Hybrid Packages.", ["Bryan Preas", "Massoud Pedram", "D. Curry"], "https://doi.org/10.1145/74382.74448", 6], ["Solutions to the Module Orientation and Rotation Problems by Neural Computation Networks.", ["Ran Libeskind-Hadas", "C. L. Liu"], "https://doi.org/10.1145/74382.74449", 6], ["A Neural Network Design for Circuit Partitioning.", ["Jih-Shyr Yih", "Pinaki Mazumder"], "https://doi.org/10.1145/74382.74450", 6], ["A Study of the Applicability of Hopfield Decision Neural Nets to VLSI CAD.", ["M. L. Yu"], "https://doi.org/10.1145/74382.74451", 6], ["Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation.", ["Kyeongsoon Cho", "Randal E. Bryant"], "https://doi.org/10.1145/74382.74452", 6], ["Differential Fault Simulation - a Fast Method Using Minimal Memory.", ["Wu-Tung Cheng", "Meng-Lin Yu"], "https://doi.org/10.1145/74382.74453", 5], ["An Automatic Test Generation Algorithm for Hardware Description Languages.", ["F. E. Norrod"], "https://doi.org/10.1145/74382.74454", 6], ["VVDS: A Verification/Diagnosis System for VHDL.", ["Heh-Tyan Liaw", "K.-T. Tran", "Chen-Shang Lin"], "https://doi.org/10.1145/74382.74455", 6], ["Verification of Hardware Descriptions by Retargetable Code Generation.", ["Lothar Nowak", "Peter Marwedel"], "https://doi.org/10.1145/74382.74456", 7], ["GRASP: A Grammar-based Schematic Parser.", ["Cyrus Bamji", "Jonathan Allen"], "https://doi.org/10.1145/74382.74457", 6], ["Design for Manufacturability and Yield.", ["Andrzej J. Strojwas"], "https://doi.org/10.1145/74382.74458", 6], ["MIOS: A Flexible System for PCB Manufacturing.", ["Aangelo C. Hung", "Philip M. Reddy", "Paul J. Hammer"], "https://doi.org/10.1145/74382.74459", 6], ["FACE Core Environment: The Model and Its Application in CAE/CAD Tool Development.", ["William D. Smith", "David A. Duff", "M. Dragomirecky", "J. Caldwell", "Michael J. Hartman", "Jeffrey R. Jasica", "Manuel A. dAbreu"], "https://doi.org/10.1145/74382.74460", 6], ["An Approach to Intelligent Assistance for the Specification of ASIC Design Using Objects and Rules.", ["Klaus D. Muller-Glaser", "Jurgen Bortolazzi"], "https://doi.org/10.1145/74382.74461", 6], ["Representation and Use of Design Rules within a Technology Adaptable CAD System.", ["Julio S. Aude", "Hilary J. Kahn"], "https://doi.org/10.1145/74382.74462", 7], ["Computing Signal Delay in General RC Networks by Tree/Link Partitioning.", ["Pak K. Chan", "Kevin Karplus"], "https://doi.org/10.1145/74382.74463", 6], ["Worst-case Delay Estimation of Transistor Groups.", ["Serge Gaiotti", "Michel Dagenais", "Nicholas C. Rumin"], "https://doi.org/10.1145/74382.74464", 5], ["Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits.", ["Nagisa Ishiura", "Mizuki Takahashi", "Shuzo Yajima"], "https://doi.org/10.1145/74382.74465", 6], ["An O(nlogm) Algorithm for VLSI Design Rule Checking.", ["Charles R. Bonapace", "Chi-Yuan Lo"], "https://doi.org/10.1145/74382.74466", 5], ["The Use of Inverse Layout Trees for Hierarchical Design Rule Checking.", ["Nils Hedenstierna", "Kjell O. Jeppson"], "https://doi.org/10.1145/74382.74467", 5], ["Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour.", ["Ivo Bolsens", "W. De Rammelaere", "Luc J. M. Claesen", "Hugo De Man"], "https://doi.org/10.1145/74382.74468", 6], ["MULTES/IS: An Effective and Reliable Test Generation System for Partial Scan and Non-Scan Synchronous Circuits.", ["Takuji Ogihara", "K. Muroi", "Genichi Yonemori", "Shinichi Murai"], "https://doi.org/10.1145/74382.74469", 6], ["A Coordinated Approach to Partitioning and Test Pattern Generation for Pseudoexhaustive Testing.", ["Wen-Ben Jone", "Christos A. Papachristou"], "https://doi.org/10.1145/74382.74470", 10], ["A Scheme for Overlaying Concurrent Testing of VLSI Circuits.", ["Wen-Ben Jone", "Christos A. Papachristou", "M. Pereira"], "https://doi.org/10.1145/74382.74471", 6], ["ACE: A Hierarchical Graphical Interface for Architectual Synthesis.", ["O. A. Buset", "Mohamed I. Elmasry"], "https://doi.org/10.1145/74382.74472", 6], ["ELF: A Tool for Automatic Synthesis of Custom Physical CAD Software.", ["Dorothy E. Setliff", "Rob A. Rutenbar"], "https://doi.org/10.1145/74382.74473", 6], ["High-Level Graphical User Interface Management in the FACE Synthesis Environment.", ["M. Dragomirecky", "Ephraim P. Glinert", "Jeffrey R. Jasica", "David A. Duff", "William D. Smith", "Manuel A. dAbreu"], "https://doi.org/10.1145/74382.74474", 6], ["On the General False Path Problem in Timing Analysis.", ["David Hung-Chang Du", "S. H. Yen", "Subbarao Ghanta"], "https://doi.org/10.1145/74382.74475", 6], ["Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network.", ["Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/74382.74476", 7], ["Static Timing Analysis of Dynamically Sensitizable Paths.", ["S. Perremans", "Luc J. M. Claesen", "Hugo De Man"], "https://doi.org/10.1145/74382.74477", 6], ["Average Interconnection Length and Interconnection Distribution Based on Rent's Rule.", ["Carol V. Gura", "Jacob A. Abraham"], "https://doi.org/10.1145/74382.74478", 4], ["Efficient Final Placement Based on Nets-as-Points.", ["Xueqing Zhang", "Lawrence T. Pillage", "Ronald A. Rohrer"], "https://doi.org/10.1145/74382.74479", 4], ["PIAF: A Knowledge-based/Algorithm Top-Down Floorplanning System.", ["Marwan A. Jabri", "David J. Skellern"], "https://doi.org/10.1145/74382.74480", 4], ["Efficient Floorplan Area Optimization.", ["D. F. Wong", "P. S. Sakhamuri"], "https://doi.org/10.1145/74382.74481", 4], ["A Parallel Row-based Algorithm for Standard Cell Placement with Integrated Error Control.", ["Jeff S. Sargent", "Prithviraj Banerjee"], "https://doi.org/10.1145/74382.74482", 4], ["A Note on Clustering Modules for Floorplanning.", ["John D. Gabbe", "P. A. Subrahmanyam"], "https://doi.org/10.1145/74382.74483", 4], ["An Interactive Tool for Register-level Structure Optimization.", ["David Knapp"], "https://doi.org/10.1145/74382.74484", 4], ["A Technology-adaptive Allocation of Functional Units and Connections.", ["Nam Sung Woo", "Hyunchul Shin"], "https://doi.org/10.1145/74382.74485", 4], ["VHDL Synthesis Using Structured Modeling.", ["Joseph Lis", "Daniel Gajski"], "https://doi.org/10.1145/74382.74486", 4], ["Capturing Designer Expertise the CGEN System.", ["William P. Birmingham", "Daniel P. Siewiorek"], "https://doi.org/10.1145/74382.74487", 4], ["Evaluation of a Reconfigurable Architecture for Digital Beamforming Using the OODRA Workbench.", ["David L. Hwang", "Thomas L. Wernimont", "W. Kent Fuchs"], "https://doi.org/10.1145/74382.74488", 4], ["An ASIC Methodology for Mixed Analog-Digital Simulation.", ["Michael Rumsey", "John Sackett"], "https://doi.org/10.1145/74382.74489", 4], ["FACET: A CAE System for RF Analogue Simulation Including Layout.", ["R. F. Milsom", "K. J. Scott", "S. G. Clark", "J. C. McEntegart", "S. Ahmed", "F. N. Soper"], "https://doi.org/10.1145/74382.74490", 4], ["A Novel Algorithm for Improving Convergence Behavior of Circuit Simulators.", ["Zhiping Yu", "Weijian Zhao", "Zhilian Yang", "Y. Edmund Lien"], "https://doi.org/10.1145/74382.74491", 4], ["iSMILE: A Novel Circuit Simulation Program with Emphasis on New Device Model Development.", ["Andrew T. Yang", "S. M. Kang"], "https://doi.org/10.1145/74382.74492", 4], ["AWEsim: Asymptotic Waveform Evaluation for Timing Analysis.", ["Lawrence T. Pillage", "Xueqing Huang", "Ronald A. Rohrer"], "https://doi.org/10.1145/74382.74493", 4], ["A Novel Approach to Accurate Timing Verification Using RTL Descriptions.", ["Kaushik Roy", "Jacob A. Abraham"], "https://doi.org/10.1145/74382.74494", 4], ["Evaluating Hardware Models in DIGITAL's System Simulation Environment.", ["A. K. George"], "https://doi.org/10.1145/74382.74495", 3], ["Algorithms for Accuracy Enhancement in a Hardware Logic Simulator.", ["Prathima Agrawal", "R. Tutundjian", "William J. Dally"], "https://doi.org/10.1145/74382.74496", 4], ["Efficient Algorithms for Extracting the K most Critical Paths in Timing Analysis.", ["S. H. Yen", "David Hung-Chang Du", "Subbarao Ghanta"], "https://doi.org/10.1145/74382.74497", 6], ["Timing Analysis in a Logic Synthesis Environment.", ["N. Weiner", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/74382.74498", 7], ["Rule-based VLSI Verification System Constrained by Layout Parasitics.", ["Jacques Wenin", "Johan Verhasselt", "Marc Van Camp", "Jean Leonard", "Pierre Guebels"], "https://doi.org/10.1145/74382.74499", 6], ["Timing Verification by Formal Signal Interaction Modeling in a Multi-level Timing Simulator.", ["Jacques Benkoski", "Andrzej J. Strojwas"], "https://doi.org/10.1145/74382.74500", 6], ["Special Purpose Architecture for Accelerating Bitmap DRC.", ["Narasimha B. Bhat", "S. K. Nandy"], "https://doi.org/10.1145/74382.74501", 4], ["An Efficient Finite Element Method for Submicron IC Capacitance Extraction.", ["N. P. van der Meijs", "Arjan J. van Genderen"], "https://doi.org/10.1145/74382.74502", 4], ["Resistance Extraction and Resistance Calculation in GOALIE?", ["Kuang-Wei Chiang"], "https://doi.org/10.1145/74382.74503", 4], ["From Network to Artwork.", ["L. Stok", "G. P. Koster"], "https://doi.org/10.1145/74382.74504", 4], ["Extracting Schematic-like Information from CMOS Circuit Net-lists.", ["W.-J. Lue", "Lawrence P. McNamee"], "https://doi.org/10.1145/74382.74505", 4], ["REDUSA: Module Generation by Automatic Elimination of Superfluous Blocks in Regular Structures.", ["I. Vandeweerd", "Kris Croes", "Luc Rijnders", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/74382.74506", 4], ["A Comparison of Four Two-dimensional Gate Matrix Layout Tools.", ["Mary Jane Irwin", "Robert Michael Owens"], "https://doi.org/10.1145/74382.74507", 4], ["Plowing: Modifying Cells and Routing 45: 9D - Layouts.", ["Knut M. Just", "Werner L. Schiele", "Thomas Kruger"], "https://doi.org/10.1145/74382.74508", 4], ["CrossCheck: A Cell Based VLSI Testability Solution.", ["T. Ghewala"], "https://doi.org/10.1145/74382.74509", 4], ["On the Repair of Redundant RAMs.", ["V. G. Hemmady", "Sudhakar M. Reddy"], "https://doi.org/10.1145/74382.74510", 4], ["CMOS Stuck-open Fault Detection Using Single Test Patterns.", ["Rochit Rajsuman", "Anura P. Jayasumana", "Yashwant K. Malaiya"], "https://doi.org/10.1145/74382.74511", 4], ["ATLAS/ELA: Scan-based Software Tools for Reducing System Debug Time in a State-of-the-art Workstation.", ["Bulent I. Dervisoglu", "M. A. Keil"], "https://doi.org/10.1145/74382.74512", 4], ["A Functional-Level Test Generation Methodology Using Two-level Representations.", ["Utpal J. Dave", "Janak H. Patel"], "https://doi.org/10.1145/74382.74513", 4], ["A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits.", ["J. F. Wang", "T. Y. Kuo", "J. Y. Lee"], "https://doi.org/10.1145/74382.74514", 4], ["A Simplified Six-waveform Type Method for Delay Fault Testing.", ["Weiwei Mao", "Michael D. Ciletti"], "https://doi.org/10.1145/74382.74515", 4], ["A Massively Parallel Algorithm for Fault Simulation on the Connection Machine.", ["Vinod Narayanan", "Vijay Pitchumani"], "https://doi.org/10.1145/74382.74516", 4], ["A New Model for the High Level Description and Simulation of VLSI Networks.", ["A. J. van der Hoeven", "A. A. de Lange", "Ed F. Deprettere", "Patrick Dewilde"], "https://doi.org/10.1145/74382.74517", 4], ["Toward Synthesis from English Descriptions.", ["Walling R. Cyre"], "https://doi.org/10.1145/74382.74519", 4], ["Behavioral Modeling of Transmission Gates in VHDL.", ["Steven S. Leung"], "https://doi.org/10.1145/74382.74520", 4], ["COMP: A VHDL Composition System.", ["Paul R. Jordan", "Ronald D. Williams"], "https://doi.org/10.1145/74382.74521", 4], ["Designer Controlled Behavioral Synthesis.", ["Nikil D. Dutt", "Daniel Gajski"], "https://doi.org/10.1145/74382.74522", 4], ["Partitioning by Probability Condensation.", ["J. Blanks"], "https://doi.org/10.1145/74382.74523", 4], ["Fast Hypergraph Partition.", ["Andrew B. Kahng"], "https://doi.org/10.1145/74382.74524", 5], ["An Evolution-Based Approach to Partitioning ASIC Systems.", ["Youssef Saab", "Vasant B. Rao"], "https://doi.org/10.1145/74382.74525", 4], ["Min-cost Partitioning on a Tree Structure and Applications.", ["Gopalakrishnan Vijayan"], "https://doi.org/10.1145/74382.74526", 4], ["Improving the Performance of the Kernighan-Lin and Simulated Annealing Graph Bisection Algorithms.", ["Thang Nguyen Bui", "C. Heigham", "Curt Jones", "Frank Thomson Leighton"], "https://doi.org/10.1145/74382.74527", 4], ["Compaction of a Routed Channel on the Connection Machine.", ["S. Ganguly", "Vijay Pitchumani"], "https://doi.org/10.1145/74382.74528", 4], ["Automatic Sizing of Power/Ground (P/G) Networks in VLSI.", ["Rajiv Dutta", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/74382.74529", 4], ["Optimum Design of Reliable IC Power Networks Having General Graph Topologies.", ["S. Chowdhury"], "https://doi.org/10.1145/74382.74530", 4], ["DYNAJUST: An Efficient Automatic Routing Technique Optimizing Delay Conditions.", ["Yasuyuki Fujihara", "Yutaka Sekiyama", "Y. Ishibashi", "M. Yanaka"], "https://doi.org/10.1145/74382.74531", 4], ["DTR: A Defect-Tolerant Routing Algorithm.", ["Anucha Pitaksanonkul", "Suchai Thanawastien", "Chidchanok Lursinsap", "J. A. Gandhi"], "https://doi.org/10.1145/74382.74532", 4], ["VIA Minimization by Layout Modification.", ["Khe-Sing The", "D. F. Wong", "Jason Cong"], "https://doi.org/10.1145/74382.74533", 4], ["A Unified Data Exchange Environment Based on EDIF.", ["Wanhao Li", "Hart Switzer"], "https://doi.org/10.1145/74382.74534", 4], ["The Object-Oriented Integration Methodology of the Cadlab Work Station Design Environment.", ["Julia Miller", "K. Groning", "Gerhard Schulz", "C. White"], "https://doi.org/10.1145/74382.74535", 4], ["A Unified Design Representation Can Work.", ["P. W. Kollaritsch", "S. Lusky", "D. Matzke", "D. Smith", "P. Stanford"], "https://doi.org/10.1145/74382.74536", 3], ["An Object-Oriented Datamodel for the VLSI Design System PLAYOUT.", ["Ernst Siepmann", "Gerhard Zimmermann"], "https://doi.org/10.1145/74382.74537", 4], ["CEDIF: A Data Driven EDIF Reader.", ["M. Roberts"], "https://doi.org/10.1145/74382.74538", 4], ["Fast Online/Offline Netlist Compilation of Hierarchical Schematics.", ["L. G. Jones"], "https://doi.org/10.1145/74382.74539", 4], ["Loop Optimization in Register-Transfer Scheduling for DSP-Systems.", ["Gert Goossens", "Joos Vandewalle", "Hugo De Man"], "https://doi.org/10.1145/74382.74384", 6], ["Semantics of a Hardware Design Language for Japanese Standardization.", ["Hiroto Yasuura", "Nagisa Ishiura"], "https://doi.org/10.1145/74382.74518", 4]]