Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jun 24 11:21:46 2023
| Host         : xjh-linux-pc running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    101         
DPIR-1     Warning           Asynchronous driver check      11          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (230)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ds18b20_dri_inst/clk_1us_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (230)
--------------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.062        0.000                      0                 1517        0.067        0.000                      0                 1517        4.500        0.000                       0                  1269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.062        0.000                      0                 1517        0.067        0.000                      0                 1517        4.500        0.000                       0                  1269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.341ns (34.322%)  route 2.566ns (65.678%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.484     8.813    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.328     9.141 r  uart_recv_b8_inst/uart_recv_inst/rxdata[4]_i_1/O
                         net (fo=1, routed)           0.000     9.141    uart_recv_b8_inst/uart_recv_inst/rxdata[4]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.031    15.202    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[4]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.341ns (34.218%)  route 2.578ns (65.783%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.495     8.825    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.328     9.153 r  uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_1/O
                         net (fo=1, routed)           0.000     9.153    uart_recv_b8_inst/uart_recv_inst/rxdata[6]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[6]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)        0.079    15.250    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[6]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.341ns (34.252%)  route 2.574ns (65.748%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.491     8.821    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.328     9.149 r  uart_recv_b8_inst/uart_recv_inst/rxdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.149    uart_recv_b8_inst/uart_recv_inst/rxdata[2]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)        0.079    15.250    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[2]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.341ns (35.385%)  route 2.449ns (64.615%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.366     8.695    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I1_O)        0.328     9.023 r  uart_recv_b8_inst/uart_recv_inst/rxdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.023    uart_recv_b8_inst/uart_recv_inst/rxdata[3]_i_1_n_0
    SLICE_X48Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X48Y86         FDCE (Setup_fdce_C_D)        0.031    15.202    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.341ns (35.410%)  route 2.446ns (64.590%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.364     8.693    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.328     9.021 r  uart_recv_b8_inst/uart_recv_inst/rxdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.021    uart_recv_b8_inst/uart_recv_inst/rxdata[0]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[0]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X47Y86         FDCE (Setup_fdce_C_D)        0.029    15.200    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[0]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.341ns (35.426%)  route 2.444ns (64.574%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.362     8.691    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X49Y86         LUT5 (Prop_lut5_I1_O)        0.328     9.019 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_1/O
                         net (fo=1, routed)           0.000     9.019    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_1_n_0
    SLICE_X49Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[7]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X49Y86         FDCE (Setup_fdce_C_D)        0.029    15.200    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[7]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.341ns (35.438%)  route 2.443ns (64.562%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.234    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y88         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDCE (Prop_fdce_C_Q)         0.478     5.712 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[7]/Q
                         net (fo=8, routed)           0.913     6.625    uart_recv_b8_inst/uart_recv_inst/clk_cnt[7]
    SLICE_X46Y87         LUT2 (Prop_lut2_I0_O)        0.295     6.920 r  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4/O
                         net (fo=1, routed)           0.670     7.590    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_4_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3/O
                         net (fo=2, routed)           0.499     8.213    uart_recv_b8_inst/uart_recv_inst/rx_flag_i_3_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I4_O)        0.116     8.329 r  uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2/O
                         net (fo=8, routed)           0.361     8.690    uart_recv_b8_inst/uart_recv_inst/rxdata[7]_i_2_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.328     9.018 r  uart_recv_b8_inst/uart_recv_inst/rxdata[5]_i_1/O
                         net (fo=1, routed)           0.000     9.018    uart_recv_b8_inst/uart_recv_inst/rxdata[5]_i_1_n_0
    SLICE_X47Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.508    14.931    uart_recv_b8_inst/uart_recv_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y86         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X47Y86         FDCE (Setup_fdce_C_D)        0.031    15.202    uart_recv_b8_inst/uart_recv_inst/rxdata_reg[5]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.828ns (25.127%)  route 2.467ns (74.873%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y102        FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.542    led_inst/counter_reg[2]
    SLICE_X28Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.666 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.083    led_inst/counter[0]_i_6_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.207 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.624    led_inst/counter[0]_i_4_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.776     8.525    led_inst/counter[0]_i_1_n_0
    SLICE_X29Y104        FDRE                                         r  led_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.505    14.927    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  led_inst/counter_reg[10]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X29Y104        FDRE (Setup_fdre_C_R)       -0.429    14.739    led_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.828ns (25.127%)  route 2.467ns (74.873%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y102        FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.542    led_inst/counter_reg[2]
    SLICE_X28Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.666 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.083    led_inst/counter[0]_i_6_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.207 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.624    led_inst/counter[0]_i_4_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.776     8.525    led_inst/counter[0]_i_1_n_0
    SLICE_X29Y104        FDRE                                         r  led_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.505    14.927    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  led_inst/counter_reg[11]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X29Y104        FDRE (Setup_fdre_C_R)       -0.429    14.739    led_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.828ns (25.127%)  route 2.467ns (74.873%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.627     5.229    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y102        FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     5.685 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.542    led_inst/counter_reg[2]
    SLICE_X28Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.666 f  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.083    led_inst/counter[0]_i_6_n_0
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.124     7.207 r  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.624    led_inst/counter[0]_i_4_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I1_O)        0.124     7.748 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.776     8.525    led_inst/counter[0]_i_1_n_0
    SLICE_X29Y104        FDRE                                         r  led_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.505    14.927    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y104        FDRE                                         r  led_inst/counter_reg[8]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X29Y104        FDRE (Setup_fdre_C_R)       -0.429    14.739    led_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  6.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/L0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.347%)  route 0.215ns (62.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.128     1.605 r  des_inst/desIn_r_reg[9]/Q
                         net (fo=4, routed)           0.215     1.820    des_inst/IP[58]
    SLICE_X50Y107        FDRE                                         r  des_inst/L0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.828     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  des_inst/L0_reg[26]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.011     1.753    des_inst/L0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.184ns (40.734%)  route 0.268ns (59.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  des_inst/desIn_r_reg[5]/Q
                         net (fo=3, routed)           0.268     1.886    des_inst/IP[41]
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.043     1.929 r  des_inst/g0_b1__0/O
                         net (fo=1, routed)           0.000     1.929    des_inst/out0[30]
    SLICE_X51Y107        FDRE                                         r  des_inst/R0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.828     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  des_inst/R0_reg[30]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.107     1.849    des_inst/R0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/L0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.001%)  route 0.286ns (66.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  des_inst/desIn_r_reg[5]/Q
                         net (fo=3, routed)           0.286     1.905    des_inst/IP[41]
    SLICE_X51Y107        FDRE                                         r  des_inst/L0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.828     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  des_inst/L0_reg[9]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.070     1.812    des_inst/L0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.995%)  route 0.268ns (59.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  des_inst/desIn_r_reg[5]/Q
                         net (fo=3, routed)           0.268     1.886    des_inst/IP[41]
    SLICE_X51Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.931 r  des_inst/g0_b3__0/O
                         net (fo=1, routed)           0.000     1.931    des_inst/out0[24]
    SLICE_X51Y107        FDRE                                         r  des_inst/R0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.828     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  des_inst/R0_reg[24]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y107        FDRE (Hold_fdre_C_D)         0.092     1.834    des_inst/R0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 des_inst/L11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R12_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.560     1.479    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y111        FDRE                                         r  des_inst/L11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  des_inst/L11_reg[21]/Q
                         net (fo=1, routed)           0.054     1.675    des_inst/L11[21]
    SLICE_X38Y111        LUT2 (Prop_lut2_I1_O)        0.045     1.720 r  des_inst/R12[21]_i_1/O
                         net (fo=1, routed)           0.000     1.720    des_inst/R120[11]
    SLICE_X38Y111        FDRE                                         r  des_inst/R12_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.832     1.997    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y111        FDRE                                         r  des_inst/R12_reg[21]/C
                         clock pessimism             -0.504     1.492    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     1.613    des_inst/R12_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.145%)  route 0.286ns (55.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.128     1.605 f  des_inst/desIn_r_reg[9]/Q
                         net (fo=4, routed)           0.286     1.891    des_inst/IP[58]
    SLICE_X50Y106        LUT2 (Prop_lut2_I0_O)        0.098     1.989 r  des_inst/g0_b2/O
                         net (fo=1, routed)           0.000     1.989    des_inst/out0[12]
    SLICE_X50Y106        FDRE                                         r  des_inst/R0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.994    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y106        FDRE                                         r  des_inst/R0_reg[12]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.120     1.863    des_inst/R0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 des_inst/L10_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R11_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.560     1.479    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  des_inst/L10_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y116        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  des_inst/L10_reg[24]/Q
                         net (fo=1, routed)           0.058     1.679    des_inst/L10[24]
    SLICE_X32Y116        LUT2 (Prop_lut2_I1_O)        0.045     1.724 r  des_inst/R11[24]_i_1/O
                         net (fo=1, routed)           0.000     1.724    des_inst/R110[8]
    SLICE_X32Y116        FDRE                                         r  des_inst/R11_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.994    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y116        FDRE                                         r  des_inst/R11_reg[24]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X32Y116        FDRE (Hold_fdre_C_D)         0.092     1.584    des_inst/R11_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 des_inst/L4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.555     1.474    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  des_inst/L4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  des_inst/L4_reg[4]/Q
                         net (fo=1, routed)           0.058     1.674    des_inst/L4[4]
    SLICE_X48Y116        LUT2 (Prop_lut2_I1_O)        0.045     1.719 r  des_inst/R5[4]_i_1/O
                         net (fo=1, routed)           0.000     1.719    des_inst/R50[28]
    SLICE_X48Y116        FDRE                                         r  des_inst/R5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.824     1.989    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y116        FDRE                                         r  des_inst/R5_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X48Y116        FDRE (Hold_fdre_C_D)         0.092     1.579    des_inst/R5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 des_inst/L11_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R12_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.561     1.480    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  des_inst/L11_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  des_inst/L11_reg[14]/Q
                         net (fo=1, routed)           0.087     1.709    des_inst/L11[14]
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  des_inst/R12[14]_i_1/O
                         net (fo=1, routed)           0.000     1.754    des_inst/R120[18]
    SLICE_X34Y112        FDRE                                         r  des_inst/R12_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.831     1.996    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y112        FDRE                                         r  des_inst/R12_reg[14]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X34Y112        FDRE (Hold_fdre_C_D)         0.120     1.613    des_inst/R12_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 des_inst/desIn_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/L0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.623%)  route 0.319ns (69.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.558     1.477    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  des_inst/desIn_r_reg[3]/Q
                         net (fo=5, routed)           0.319     1.938    des_inst/IP[49]
    SLICE_X50Y107        FDRE                                         r  des_inst/L0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.828     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  des_inst/L0_reg[17]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.053     1.795    des_inst/L0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y107   des_inst/L0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y107   des_inst/L0_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y106   des_inst/L0_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y107   des_inst/L0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y108   des_inst/L0_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y107   des_inst/L0_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y107   des_inst/L0_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y112   des_inst/L10_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y112   des_inst/L10_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y106   des_inst/L0_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y106   des_inst/L0_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y108   des_inst/L0_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y108   des_inst/L0_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y106   des_inst/L0_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y106   des_inst/L0_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y107   des_inst/L0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y108   des_inst/L0_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y108   des_inst/L0_reg[25]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           231 Endpoints
Min Delay           231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.839ns  (logic 9.972ns (50.265%)  route 9.867ns (49.735%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.200    19.472    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y104        LUT5 (Prop_lut5_I1_O)        0.367    19.839 r  ds18b20_dri_inst/temp_data[13]_i_1/O
                         net (fo=1, routed)           0.000    19.839    ds18b20_dri_inst/temp_data[13]_i_1_n_0
    SLICE_X53Y104        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.837ns  (logic 9.972ns (50.270%)  route 9.865ns (49.730%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.198    19.470    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y104        LUT5 (Prop_lut5_I1_O)        0.367    19.837 r  ds18b20_dri_inst/temp_data[12]_i_1/O
                         net (fo=1, routed)           0.000    19.837    ds18b20_dri_inst/temp_data[12]_i_1_n_0
    SLICE_X53Y104        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.672ns  (logic 9.972ns (50.692%)  route 9.700ns (49.308%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.033    19.305    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y103        LUT5 (Prop_lut5_I1_O)        0.367    19.672 r  ds18b20_dri_inst/temp_data[11]_i_1/O
                         net (fo=1, routed)           0.000    19.672    ds18b20_dri_inst/temp_data[11]_i_1_n_0
    SLICE_X53Y103        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.670ns  (logic 9.972ns (50.698%)  route 9.698ns (49.302%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.031    19.303    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y103        LUT5 (Prop_lut5_I1_O)        0.367    19.670 r  ds18b20_dri_inst/temp_data[10]_i_1/O
                         net (fo=1, routed)           0.000    19.670    ds18b20_dri_inst/temp_data[10]_i_1_n_0
    SLICE_X53Y103        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.667ns  (logic 9.972ns (50.705%)  route 9.695ns (49.295%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.028    19.300    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y104        LUT5 (Prop_lut5_I1_O)        0.367    19.667 r  ds18b20_dri_inst/temp_data[8]_i_1/O
                         net (fo=1, routed)           0.000    19.667    ds18b20_dri_inst/temp_data[8]_i_1_n_0
    SLICE_X53Y104        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.650ns  (logic 9.972ns (50.749%)  route 9.678ns (49.251%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.011    19.283    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y102        LUT5 (Prop_lut5_I1_O)        0.367    19.650 r  ds18b20_dri_inst/temp_data[7]_i_1/O
                         net (fo=1, routed)           0.000    19.650    ds18b20_dri_inst/temp_data[7]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.648ns  (logic 9.972ns (50.754%)  route 9.676ns (49.246%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.009    19.281    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X52Y100        LUT5 (Prop_lut5_I1_O)        0.367    19.648 r  ds18b20_dri_inst/temp_data[0]_i_1/O
                         net (fo=1, routed)           0.000    19.648    ds18b20_dri_inst/temp_data[0]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.648ns  (logic 9.972ns (50.754%)  route 9.676ns (49.246%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.009    19.281    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y102        LUT5 (Prop_lut5_I1_O)        0.367    19.648 r  ds18b20_dri_inst/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000    19.648    ds18b20_dri_inst/temp_data[1]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.648ns  (logic 9.972ns (50.754%)  route 9.676ns (49.246%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.009    19.281    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y102        LUT5 (Prop_lut5_I1_O)        0.367    19.648 r  ds18b20_dri_inst/temp_data[6]_i_1/O
                         net (fo=1, routed)           0.000    19.648    ds18b20_dri_inst/temp_data[6]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/data1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/temp_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.647ns  (logic 9.972ns (50.756%)  route 9.675ns (49.244%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=1 FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDCE                         0.000     0.000 r  ds18b20_dri_inst/data1_reg[4]/C
    SLICE_X56Y95         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ds18b20_dri_inst/data1_reg[4]/Q
                         net (fo=1, routed)           0.534     1.052    ds18b20_dri_inst/data1_reg_n_0_[4]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      3.841     4.893 r  ds18b20_dri_inst/data20/P[6]
                         net (fo=17, routed)          1.368     6.261    ds18b20_dri_inst/data20_n_99
    SLICE_X58Y98         LUT3 (Prop_lut3_I1_O)        0.152     6.413 r  ds18b20_dri_inst/temp_data[0]_i_57/O
                         net (fo=2, routed)           1.008     7.421    ds18b20_dri_inst/temp_data[0]_i_57_n_0
    SLICE_X57Y98         LUT4 (Prop_lut4_I3_O)        0.348     7.769 r  ds18b20_dri_inst/temp_data[0]_i_61/O
                         net (fo=1, routed)           0.000     7.769    ds18b20_dri_inst/temp_data[0]_i_61_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.301 r  ds18b20_dri_inst/temp_data_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.301    ds18b20_dri_inst/temp_data_reg[0]_i_29_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.415 r  ds18b20_dri_inst/temp_data_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.001     8.415    ds18b20_dri_inst/temp_data_reg[0]_i_24_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.529 r  ds18b20_dri_inst/temp_data_reg[4]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.529    ds18b20_dri_inst/temp_data_reg[4]_i_14_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.751 r  ds18b20_dri_inst/temp_data_reg[8]_i_11/O[0]
                         net (fo=3, routed)           0.966     9.717    ds18b20_dri_inst/temp_data_reg[8]_i_11_n_7
    SLICE_X53Y101        LUT3 (Prop_lut3_I2_O)        0.299    10.016 r  ds18b20_dri_inst/temp_data[4]_i_13/O
                         net (fo=2, routed)           0.653    10.669    ds18b20_dri_inst/temp_data[4]_i_13_n_0
    SLICE_X53Y100        LUT5 (Prop_lut5_I1_O)        0.153    10.822 r  ds18b20_dri_inst/temp_data[4]_i_5/O
                         net (fo=2, routed)           1.138    11.960    ds18b20_dri_inst/temp_data[4]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.327    12.287 r  ds18b20_dri_inst/temp_data[4]_i_9/O
                         net (fo=1, routed)           0.000    12.287    ds18b20_dri_inst/temp_data[4]_i_9_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.837 r  ds18b20_dri_inst/temp_data_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.837    ds18b20_dri_inst/temp_data_reg[4]_i_2_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.951 r  ds18b20_dri_inst/temp_data_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.951    ds18b20_dri_inst/temp_data_reg[8]_i_2_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.285 r  ds18b20_dri_inst/temp_data_reg[12]_i_2/O[1]
                         net (fo=11, routed)          0.855    14.140    ds18b20_dri_inst/temp_data_reg[12]_i_2_n_6
    SLICE_X57Y102        LUT3 (Prop_lut3_I2_O)        0.331    14.471 r  ds18b20_dri_inst/temp_data[13]_i_30/O
                         net (fo=1, routed)           0.526    14.997    ds18b20_dri_inst/temp_data[13]_i_30_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.752    15.749 r  ds18b20_dri_inst/temp_data_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.749    ds18b20_dri_inst/temp_data_reg[13]_i_10_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.988 r  ds18b20_dri_inst/temp_data_reg[13]_i_4/O[2]
                         net (fo=15, routed)          1.619    17.606    ds18b20_dri_inst/temp_data_reg[13]_i_4_n_5
    SLICE_X56Y101        LUT4 (Prop_lut4_I2_O)        0.301    17.907 r  ds18b20_dri_inst/temp_data[13]_i_9/O
                         net (fo=1, routed)           0.000    17.907    ds18b20_dri_inst/temp_data[13]_i_9_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    18.271 r  ds18b20_dri_inst/temp_data_reg[13]_i_3/CO[0]
                         net (fo=14, routed)          1.008    19.280    ds18b20_dri_inst/temp_data_reg[13]_i_3_n_3
    SLICE_X53Y102        LUT5 (Prop_lut5_I1_O)        0.367    19.647 r  ds18b20_dri_inst/temp_data[2]_i_1/O
                         net (fo=1, routed)           0.000    19.647    ds18b20_dri_inst/temp_data[2]_i_1_n_0
    SLICE_X53Y102        FDCE                                         r  ds18b20_dri_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[0]/C
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    ds18b20_dri_inst/rd_data[0]
    SLICE_X55Y96         FDRE                                         r  ds18b20_dri_inst/org_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[5]/C
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[5]/Q
                         net (fo=2, routed)           0.124     0.265    ds18b20_dri_inst/rd_data[5]
    SLICE_X57Y95         FDRE                                         r  ds18b20_dri_inst/org_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.241%)  route 0.134ns (48.759%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[14]/C
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[14]/Q
                         net (fo=1, routed)           0.134     0.275    ds18b20_dri_inst/rd_data[14]
    SLICE_X54Y97         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[8]/C
    SLICE_X56Y97         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[8]/Q
                         net (fo=2, routed)           0.115     0.279    ds18b20_dri_inst/rd_data[8]
    SLICE_X54Y96         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.164ns (55.966%)  route 0.129ns (44.034%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[10]/C
    SLICE_X54Y97         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ds18b20_dri_inst/rd_data_reg[10]/Q
                         net (fo=2, routed)           0.129     0.293    ds18b20_dri_inst/rd_data[10]
    SLICE_X56Y97         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/org_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ds18b20_dri_inst/data1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE                         0.000     0.000 r  ds18b20_dri_inst/org_data_reg[4]/C
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ds18b20_dri_inst/org_data_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    ds18b20_dri_inst/org_data_reg_n_0_[4]
    SLICE_X56Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.242 r  ds18b20_dri_inst/data1[7]_i_5/O
                         net (fo=1, routed)           0.000     0.242    ds18b20_dri_inst/data1[7]_i_5_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.312 r  ds18b20_dri_inst/data1_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.312    ds18b20_dri_inst/data1_reg[7]_i_1_n_7
    SLICE_X56Y95         FDCE                                         r  ds18b20_dri_inst/data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[2]/C
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[2]/Q
                         net (fo=2, routed)           0.171     0.312    ds18b20_dri_inst/rd_data[2]
    SLICE_X55Y97         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/rd_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[6]/C
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[6]/Q
                         net (fo=2, routed)           0.171     0.312    ds18b20_dri_inst/rd_data[6]
    SLICE_X57Y96         FDCE                                         r  ds18b20_dri_inst/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.342%)  route 0.177ns (55.658%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[6]/C
    SLICE_X57Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[6]/Q
                         net (fo=2, routed)           0.177     0.318    ds18b20_dri_inst/rd_data[6]
    SLICE_X57Y95         FDRE                                         r  ds18b20_dri_inst/org_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ds18b20_dri_inst/rd_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ds18b20_dri_inst/org_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDCE                         0.000     0.000 r  ds18b20_dri_inst/rd_data_reg[2]/C
    SLICE_X55Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/rd_data_reg[2]/Q
                         net (fo=2, routed)           0.181     0.322    ds18b20_dri_inst/rd_data[2]
    SLICE_X55Y96         FDRE                                         r  ds18b20_dri_inst/org_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.011ns (47.305%)  route 4.468ns (52.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.630     5.233    uart_send_b8_inst/uart_send_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y86         FDPE                                         r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDPE (Prop_fdpe_C_Q)         0.456     5.689 r  uart_send_b8_inst/uart_send_inst/uart_txd_reg/Q
                         net (fo=1, routed)           4.468    10.157    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.712 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    13.712    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.210ns (52.349%)  route 3.833ns (47.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.233    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.478     5.711 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           3.833     9.544    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.732    13.276 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.276    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.092ns (51.748%)  route 3.816ns (48.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.630     5.232    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y104        FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDSE (Prop_fdse_C_Q)         0.518     5.750 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           3.816     9.566    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.141 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.141    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 4.095ns (52.849%)  route 3.654ns (47.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.233    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           3.654     9.405    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.982 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.982    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.071ns (52.560%)  route 3.675ns (47.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.630     5.232    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y103        FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDSE (Prop_fdse_C_Q)         0.518     5.750 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           3.675     9.425    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.979 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.979    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 4.036ns (53.467%)  route 3.512ns (46.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.625     5.227    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y103        FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y103        FDSE (Prop_fdse_C_Q)         0.518     5.745 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           3.512     9.258    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    12.775 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.775    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 4.211ns (58.424%)  route 2.996ns (41.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.233    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.478     5.711 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           2.996     8.708    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.733    12.440 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.440    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 4.070ns (57.131%)  route 3.054ns (42.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.630     5.232    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y103        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDSE (Prop_fdse_C_Q)         0.518     5.750 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           3.054     8.804    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.356 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.356    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.052ns  (logic 4.052ns (57.453%)  route 3.000ns (42.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.631     5.233    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.518     5.751 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           3.000     8.752    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.285 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.285    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.675ns  (logic 4.068ns (60.940%)  route 2.607ns (39.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.630     5.232    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y103        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDSE (Prop_fdse_C_Q)         0.518     5.750 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           2.607     8.358    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    11.908 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.908    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.358ns (70.899%)  route 0.558ns (29.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  led_inst/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  led_inst/CC_reg/Q
                         net (fo=1, routed)           0.558     2.210    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.404 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.404    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.400ns (71.257%)  route 0.565ns (28.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y104        FDSE                                         r  led_inst/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDSE (Prop_fdse_C_Q)         0.164     1.652 r  led_inst/AN_reg[1]/Q
                         net (fo=1, routed)           0.565     2.217    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.454 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.454    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.400ns (71.029%)  route 0.571ns (28.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y104        FDSE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDSE (Prop_fdse_C_Q)         0.164     1.652 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           0.571     2.224    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.460 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.460    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.402ns (69.198%)  route 0.624ns (30.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           0.624     2.277    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.515 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.515    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.417ns (68.099%)  route 0.664ns (31.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y104        FDSE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDSE (Prop_fdse_C_Q)         0.164     1.652 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           0.664     2.316    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.569 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.569    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.452ns (69.256%)  route 0.645ns (30.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           0.645     2.281    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.585 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.585    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.415ns (64.241%)  route 0.787ns (35.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y103        FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDSE (Prop_fdse_C_Q)         0.164     1.652 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           0.787     2.440    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.691 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.691    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.398ns (59.136%)  route 0.966ns (40.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           0.966     2.619    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.853 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.853    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.462ns (60.910%)  route 0.938ns (39.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.148     1.636 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           0.938     2.575    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.314     3.889 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.889    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.416ns (58.403%)  route 1.009ns (41.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.569     1.488    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y103        FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDSE (Prop_fdse_C_Q)         0.164     1.652 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           1.009     2.661    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.913 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.913    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[36]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[38]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[38]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[54]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[54]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[60]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[60]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[62]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[62]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_loop_inst/send_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_loop_inst/recv_done_d1_reg_0
    SLICE_X46Y84         FDCE                                         f  uart_loop_inst/send_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_loop_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X46Y84         FDCE                                         r  uart_loop_inst/send_data_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_recv_b8_inst/CPU_RESETN
    SLICE_X47Y84         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[36]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_recv_b8_inst/CPU_RESETN
    SLICE_X47Y84         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[36]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[38]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.943ns  (logic 1.659ns (18.551%)  route 7.284ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=3, routed)           3.795     5.302    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X46Y99         LUT1 (Prop_lut1_I0_O)        0.152     5.454 f  uart_recv_b8_inst/uart_recv_inst/st_done_i_3/O
                         net (fo=373, routed)         3.489     8.943    uart_recv_b8_inst/CPU_RESETN
    SLICE_X47Y84         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        1.507     4.930    uart_recv_b8_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y84         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[38]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[10]/C
    SLICE_X53Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[10]/Q
                         net (fo=1, routed)           0.116     0.257    des_inst/desIn_r_reg[13]_0[10]
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[10]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[12]/C
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[12]/Q
                         net (fo=1, routed)           0.118     0.259    des_inst/desIn_r_reg[13]_0[12]
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[12]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.775%)  route 0.148ns (51.225%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[5]/C
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[5]/Q
                         net (fo=1, routed)           0.148     0.289    des_inst/desIn_r_reg[13]_0[5]
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[5]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[9]/C
    SLICE_X53Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[9]/Q
                         net (fo=1, routed)           0.164     0.305    des_inst/desIn_r_reg[13]_0[9]
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[9]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[13]/C
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[13]/Q
                         net (fo=1, routed)           0.174     0.315    des_inst/desIn_r_reg[13]_0[13]
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  des_inst/desIn_r_reg[13]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[6]/C
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[6]/Q
                         net (fo=1, routed)           0.195     0.336    des_inst/desIn_r_reg[13]_0[6]
    SLICE_X50Y105        FDRE                                         r  des_inst/desIn_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.994    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y105        FDRE                                         r  des_inst/desIn_r_reg[6]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.918%)  route 0.195ns (58.082%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[8]/C
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[8]/Q
                         net (fo=1, routed)           0.195     0.336    des_inst/desIn_r_reg[13]_0[8]
    SLICE_X51Y107        FDRE                                         r  des_inst/desIn_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.828     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y107        FDRE                                         r  des_inst/desIn_r_reg[8]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.990%)  route 0.203ns (59.010%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[11]/C
    SLICE_X53Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[11]/Q
                         net (fo=1, routed)           0.203     0.344    des_inst/desIn_r_reg[13]_0[11]
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[11]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.838%)  route 0.204ns (59.162%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[2]/C
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[2]/Q
                         net (fo=1, routed)           0.204     0.345    des_inst/desIn_r_reg[13]_0[2]
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.827     1.993    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  des_inst/desIn_r_reg[2]/C

Slack:                    inf
  Source:                 ds18b20_dri_inst/temp_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            des_inst/desIn_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.306%)  route 0.209ns (59.694%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE                         0.000     0.000 r  ds18b20_dri_inst/temp_data_reg[7]/C
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ds18b20_dri_inst/temp_data_reg[7]/Q
                         net (fo=1, routed)           0.209     0.350    des_inst/desIn_r_reg[13]_0[7]
    SLICE_X50Y104        FDRE                                         r  des_inst/desIn_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1268, routed)        0.829     1.994    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y104        FDRE                                         r  des_inst/desIn_r_reg[7]/C





