Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Feb 13 15:57:20 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.959ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.107ns  (logic 3.931ns (19.551%)  route 16.176ns (80.449%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 16.350 - 16.667 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=13, routed)          0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=3, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=4, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=15, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.161    -1.296    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.195 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17801, routed)       1.716     0.521    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X82Y64         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y64         FDCE (Prop_fdce_C_Q)         0.518     1.039 r  i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_q_reg/Q
                         net (fo=98, routed)          1.260     2.299    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/en_ld_st_translation_csr_ex
    SLICE_X90Y59         LUT5 (Prop_lut5_I2_O)        0.124     2.423 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][19]_i_1/O
                         net (fo=47, routed)          0.998     3.421    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[0].i_pmp_entry/i___320_i_33_0[17]
    SLICE_X84Y62         LUT4 (Prop_lut4_I1_O)        0.124     3.545 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT4_211/O
                         net (fo=2, routed)           0.461     4.006    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_324
    SLICE_X86Y62         LUT3 (Prop_lut3_I2_O)        0.124     4.130 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT3_114/O
                         net (fo=1, routed)           0.000     4.130    i_ariane_n_1529
    SLICE_X86Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.510 r  i_pmp_data/gen_pmp.genblk1[2].i_pmp_entry/i___320_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.510    i_ariane/i_cva6/csr_regfile_i/i___320_i_1_0[0]
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.627 r  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[2].i_pmp_entry/i___320_i_6/CO[3]
                         net (fo=2, routed)           2.067     6.694    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[2].i_pmp_entry/match_o0
    SLICE_X86Y67         LUT5 (Prop_lut5_I4_O)        0.117     6.811 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_259_comp/O
                         net (fo=1, routed)           0.951     7.762    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_251_repN
    SLICE_X81Y72         LUT6 (Prop_lut6_I5_O)        0.331     8.093 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT4_119_comp/O
                         net (fo=1, routed)           0.576     8.669    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_254
    SLICE_X82Y72         LUT4 (Prop_lut4_I0_O)        0.124     8.793 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_261_comp/O
                         net (fo=1, routed)           0.161     8.954    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_257
    SLICE_X82Y72         LUT6 (Prop_lut6_I1_O)        0.124     9.078 f  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_263_comp/O
                         net (fo=36, routed)          0.728     9.806    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/gen_register.d_o_reg[13]
    SLICE_X80Y72         LUT6 (Prop_lut6_I0_O)        0.124     9.930 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_87/O
                         net (fo=3, routed)           0.310    10.239    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[35]_1
    SLICE_X80Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.363 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[0]_i_2/O
                         net (fo=22, routed)          0.175    10.538    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X80Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.662 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/data_rvalid_q_i_8/O
                         net (fo=6, routed)           1.322    11.984    i_ariane/i_cva6/issue_stage_i/i_scoreboard/arb_req_gnt_q_reg[1]_alias
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.108 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79_comp/O
                         net (fo=59, routed)          0.808    12.916    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.040 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.787    13.827    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.951 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_555/O
                         net (fo=4, routed)           0.679    14.630    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_49
    SLICE_X51Y82         LUT2 (Prop_lut2_I1_O)        0.152    14.782 f  i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_41/O
                         net (fo=2, routed)           0.833    15.615    i_ariane/i_cva6/id_stage_i/issue_q_reg[sbe][rs1][4]_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I3_O)        0.332    15.947 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=33, routed)          0.350    16.297    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_496/O
                         net (fo=4, routed)           0.830    17.251    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_359
    SLICE_X54Y81         LUT4 (Prop_lut4_I3_O)        0.124    17.375 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.499    17.874    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X57Y83         LUT6 (Prop_lut6_I1_O)        0.124    17.998 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=4, routed)           0.450    18.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X60Y83         LUT4 (Prop_lut4_I0_O)        0.124    18.572 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_32/O
                         net (fo=10, routed)          1.127    19.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X55Y84         LUT4 (Prop_lut4_I3_O)        0.124    19.823 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_57_comp/O
                         net (fo=64, routed)          0.804    20.628    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][result][31]_i_1_n_0
    SLICE_X48Y84         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=13, routed)          0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=3, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=4, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=15, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.147    14.789    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.880 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17801, routed)       1.471    16.350    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X48Y84         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][29]/C
                         clock pessimism              0.606    16.956    
                         clock uncertainty           -0.082    16.874    
    SLICE_X48Y84         FDCE (Setup_fdce_C_CE)      -0.205    16.669    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][bp][predict_address][29]
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                         -20.628    
  -------------------------------------------------------------------
                         slack                                 -3.959    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.657ns  (logic 4.015ns (60.320%)  route 2.641ns (39.680%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.875     5.375    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.476 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.859     7.335    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y67        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDCE (Prop_fdce_C_Q)         0.459     7.794 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.641    10.435    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.992 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.992    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             13.078ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.642ns (20.627%)  route 2.470ns (79.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 16.490 - 16.667 ) 
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=13, routed)          0.146    -2.546    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101    -2.445 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=3, routed)           0.146    -2.299    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    -2.198 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=4, routed)           0.146    -2.052    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    -1.951 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.146    -1.805    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101    -1.704 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=15, routed)          0.146    -1.558    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    -1.457 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.161    -1.296    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -1.195 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17801, routed)       1.800     0.605    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X96Y9          FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y9          FDCE (Prop_fdce_C_Q)         0.518     1.123 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.679     2.802    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X97Y28         LUT2 (Prop_lut2_I1_O)        0.124     2.926 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           0.792     3.717    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X90Y28         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_5/O
                         net (fo=13, routed)          0.133    13.655    i_xlnx_clk_gen/inst/clk_out1_repN_5
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    13.746 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_4/O
                         net (fo=3, routed)           0.133    13.879    i_xlnx_clk_gen/inst/clk_out1_repN_4
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    13.970 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_3/O
                         net (fo=4, routed)           0.133    14.103    i_xlnx_clk_gen/inst/clk_out1_repN_3
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    14.194 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_2/O
                         net (fo=2, routed)           0.133    14.327    i_xlnx_clk_gen/inst/clk_out1_repN_2
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    14.418 r  i_xlnx_clk_gen/inst/clkout1_buf_replica_1/O
                         net (fo=15, routed)          0.133    14.551    i_xlnx_clk_gen/inst/clk_out1_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    14.642 r  i_xlnx_clk_gen/inst/clkout1_buf_replica/O
                         net (fo=24, routed)          0.147    14.789    i_xlnx_clk_gen/inst/clk_out1_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.880 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17801, routed)       1.610    16.490    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X90Y28         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/C
                         clock pessimism              0.706    17.196    
                         clock uncertainty           -0.082    17.114    
    SLICE_X90Y28         FDCE (Recov_fdce_C_CLR)     -0.319    16.795    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.795    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 13.078    




