

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V'
================================================================
* Date:           Thu Mar 13 13:03:59 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.337 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    36866|    36866|  0.369 ms|  0.369 ms|  36865|  36865|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                 Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16  |    36864|    36864|         1|          1|          1|  36864|       yes|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_j = alloca i32 1" [merged_conv_top.cpp:142]   --->   Operation 4 'alloca' 'k_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k_i = alloca i32 1" [merged_conv_top.cpp:140]   --->   Operation 5 'alloca' 'k_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%block_in_ch_j = alloca i32 1" [merged_conv_top.cpp:138]   --->   Operation 7 'alloca' 'block_in_ch_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%block_out_ch_j = alloca i32 1" [merged_conv_top.cpp:136]   --->   Operation 9 'alloca' 'block_out_ch_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten106"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln136 = store i7 0, i7 %block_out_ch_j" [merged_conv_top.cpp:136]   --->   Operation 12 'store' 'store_ln136' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten83"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln138 = store i7 0, i7 %block_in_ch_j" [merged_conv_top.cpp:138]   --->   Operation 14 'store' 'store_ln138' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten70"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln140 = store i2 0, i2 %k_i" [merged_conv_top.cpp:140]   --->   Operation 16 'store' 'store_ln140' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln142 = store i2 0, i2 %k_j" [merged_conv_top.cpp:142]   --->   Operation 17 'store' 'store_ln142' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc144"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i4 %indvar_flatten70" [merged_conv_top.cpp:140]   --->   Operation 19 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i11 %indvar_flatten83" [merged_conv_top.cpp:138]   --->   Operation 20 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i16 %indvar_flatten106" [merged_conv_top.cpp:136]   --->   Operation 21 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_eq  i16 %indvar_flatten106_load, i16 36864" [merged_conv_top.cpp:136]   --->   Operation 22 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%add_ln136_1 = add i16 %indvar_flatten106_load, i16 1" [merged_conv_top.cpp:136]   --->   Operation 23 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc153, void %VITIS_LOOP_150_17.exitStub" [merged_conv_top.cpp:136]   --->   Operation 24 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_j_load = load i2 %k_j" [merged_conv_top.cpp:142]   --->   Operation 25 'load' 'k_j_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_i_load = load i2 %k_i"   --->   Operation 26 'load' 'k_i_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%block_in_ch_j_load = load i7 %block_in_ch_j" [merged_conv_top.cpp:136]   --->   Operation 27 'load' 'block_in_ch_j_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%block_out_ch_j_load = load i7 %block_out_ch_j" [merged_conv_top.cpp:136]   --->   Operation 28 'load' 'block_out_ch_j_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln136 = add i7 %block_out_ch_j_load, i7 1" [merged_conv_top.cpp:136]   --->   Operation 29 'add' 'add_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln138 = icmp_eq  i11 %indvar_flatten83_load, i11 576" [merged_conv_top.cpp:138]   --->   Operation 32 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.36ns)   --->   "%select_ln136 = select i1 %icmp_ln138, i7 0, i7 %block_in_ch_j_load" [merged_conv_top.cpp:136]   --->   Operation 33 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns)   --->   "%xor_ln136 = xor i1 %icmp_ln138, i1 1" [merged_conv_top.cpp:136]   --->   Operation 34 'xor' 'xor_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.54ns)   --->   "%icmp_ln142 = icmp_eq  i2 %k_j_load, i2 3" [merged_conv_top.cpp:142]   --->   Operation 35 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln136)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln140 = icmp_eq  i4 %indvar_flatten70_load, i4 9" [merged_conv_top.cpp:140]   --->   Operation 36 'icmp' 'icmp_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns)   --->   "%and_ln136_1 = and i1 %icmp_ln140, i1 %xor_ln136" [merged_conv_top.cpp:136]   --->   Operation 37 'and' 'and_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln136_1 = select i1 %icmp_ln138, i7 %add_ln136, i7 %block_out_ch_j_load" [merged_conv_top.cpp:136]   --->   Operation 38 'select' 'select_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i7 %select_ln136_1" [merged_conv_top.cpp:138]   --->   Operation 39 'trunc' 'trunc_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln138 = add i7 %select_ln136, i7 1" [merged_conv_top.cpp:138]   --->   Operation 40 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.28ns)   --->   "%empty = or i1 %and_ln136_1, i1 %icmp_ln138" [merged_conv_top.cpp:136]   --->   Operation 41 'or' 'empty' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.17ns)   --->   "%k_i_mid277 = select i1 %empty, i2 0, i2 %k_i_load" [merged_conv_top.cpp:136]   --->   Operation 42 'select' 'k_i_mid277' <Predicate = (!icmp_ln136)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln142_mid282)   --->   "%exitcond_flatten72_not = xor i1 %icmp_ln140, i1 1" [merged_conv_top.cpp:140]   --->   Operation 43 'xor' 'exitcond_flatten72_not' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln142_mid282)   --->   "%not_exitcond_flatten72_mid2105 = or i1 %icmp_ln138, i1 %exitcond_flatten72_not" [merged_conv_top.cpp:138]   --->   Operation 44 'or' 'not_exitcond_flatten72_mid2105' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln142_mid282)   --->   "%and_ln136 = and i1 %not_exitcond_flatten72_mid2105, i1 %xor_ln136" [merged_conv_top.cpp:136]   --->   Operation 45 'and' 'and_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%icmp_ln142_mid282 = and i1 %and_ln136, i1 %icmp_ln142" [merged_conv_top.cpp:136]   --->   Operation 46 'and' 'icmp_ln142_mid282' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.36ns)   --->   "%select_ln138 = select i1 %and_ln136_1, i7 %add_ln138, i7 %select_ln136" [merged_conv_top.cpp:138]   --->   Operation 47 'select' 'select_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.54ns)   --->   "%add_ln140 = add i2 %k_i_mid277, i2 1" [merged_conv_top.cpp:140]   --->   Operation 48 'add' 'add_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node k_j_mid2)   --->   "%empty_58 = or i1 %icmp_ln142_mid282, i1 %and_ln136_1" [merged_conv_top.cpp:136]   --->   Operation 49 'or' 'empty_58' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node k_j_mid2)   --->   "%empty_59 = or i1 %empty_58, i1 %icmp_ln138" [merged_conv_top.cpp:136]   --->   Operation 50 'or' 'empty_59' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%k_j_mid2 = select i1 %empty_59, i2 0, i2 %k_j_load" [merged_conv_top.cpp:136]   --->   Operation 51 'select' 'k_j_mid2' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.17ns)   --->   "%select_ln140 = select i1 %icmp_ln142_mid282, i2 %add_ln140, i2 %k_i_mid277" [merged_conv_top.cpp:140]   --->   Operation 52 'select' 'select_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln138, i6 0" [merged_conv_top.cpp:138]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%select_ln138_cast = zext i7 %select_ln138" [merged_conv_top.cpp:138]   --->   Operation 54 'zext' 'select_ln138_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.80ns)   --->   "%empty_60 = add i12 %tmp_s, i12 %select_ln138_cast" [merged_conv_top.cpp:138]   --->   Operation 55 'add' 'empty_60' <Predicate = (!icmp_ln136)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_60" [merged_conv_top.cpp:138]   --->   Operation 56 'zext' 'p_cast' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%localW_addr = getelementptr i32 %localW, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 57 'getelementptr' 'localW_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%localW_1_addr = getelementptr i32 %localW_1, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 58 'getelementptr' 'localW_1_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%localW_2_addr = getelementptr i32 %localW_2, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 59 'getelementptr' 'localW_2_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%localW_3_addr = getelementptr i32 %localW_3, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 60 'getelementptr' 'localW_3_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%localW_4_addr = getelementptr i32 %localW_4, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 61 'getelementptr' 'localW_4_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%localW_5_addr = getelementptr i32 %localW_5, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 62 'getelementptr' 'localW_5_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%localW_6_addr = getelementptr i32 %localW_6, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 63 'getelementptr' 'localW_6_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%localW_7_addr = getelementptr i32 %localW_7, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 64 'getelementptr' 'localW_7_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%localW_8_addr = getelementptr i32 %localW_8, i64 0, i64 %p_cast" [merged_conv_top.cpp:138]   --->   Operation 65 'getelementptr' 'localW_8_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:142]   --->   Operation 66 'specpipeline' 'specpipeline_ln142' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%switch_ln144 = switch i2 %select_ln140, void %arrayidx14317.case.2, i2 0, void %arrayidx14317.case.0, i2 1, void %arrayidx14317.case.1" [merged_conv_top.cpp:144]   --->   Operation 67 'switch' 'switch_ln144' <Predicate = (!icmp_ln136)> <Delay = 0.73>
ST_2 : Operation 68 [1/1] (0.73ns)   --->   "%switch_ln144 = switch i2 %k_j_mid2, void %arrayidx14317.case.231, i2 0, void %arrayidx14317.case.029, i2 1, void %arrayidx14317.case.130" [merged_conv_top.cpp:144]   --->   Operation 68 'switch' 'switch_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1)> <Delay = 0.73>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_4_addr" [merged_conv_top.cpp:144]   --->   Operation 69 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1 & k_j_mid2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit28" [merged_conv_top.cpp:144]   --->   Operation 70 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1 & k_j_mid2 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_3_addr" [merged_conv_top.cpp:144]   --->   Operation 71 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1 & k_j_mid2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit28" [merged_conv_top.cpp:144]   --->   Operation 72 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1 & k_j_mid2 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_5_addr" [merged_conv_top.cpp:144]   --->   Operation 73 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1 & k_j_mid2 != 0 & k_j_mid2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit28" [merged_conv_top.cpp:144]   --->   Operation 74 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1 & k_j_mid2 != 0 & k_j_mid2 != 1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit" [merged_conv_top.cpp:144]   --->   Operation 75 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.73ns)   --->   "%switch_ln144 = switch i2 %k_j_mid2, void %arrayidx14317.case.226, i2 0, void %arrayidx14317.case.024, i2 1, void %arrayidx14317.case.125" [merged_conv_top.cpp:144]   --->   Operation 76 'switch' 'switch_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0)> <Delay = 0.73>
ST_2 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_1_addr" [merged_conv_top.cpp:144]   --->   Operation 77 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0 & k_j_mid2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit23" [merged_conv_top.cpp:144]   --->   Operation 78 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0 & k_j_mid2 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_addr" [merged_conv_top.cpp:144]   --->   Operation 79 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0 & k_j_mid2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit23" [merged_conv_top.cpp:144]   --->   Operation 80 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0 & k_j_mid2 == 0)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_2_addr" [merged_conv_top.cpp:144]   --->   Operation 81 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0 & k_j_mid2 != 0 & k_j_mid2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit23" [merged_conv_top.cpp:144]   --->   Operation 82 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0 & k_j_mid2 != 0 & k_j_mid2 != 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit" [merged_conv_top.cpp:144]   --->   Operation 83 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 == 0)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.73ns)   --->   "%switch_ln144 = switch i2 %k_j_mid2, void %arrayidx14317.case.236, i2 0, void %arrayidx14317.case.034, i2 1, void %arrayidx14317.case.135" [merged_conv_top.cpp:144]   --->   Operation 84 'switch' 'switch_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1)> <Delay = 0.73>
ST_2 : Operation 85 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_7_addr" [merged_conv_top.cpp:144]   --->   Operation 85 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1 & k_j_mid2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit33" [merged_conv_top.cpp:144]   --->   Operation 86 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1 & k_j_mid2 == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_6_addr" [merged_conv_top.cpp:144]   --->   Operation 87 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1 & k_j_mid2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit33" [merged_conv_top.cpp:144]   --->   Operation 88 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1 & k_j_mid2 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.23ns)   --->   "%store_ln144 = store i32 0, i12 %localW_8_addr" [merged_conv_top.cpp:144]   --->   Operation 89 'store' 'store_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1 & k_j_mid2 != 0 & k_j_mid2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit33" [merged_conv_top.cpp:144]   --->   Operation 90 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1 & k_j_mid2 != 0 & k_j_mid2 != 1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln144 = br void %arrayidx14317.exit" [merged_conv_top.cpp:144]   --->   Operation 91 'br' 'br_ln144' <Predicate = (!icmp_ln136 & select_ln140 != 0 & select_ln140 != 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.54ns)   --->   "%add_ln142 = add i2 %k_j_mid2, i2 1" [merged_conv_top.cpp:142]   --->   Operation 92 'add' 'add_ln142' <Predicate = (!icmp_ln136)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.79ns)   --->   "%add_ln140_1 = add i4 %indvar_flatten70_load, i4 1" [merged_conv_top.cpp:140]   --->   Operation 93 'add' 'add_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.39ns)   --->   "%select_ln140_1 = select i1 %empty, i4 1, i4 %add_ln140_1" [merged_conv_top.cpp:140]   --->   Operation 94 'select' 'select_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%add_ln138_1 = add i11 %indvar_flatten83_load, i11 1" [merged_conv_top.cpp:138]   --->   Operation 95 'add' 'add_ln138_1' <Predicate = (!icmp_ln136)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%select_ln138_1 = select i1 %icmp_ln138, i11 1, i11 %add_ln138_1" [merged_conv_top.cpp:138]   --->   Operation 96 'select' 'select_ln138_1' <Predicate = (!icmp_ln136)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln136 = store i16 %add_ln136_1, i16 %indvar_flatten106" [merged_conv_top.cpp:136]   --->   Operation 97 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln136 = store i7 %select_ln136_1, i7 %block_out_ch_j" [merged_conv_top.cpp:136]   --->   Operation 98 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln138 = store i11 %select_ln138_1, i11 %indvar_flatten83" [merged_conv_top.cpp:138]   --->   Operation 99 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln138 = store i7 %select_ln138, i7 %block_in_ch_j" [merged_conv_top.cpp:138]   --->   Operation 100 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln140 = store i4 %select_ln140_1, i4 %indvar_flatten70" [merged_conv_top.cpp:140]   --->   Operation 101 'store' 'store_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln140 = store i2 %select_ln140, i2 %k_i" [merged_conv_top.cpp:140]   --->   Operation 102 'store' 'store_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln142 = store i2 %add_ln142, i2 %k_j" [merged_conv_top.cpp:142]   --->   Operation 103 'store' 'store_ln142' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc144" [merged_conv_top.cpp:142]   --->   Operation 104 'br' 'br_ln142' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 16 bit ('indvar_flatten106') [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten106' [17]  (0.427 ns)

 <State 2>: 4.337ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten83_load', merged_conv_top.cpp:138) on local variable 'indvar_flatten83' [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln138', merged_conv_top.cpp:138) [40]  (0.798 ns)
	'select' operation 7 bit ('select_ln136', merged_conv_top.cpp:136) [41]  (0.360 ns)
	'add' operation 7 bit ('add_ln138', merged_conv_top.cpp:138) [48]  (0.773 ns)
	'select' operation 7 bit ('select_ln138', merged_conv_top.cpp:138) [55]  (0.360 ns)
	'add' operation 12 bit ('empty_60', merged_conv_top.cpp:138) [63]  (0.809 ns)
	'getelementptr' operation 12 bit ('localW_7_addr', merged_conv_top.cpp:138) [72]  (0.000 ns)
	'store' operation 0 bit ('store_ln144', merged_conv_top.cpp:144) of constant 0 on array 'localW_7' [105]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
