solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@837100-837150 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@837100-837150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@837300-837350 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@837300-837350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@837600-837650 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@837600-837650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838100-838150 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838100-838150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838200-838250 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838200-838250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838300-838350 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838300-838350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838400-838450 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838400-838450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838500-838550 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838500-838550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838600-838650 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838600-838650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838700-838750 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838700-838750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838800-838850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838800-838850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@838900-838950 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@838900-838950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837100-837150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837100-837150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837400-837450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837400-837450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837500-837550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837500-837550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837600-837650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837600-837650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837700-837750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837700-837750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837800-837850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837800-837850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837900-837950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@837900-837950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838300-838350 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838300-838350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838400-838450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838400-838450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838500-838550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838500-838550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838600-838650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838600-838650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838700-838750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@838700-838750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@838000-838050 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@838000-838050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@838800-838850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@838800-838850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@837200-837250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@837200-837250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@837300-837350 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@837300-837350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@838200-838250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@838200-838250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@838100-838150 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@838100-838150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@838900-838950 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@838900-838950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837400-837450 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837400-837450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837500-837550 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837500-837550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837600-837650 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837600-837650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837700-837750 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837700-837750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837800-837850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837800-837850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837900-837950 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@837900-837950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838000-838050 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838000-838050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838300-838350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838300-838350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838400-838450 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838400-838450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838600-838650 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838600-838650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838700-838750 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838700-838750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838800-838850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_6@838800-838850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_3/stmt_6@838100-838150 
solution 1 ctl_FSM/always_6/block_1/case_1/block_3/stmt_6@838100-838150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_3/stmt_6@838900-838950 
solution 1 ctl_FSM/always_6/block_1/case_1/block_3/stmt_6@838900-838950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@837300-837350 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@837300-837350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@838200-838250 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@838200-838250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@839000-839050 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_6@839000-839050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837100-837150 
solution 1 ctl_FSM/input_irq@837100-837150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837200-837250 
solution 1 ctl_FSM/input_irq@837200-837250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837400-837450 
solution 1 ctl_FSM/input_irq@837400-837450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837500-837550 
solution 1 ctl_FSM/input_irq@837500-837550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837600-837650 
solution 1 ctl_FSM/input_irq@837600-837650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837700-837750 
solution 1 ctl_FSM/input_irq@837700-837750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837800-837850 
solution 1 ctl_FSM/input_irq@837800-837850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@837900-837950 
solution 1 ctl_FSM/input_irq@837900-837950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@838300-838350 
solution 1 ctl_FSM/input_irq@838300-838350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@838400-838450 
solution 1 ctl_FSM/input_irq@838400-838450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@838600-838650 
solution 1 ctl_FSM/input_irq@838600-838650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_irq@838700-838750 
solution 1 ctl_FSM/input_irq@838700-838750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@837150-837200 
solution 1 ctl_FSM/reg_CurrState@837150-837200 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@837250-837300 
solution 1 ctl_FSM/reg_CurrState@837250-837300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@837350-837400 
solution 1 ctl_FSM/reg_CurrState@837350-837400 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@837550-837600 
solution 1 ctl_FSM/reg_CurrState@837550-837600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@837650-837700 
solution 1 ctl_FSM/reg_CurrState@837650-837700 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838150-838200 
solution 1 ctl_FSM/reg_CurrState@838150-838200 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838250-838300 
solution 1 ctl_FSM/reg_CurrState@838250-838300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838350-838400 
solution 1 ctl_FSM/reg_CurrState@838350-838400 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838450-838500 
solution 1 ctl_FSM/reg_CurrState@838450-838500 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838750-838800 
solution 1 ctl_FSM/reg_CurrState@838750-838800 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838850-838900 
solution 1 ctl_FSM/reg_CurrState@838850-838900 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@838950-839000 
solution 1 ctl_FSM/reg_CurrState@838950-839000 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@837100-837150 
solution 1 ctl_FSM/reg_NextState@837100-837150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@837200-837250 
solution 1 ctl_FSM/reg_NextState@837200-837250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@837300-837350 
solution 1 ctl_FSM/reg_NextState@837300-837350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@837500-837550 
solution 1 ctl_FSM/reg_NextState@837500-837550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@837600-837650 
solution 1 ctl_FSM/reg_NextState@837600-837650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838100-838150 
solution 1 ctl_FSM/reg_NextState@838100-838150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838200-838250 
solution 1 ctl_FSM/reg_NextState@838200-838250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838300-838350 
solution 1 ctl_FSM/reg_NextState@838300-838350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838500-838550 
solution 1 ctl_FSM/reg_NextState@838500-838550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838600-838650 
solution 1 ctl_FSM/reg_NextState@838600-838650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838800-838850 
solution 1 ctl_FSM/reg_NextState@838800-838850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@838900-838950 
solution 1 ctl_FSM/reg_NextState@838900-838950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837300-837350 
solution 1 ctl_FSM/reg_pc_prectl@837300-837350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837400-837450 
solution 1 ctl_FSM/reg_pc_prectl@837400-837450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837500-837550 
solution 1 ctl_FSM/reg_pc_prectl@837500-837550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837600-837650 
solution 1 ctl_FSM/reg_pc_prectl@837600-837650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837700-837750 
solution 1 ctl_FSM/reg_pc_prectl@837700-837750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837800-837850 
solution 1 ctl_FSM/reg_pc_prectl@837800-837850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@837900-837950 
solution 1 ctl_FSM/reg_pc_prectl@837900-837950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@838000-838050 
solution 1 ctl_FSM/reg_pc_prectl@838000-838050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@838100-838150 
solution 1 ctl_FSM/reg_pc_prectl@838100-838150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@838200-838250 
solution 1 ctl_FSM/reg_pc_prectl@838200-838250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@838300-838350 
solution 1 ctl_FSM/reg_pc_prectl@838300-838350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_pc_prectl@839000-839050 
solution 1 ctl_FSM/reg_pc_prectl@839000-839050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@837200-837250 
solution 1 decode_pipe/wire_BUS2072@837200-837250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@838000-838050 
solution 1 decode_pipe/wire_BUS2072@838000-838050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@838800-838850 
solution 1 decode_pipe/wire_BUS2072@838800-838850 
solution 2 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2102@836800-836850 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2102@837200-837250 
solution 2 decode_pipe/wire_BUS2102@836800-836850 decode_pipe/wire_BUS2102@837200-837250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@837300-837350 
solution 1 decode_pipe/wire_ext_ctl_o@837300-837350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@838200-838250 
solution 1 decode_pipe/wire_ext_ctl_o@838200-838250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@839000-839050 
solution 1 decode_pipe/wire_ext_ctl_o@839000-839050 
solution 2 i_mips_core/decoder_pipe:decode_pipe/wire_pc_gen_ctl_o@837000-837050 i_mips_core/decoder_pipe:decode_pipe/wire_pc_gen_ctl_o@837300-837350 
solution 2 decode_pipe/wire_pc_gen_ctl_o@837000-837050 decode_pipe/wire_pc_gen_ctl_o@837300-837350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_4/stmt_1@837200-837250 
solution 1 decoder/always_1/block_1/case_1/block_4/stmt_1@837200-837250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_5/stmt_1@838000-838050 
solution 1 decoder/always_1/block_1/case_1/block_5/stmt_1@838000-838050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_6/stmt_1@838800-838850 
solution 1 decoder/always_1/block_1/case_1/block_6/stmt_1@838800-838850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@837200-837250 
solution 1 decoder/reg_ext_ctl@837200-837250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@838000-838050 
solution 1 decoder/reg_ext_ctl@838000-838050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@838800-838850 
solution 1 decoder/reg_ext_ctl@838800-838850 
solution 2 i_mips_core/decoder_pipe/idecoder:decoder/reg_pc_gen_ctl@836800-836850 i_mips_core/decoder_pipe/idecoder:decoder/reg_pc_gen_ctl@837200-837250 
solution 2 decoder/reg_pc_gen_ctl@836800-836850 decoder/reg_pc_gen_ctl@837200-837250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_3@837300-837350 
solution 1 ext/always_1/case_1/stmt_3@837300-837350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_4@838200-838250 
solution 1 ext/always_1/case_1/stmt_4@838200-838250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_4@839000-839050 
solution 1 ext/always_1/case_1/stmt_4@839000-839050 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@837300-837350 
solution 1 ext/input_ctl@837300-837350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@838200-838250 
solution 1 ext/input_ctl@838200-838250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@839000-839050 
solution 1 ext/input_ctl@839000-839050 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@837300-837350 
solution 1 ext/input_ins_i@837300-837350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@838200-838250 
solution 1 ext/input_ins_i@838200-838250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@839000-839050 
solution 1 ext/input_ins_i@839000-839050 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@837300-837350 
solution 1 ext/reg_res@837300-837350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@838200-838250 
solution 1 ext/reg_res@838200-838250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@839000-839050 
solution 1 ext/reg_res@839000-839050 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@837300-837350 
solution 1 ext/wire_instr25_0@837300-837350 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@838200-838250 
solution 1 ext/wire_instr25_0@838200-838250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@839000-839050 
solution 1 ext/wire_instr25_0@839000-839050 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1@838100-838150 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1@838100-838150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1@838900-838950 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1@838900-838950 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@837200-837250 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@837200-837250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@838000-838050 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@838000-838050 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@838800-838850 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@838800-838850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@837200-837250 
solution 1 ext_ctl_reg_clr_cls/input_clr@837200-837250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@838000-838050 
solution 1 ext_ctl_reg_clr_cls/input_clr@838000-838050 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@838100-838150 
solution 1 ext_ctl_reg_clr_cls/input_clr@838100-838150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@838800-838850 
solution 1 ext_ctl_reg_clr_cls/input_clr@838800-838850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@838900-838950 
solution 1 ext_ctl_reg_clr_cls/input_clr@838900-838950 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@837200-837250 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@837200-837250 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@838000-838050 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@838000-838050 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@838800-838850 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@838800-838850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@837250-837300 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@837250-837300 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@838050-838100 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@838050-838100 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@838150-838200 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@838150-838200 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@838850-838900 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@838850-838900 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@838950-839000 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@838950-839000 
solution 1 i_mips_core:mips_core/input_irq_i@837100-837150 
solution 1 mips_core/input_irq_i@837100-837150 
solution 1 i_mips_core:mips_core/input_irq_i@837200-837250 
solution 1 mips_core/input_irq_i@837200-837250 
solution 1 i_mips_core:mips_core/input_irq_i@837400-837450 
solution 1 mips_core/input_irq_i@837400-837450 
solution 1 i_mips_core:mips_core/input_irq_i@837500-837550 
solution 1 mips_core/input_irq_i@837500-837550 
solution 1 i_mips_core:mips_core/input_irq_i@837600-837650 
solution 1 mips_core/input_irq_i@837600-837650 
solution 1 i_mips_core:mips_core/input_irq_i@837700-837750 
solution 1 mips_core/input_irq_i@837700-837750 
solution 1 i_mips_core:mips_core/input_irq_i@837900-837950 
solution 1 mips_core/input_irq_i@837900-837950 
solution 1 i_mips_core:mips_core/input_irq_i@838300-838350 
solution 1 mips_core/input_irq_i@838300-838350 
solution 1 i_mips_core:mips_core/input_irq_i@838500-838550 
solution 1 mips_core/input_irq_i@838500-838550 
solution 1 i_mips_core:mips_core/input_irq_i@838600-838650 
solution 1 mips_core/input_irq_i@838600-838650 
solution 1 i_mips_core:mips_core/input_irq_i@838700-838750 
solution 1 mips_core/input_irq_i@838700-838750 
solution 1 i_mips_core:mips_core/input_irq_i@838800-838850 
solution 1 mips_core/input_irq_i@838800-838850 
solution 1 i_mips_core:mips_core/input_zz_ins_i@837100-837150 
solution 1 mips_core/input_zz_ins_i@837100-837150 
solution 1 i_mips_core:mips_core/input_zz_ins_i@837200-837250 
solution 1 mips_core/input_zz_ins_i@837200-837250 
solution 1 i_mips_core:mips_core/input_zz_ins_i@837300-837350 
solution 1 mips_core/input_zz_ins_i@837300-837350 
solution 1 i_mips_core:mips_core/input_zz_ins_i@837400-837450 
solution 1 mips_core/input_zz_ins_i@837400-837450 
solution 1 i_mips_core:mips_core/input_zz_ins_i@837700-837750 
solution 1 mips_core/input_zz_ins_i@837700-837750 
solution 1 i_mips_core:mips_core/input_zz_ins_i@837900-837950 
solution 1 mips_core/input_zz_ins_i@837900-837950 
solution 1 i_mips_core:mips_core/input_zz_ins_i@838200-838250 
solution 1 mips_core/input_zz_ins_i@838200-838250 
solution 1 i_mips_core:mips_core/input_zz_ins_i@838300-838350 
solution 1 mips_core/input_zz_ins_i@838300-838350 
solution 1 i_mips_core:mips_core/input_zz_ins_i@838400-838450 
solution 1 mips_core/input_zz_ins_i@838400-838450 
solution 1 i_mips_core:mips_core/input_zz_ins_i@838500-838550 
solution 1 mips_core/input_zz_ins_i@838500-838550 
solution 1 i_mips_core:mips_core/input_zz_ins_i@838600-838650 
solution 1 mips_core/input_zz_ins_i@838600-838650 
solution 1 i_mips_core:mips_core/input_zz_ins_i@838700-838750 
solution 1 mips_core/input_zz_ins_i@838700-838750 
solution 1 i_mips_core:mips_core/wire_BUS117@837300-837350 
solution 1 mips_core/wire_BUS117@837300-837350 
solution 1 i_mips_core:mips_core/wire_BUS117@838200-838250 
solution 1 mips_core/wire_BUS117@838200-838250 
solution 1 i_mips_core:mips_core/wire_BUS117@839000-839050 
solution 1 mips_core/wire_BUS117@839000-839050 
solution 1 i_mips_core:mips_core/wire_BUS27031@837400-837450 
solution 1 mips_core/wire_BUS27031@837400-837450 
solution 1 i_mips_core:mips_core/wire_BUS27031@837500-837550 
solution 1 mips_core/wire_BUS27031@837500-837550 
solution 1 i_mips_core:mips_core/wire_BUS27031@837600-837650 
solution 1 mips_core/wire_BUS27031@837600-837650 
solution 1 i_mips_core:mips_core/wire_BUS27031@837700-837750 
solution 1 mips_core/wire_BUS27031@837700-837750 
solution 1 i_mips_core:mips_core/wire_BUS27031@837800-837850 
solution 1 mips_core/wire_BUS27031@837800-837850 
solution 1 i_mips_core:mips_core/wire_BUS27031@838300-838350 
solution 1 mips_core/wire_BUS27031@838300-838350 
solution 1 i_mips_core:mips_core/wire_BUS27031@838400-838450 
solution 1 mips_core/wire_BUS27031@838400-838450 
solution 1 i_mips_core:mips_core/wire_BUS27031@838600-838650 
solution 1 mips_core/wire_BUS27031@838600-838650 
solution 1 i_mips_core:mips_core/wire_BUS27031@838700-838750 
solution 1 mips_core/wire_BUS27031@838700-838750 
solution 1 i_mips_core:mips_core/wire_BUS27031@838800-838850 
solution 1 mips_core/wire_BUS27031@838800-838850 
solution 1 i_mips_core:mips_core/wire_BUS27031@838900-838950 
solution 1 mips_core/wire_BUS27031@838900-838950 
solution 1 i_mips_core:mips_core/wire_BUS27031@839000-839050 
solution 1 mips_core/wire_BUS27031@839000-839050 
solution 2 i_mips_core:mips_core/wire_BUS271@837000-837050 i_mips_core:mips_core/wire_BUS271@837300-837350 
solution 2 mips_core/wire_BUS271@837000-837050 mips_core/wire_BUS271@837300-837350 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@837300-837350 
solution 1 mips_core/wire_zz_pc_o@837300-837350 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@837400-837450 
solution 1 mips_core/wire_zz_pc_o@837400-837450 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@837500-837550 
solution 1 mips_core/wire_zz_pc_o@837500-837550 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@837600-837650 
solution 1 mips_core/wire_zz_pc_o@837600-837650 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838200-838250 
solution 1 mips_core/wire_zz_pc_o@838200-838250 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838300-838350 
solution 1 mips_core/wire_zz_pc_o@838300-838350 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838500-838550 
solution 1 mips_core/wire_zz_pc_o@838500-838550 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838600-838650 
solution 1 mips_core/wire_zz_pc_o@838600-838650 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838700-838750 
solution 1 mips_core/wire_zz_pc_o@838700-838750 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838800-838850 
solution 1 mips_core/wire_zz_pc_o@838800-838850 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@838900-838950 
solution 1 mips_core/wire_zz_pc_o@838900-838950 
solution 1 i_mips_core:mips_core/wire_zz_pc_o@839000-839050 
solution 1 mips_core/wire_zz_pc_o@839000-839050 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837000-837050 
solution 1 mips_dvc/always_6/stmt_1@837000-837050 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837100-837150 
solution 1 mips_dvc/always_6/stmt_1@837100-837150 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837300-837350 
solution 1 mips_dvc/always_6/stmt_1@837300-837350 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837400-837450 
solution 1 mips_dvc/always_6/stmt_1@837400-837450 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837500-837550 
solution 1 mips_dvc/always_6/stmt_1@837500-837550 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837600-837650 
solution 1 mips_dvc/always_6/stmt_1@837600-837650 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837700-837750 
solution 1 mips_dvc/always_6/stmt_1@837700-837750 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837800-837850 
solution 1 mips_dvc/always_6/stmt_1@837800-837850 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@837900-837950 
solution 1 mips_dvc/always_6/stmt_1@837900-837950 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@838200-838250 
solution 1 mips_dvc/always_6/stmt_1@838200-838250 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@838400-838450 
solution 1 mips_dvc/always_6/stmt_1@838400-838450 
solution 1 imips_dvc:mips_dvc/always_6/stmt_1@838600-838650 
solution 1 mips_dvc/always_6/stmt_1@838600-838650 
solution 1 imips_dvc:mips_dvc/reg_cmd@830550-830600 
solution 1 mips_dvc/reg_cmd@830550-830600 
solution 1 imips_dvc:mips_dvc/reg_cmd@834750-834800 
solution 1 mips_dvc/reg_cmd@834750-834800 
solution 1 imips_dvc:mips_dvc/reg_cmd@835350-835400 
solution 1 mips_dvc/reg_cmd@835350-835400 
solution 1 imips_dvc:mips_dvc/reg_cmd@835450-835500 
solution 1 mips_dvc/reg_cmd@835450-835500 
solution 1 imips_dvc:mips_dvc/reg_cmd@835550-835600 
solution 1 mips_dvc/reg_cmd@835550-835600 
solution 1 imips_dvc:mips_dvc/reg_cmd@835650-835700 
solution 1 mips_dvc/reg_cmd@835650-835700 
solution 1 imips_dvc:mips_dvc/reg_cmd@835750-835800 
solution 1 mips_dvc/reg_cmd@835750-835800 
solution 1 imips_dvc:mips_dvc/reg_cmd@835850-835900 
solution 1 mips_dvc/reg_cmd@835850-835900 
solution 1 imips_dvc:mips_dvc/reg_cmd@835950-836000 
solution 1 mips_dvc/reg_cmd@835950-836000 
solution 1 imips_dvc:mips_dvc/reg_cmd@836050-836100 
solution 1 mips_dvc/reg_cmd@836050-836100 
solution 1 imips_dvc:mips_dvc/reg_cmd@836150-836200 
solution 1 mips_dvc/reg_cmd@836150-836200 
solution 1 imips_dvc:mips_dvc/reg_cmd@836250-836300 
solution 1 mips_dvc/reg_cmd@836250-836300 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837050-837100 
solution 1 mips_dvc/reg_irq_req_o@837050-837100 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837150-837200 
solution 1 mips_dvc/reg_irq_req_o@837150-837200 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837350-837400 
solution 1 mips_dvc/reg_irq_req_o@837350-837400 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837450-837500 
solution 1 mips_dvc/reg_irq_req_o@837450-837500 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837550-837600 
solution 1 mips_dvc/reg_irq_req_o@837550-837600 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837650-837700 
solution 1 mips_dvc/reg_irq_req_o@837650-837700 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@837850-837900 
solution 1 mips_dvc/reg_irq_req_o@837850-837900 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@838250-838300 
solution 1 mips_dvc/reg_irq_req_o@838250-838300 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@838450-838500 
solution 1 mips_dvc/reg_irq_req_o@838450-838500 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@838550-838600 
solution 1 mips_dvc/reg_irq_req_o@838550-838600 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@838650-838700 
solution 1 mips_dvc/reg_irq_req_o@838650-838700 
solution 1 imips_dvc:mips_dvc/reg_irq_req_o@838750-838800 
solution 1 mips_dvc/reg_irq_req_o@838750-838800 
solution 1 :mips_sys/constraint_zz_pc_o@838950-839050 
solution 1 mips_sys/constraint_zz_pc_o@838950-839050 
solution 1 :mips_sys/constraint_zz_pc_o@839000-839050 
solution 1 mips_sys/constraint_zz_pc_o@839000-839050 
solution 1 :mips_sys/input_zz_ins_i@837200-837250 
solution 1 mips_sys/input_zz_ins_i@837200-837250 
solution 1 :mips_sys/input_zz_ins_i@837300-837350 
solution 1 mips_sys/input_zz_ins_i@837300-837350 
solution 1 :mips_sys/input_zz_ins_i@837400-837450 
solution 1 mips_sys/input_zz_ins_i@837400-837450 
solution 1 :mips_sys/input_zz_ins_i@837700-837750 
solution 1 mips_sys/input_zz_ins_i@837700-837750 
solution 1 :mips_sys/input_zz_ins_i@837900-837950 
solution 1 mips_sys/input_zz_ins_i@837900-837950 
solution 1 :mips_sys/input_zz_ins_i@838000-838050 
solution 1 mips_sys/input_zz_ins_i@838000-838050 
solution 1 :mips_sys/input_zz_ins_i@838200-838250 
solution 1 mips_sys/input_zz_ins_i@838200-838250 
solution 1 :mips_sys/input_zz_ins_i@838300-838350 
solution 1 mips_sys/input_zz_ins_i@838300-838350 
solution 1 :mips_sys/input_zz_ins_i@838400-838450 
solution 1 mips_sys/input_zz_ins_i@838400-838450 
solution 1 :mips_sys/input_zz_ins_i@838500-838550 
solution 1 mips_sys/input_zz_ins_i@838500-838550 
solution 1 :mips_sys/input_zz_ins_i@838600-838650 
solution 1 mips_sys/input_zz_ins_i@838600-838650 
solution 1 :mips_sys/input_zz_ins_i@838700-838750 
solution 1 mips_sys/input_zz_ins_i@838700-838750 
solution 1 :mips_sys/wire_w_irq@837100-837150 
solution 1 mips_sys/wire_w_irq@837100-837150 
solution 1 :mips_sys/wire_w_irq@837200-837250 
solution 1 mips_sys/wire_w_irq@837200-837250 
solution 1 :mips_sys/wire_w_irq@837400-837450 
solution 1 mips_sys/wire_w_irq@837400-837450 
solution 1 :mips_sys/wire_w_irq@837500-837550 
solution 1 mips_sys/wire_w_irq@837500-837550 
solution 1 :mips_sys/wire_w_irq@837600-837650 
solution 1 mips_sys/wire_w_irq@837600-837650 
solution 1 :mips_sys/wire_w_irq@837700-837750 
solution 1 mips_sys/wire_w_irq@837700-837750 
solution 1 :mips_sys/wire_w_irq@837900-837950 
solution 1 mips_sys/wire_w_irq@837900-837950 
solution 1 :mips_sys/wire_w_irq@838300-838350 
solution 1 mips_sys/wire_w_irq@838300-838350 
solution 1 :mips_sys/wire_w_irq@838500-838550 
solution 1 mips_sys/wire_w_irq@838500-838550 
solution 1 :mips_sys/wire_w_irq@838600-838650 
solution 1 mips_sys/wire_w_irq@838600-838650 
solution 1 :mips_sys/wire_w_irq@838700-838750 
solution 1 mips_sys/wire_w_irq@838700-838750 
solution 1 :mips_sys/wire_w_irq@838800-838850 
solution 1 mips_sys/wire_w_irq@838800-838850 
solution 1 :mips_sys/wire_zz_pc_o@839000-839050 
solution 1 mips_sys/wire_zz_pc_o@839000-839050 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837300-837350 
solution 1 pc/input_pc_i@837300-837350 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837400-837450 
solution 1 pc/input_pc_i@837400-837450 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837500-837550 
solution 1 pc/input_pc_i@837500-837550 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837600-837650 
solution 1 pc/input_pc_i@837600-837650 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837700-837750 
solution 1 pc/input_pc_i@837700-837750 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837800-837850 
solution 1 pc/input_pc_i@837800-837850 
solution 1 i_mips_core/new_pc:pc/input_pc_i@837900-837950 
solution 1 pc/input_pc_i@837900-837950 
solution 1 i_mips_core/new_pc:pc/input_pc_i@838000-838050 
solution 1 pc/input_pc_i@838000-838050 
solution 1 i_mips_core/new_pc:pc/input_pc_i@838100-838150 
solution 1 pc/input_pc_i@838100-838150 
solution 1 i_mips_core/new_pc:pc/input_pc_i@838200-838250 
solution 1 pc/input_pc_i@838200-838250 
solution 1 i_mips_core/new_pc:pc/input_pc_i@838300-838350 
solution 1 pc/input_pc_i@838300-838350 
solution 1 i_mips_core/new_pc:pc/input_pc_i@838400-838450 
solution 1 pc/input_pc_i@838400-838450 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@837400-837450 
solution 1 pc/wire_pc_o@837400-837450 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@837500-837550 
solution 1 pc/wire_pc_o@837500-837550 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@837600-837650 
solution 1 pc/wire_pc_o@837600-837650 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@837700-837750 
solution 1 pc/wire_pc_o@837700-837750 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@837800-837850 
solution 1 pc/wire_pc_o@837800-837850 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@837900-837950 
solution 1 pc/wire_pc_o@837900-837950 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@838000-838050 
solution 1 pc/wire_pc_o@838000-838050 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@838100-838150 
solution 1 pc/wire_pc_o@838100-838150 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@838200-838250 
solution 1 pc/wire_pc_o@838200-838250 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@838300-838350 
solution 1 pc/wire_pc_o@838300-838350 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@838400-838450 
solution 1 pc/wire_pc_o@838400-838450 
solution 1 i_mips_core/new_pc:pc/wire_pc_o@838500-838550 
solution 1 pc/wire_pc_o@838500-838550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1@838200-838250 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1@838200-838250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1@839000-839050 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1@839000-839050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2@838200-838250 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2@838200-838250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2@839000-839050 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2@839000-839050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2@837300-837350 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2@837300-837350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837400-837450 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837400-837450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837500-837550 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837500-837550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837600-837650 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837600-837650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837700-837750 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837700-837750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837800-837850 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837800-837850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837900-837950 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@837900-837950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838000-838050 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838000-838050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838300-838350 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838300-838350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838400-838450 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838400-838450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838500-838550 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838500-838550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838600-838650 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838600-838650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838700-838750 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4@838700-838750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1@838100-838150 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1@838100-838150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1@838900-838950 
solution 1 pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1@838900-838950 
solution 2 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_ctl@837000-837050 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_ctl@837300-837350 
solution 2 pc_gen/input_ctl@837000-837050 pc_gen/input_ctl@837300-837350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_imm@837300-837350 
solution 1 pc_gen/input_imm@837300-837350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_imm@838200-838250 
solution 1 pc_gen/input_imm@838200-838250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_imm@839000-839050 
solution 1 pc_gen/input_imm@839000-839050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@837400-837450 
solution 1 pc_gen/input_pc@837400-837450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@837500-837550 
solution 1 pc_gen/input_pc@837500-837550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@837600-837650 
solution 1 pc_gen/input_pc@837600-837650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@837700-837750 
solution 1 pc_gen/input_pc@837700-837750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@837800-837850 
solution 1 pc_gen/input_pc@837800-837850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@837900-837950 
solution 1 pc_gen/input_pc@837900-837950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@838000-838050 
solution 1 pc_gen/input_pc@838000-838050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@838100-838150 
solution 1 pc_gen/input_pc@838100-838150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@838200-838250 
solution 1 pc_gen/input_pc@838200-838250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@838300-838350 
solution 1 pc_gen/input_pc@838300-838350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@838400-838450 
solution 1 pc_gen/input_pc@838400-838450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc@838500-838550 
solution 1 pc_gen/input_pc@838500-838550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837300-837350 
solution 1 pc_gen/input_pc_prectl@837300-837350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837400-837450 
solution 1 pc_gen/input_pc_prectl@837400-837450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837500-837550 
solution 1 pc_gen/input_pc_prectl@837500-837550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837600-837650 
solution 1 pc_gen/input_pc_prectl@837600-837650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837700-837750 
solution 1 pc_gen/input_pc_prectl@837700-837750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837800-837850 
solution 1 pc_gen/input_pc_prectl@837800-837850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@837900-837950 
solution 1 pc_gen/input_pc_prectl@837900-837950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@838000-838050 
solution 1 pc_gen/input_pc_prectl@838000-838050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@838100-838150 
solution 1 pc_gen/input_pc_prectl@838100-838150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@838300-838350 
solution 1 pc_gen/input_pc_prectl@838300-838350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@838600-838650 
solution 1 pc_gen/input_pc_prectl@838600-838650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/input_pc_prectl@839000-839050 
solution 1 pc_gen/input_pc_prectl@839000-839050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837300-837350 
solution 1 pc_gen/reg_pc_next@837300-837350 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837400-837450 
solution 1 pc_gen/reg_pc_next@837400-837450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837500-837550 
solution 1 pc_gen/reg_pc_next@837500-837550 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837600-837650 
solution 1 pc_gen/reg_pc_next@837600-837650 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837700-837750 
solution 1 pc_gen/reg_pc_next@837700-837750 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837800-837850 
solution 1 pc_gen/reg_pc_next@837800-837850 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@837900-837950 
solution 1 pc_gen/reg_pc_next@837900-837950 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@838000-838050 
solution 1 pc_gen/reg_pc_next@838000-838050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@838100-838150 
solution 1 pc_gen/reg_pc_next@838100-838150 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@838200-838250 
solution 1 pc_gen/reg_pc_next@838200-838250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@838400-838450 
solution 1 pc_gen/reg_pc_next@838400-838450 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/reg_pc_next@839000-839050 
solution 1 pc_gen/reg_pc_next@839000-839050 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/wire_br_addr@838200-838250 
solution 1 pc_gen/wire_br_addr@838200-838250 
solution 1 i_mips_core/iRF_stage/i_pc_gen:pc_gen/wire_br_addr@839000-839050 
solution 1 pc_gen/wire_br_addr@839000-839050 
solution 2 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@836800-836850 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@837200-837250 
solution 2 pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@836800-836850 pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@837200-837250 
solution 2 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@836800-836850 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@837200-837250 
solution 2 pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@836800-836850 pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i@837200-837250 
solution 2 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@836850-836900 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@837250-837300 
solution 2 pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@836850-836900 pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@837250-837300 
solution 2 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@836950-837000 i_mips_core/decoder_pipe/pipereg/U8:pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@837250-837300 
solution 2 pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@836950-837000 pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o@837250-837300 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@837200-837250 
solution 1 pipelinedregs/input_ext_ctl_i@837200-837250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@838000-838050 
solution 1 pipelinedregs/input_ext_ctl_i@838000-838050 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@838800-838850 
solution 1 pipelinedregs/input_ext_ctl_i@838800-838850 
solution 2 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pc_gen_ctl_i@836800-836850 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pc_gen_ctl_i@837200-837250 
solution 2 pipelinedregs/input_pc_gen_ctl_i@836800-836850 pipelinedregs/input_pc_gen_ctl_i@837200-837250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@837300-837350 
solution 1 pipelinedregs/wire_ext_ctl@837300-837350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@838200-838250 
solution 1 pipelinedregs/wire_ext_ctl@838200-838250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@839000-839050 
solution 1 pipelinedregs/wire_ext_ctl@839000-839050 
solution 2 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_pc_gen_ctl_o@837000-837050 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_pc_gen_ctl_o@837300-837350 
solution 2 pipelinedregs/wire_pc_gen_ctl_o@837000-837050 pipelinedregs/wire_pc_gen_ctl_o@837300-837350 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_1@838100-838150 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_1@838100-838150 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_1@838900-838950 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_1@838900-838950 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837200-837250 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837200-837250 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837300-837350 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837300-837350 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837400-837450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837400-837450 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837500-837550 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837500-837550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837600-837650 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837600-837650 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837700-837750 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837700-837750 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837800-837850 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837800-837850 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837900-837950 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@837900-837950 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838000-838050 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838000-838050 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838000-838050 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838100-838150 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838100-838150 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838200-838250 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838200-838250 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838300-838350 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838300-838350 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838400-838450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838400-838450 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838800-838850 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@838800-838850 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@837200-837250 
solution 1 r32_reg_clr_cls/input_r32_i@837200-837250 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837300-837350 
solution 1 r32_reg_clr_cls/input_r32_i@837300-837350 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837400-837450 
solution 1 r32_reg_clr_cls/input_r32_i@837400-837450 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837500-837550 
solution 1 r32_reg_clr_cls/input_r32_i@837500-837550 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837600-837650 
solution 1 r32_reg_clr_cls/input_r32_i@837600-837650 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837700-837750 
solution 1 r32_reg_clr_cls/input_r32_i@837700-837750 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837800-837850 
solution 1 r32_reg_clr_cls/input_r32_i@837800-837850 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@837900-837950 
solution 1 r32_reg_clr_cls/input_r32_i@837900-837950 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@838000-838050 
solution 1 r32_reg_clr_cls/input_r32_i@838000-838050 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@838000-838050 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@838100-838150 
solution 1 r32_reg_clr_cls/input_r32_i@838100-838150 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@838200-838250 
solution 1 r32_reg_clr_cls/input_r32_i@838200-838250 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@838300-838350 
solution 1 r32_reg_clr_cls/input_r32_i@838300-838350 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/input_r32_i@838400-838450 
solution 1 r32_reg_clr_cls/input_r32_i@838400-838450 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@838800-838850 
solution 1 r32_reg_clr_cls/input_r32_i@838800-838850 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@837250-837300 
solution 1 r32_reg_clr_cls/reg_r32_o@837250-837300 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837350-837400 
solution 1 r32_reg_clr_cls/reg_r32_o@837350-837400 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837450-837500 
solution 1 r32_reg_clr_cls/reg_r32_o@837450-837500 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837550-837600 
solution 1 r32_reg_clr_cls/reg_r32_o@837550-837600 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837650-837700 
solution 1 r32_reg_clr_cls/reg_r32_o@837650-837700 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837750-837800 
solution 1 r32_reg_clr_cls/reg_r32_o@837750-837800 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837850-837900 
solution 1 r32_reg_clr_cls/reg_r32_o@837850-837900 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@837950-838000 
solution 1 r32_reg_clr_cls/reg_r32_o@837950-838000 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@838050-838100 
solution 1 r32_reg_clr_cls/reg_r32_o@838050-838100 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@838050-838100 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@838150-838200 
solution 1 r32_reg_clr_cls/reg_r32_o@838150-838200 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@838150-838200 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@838250-838300 
solution 1 r32_reg_clr_cls/reg_r32_o@838250-838300 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@838350-838400 
solution 1 r32_reg_clr_cls/reg_r32_o@838350-838400 
solution 1 i_mips_core/new_pc/pc_latch:r32_reg_clr_cls/reg_r32_o@838450-838500 
solution 1 r32_reg_clr_cls/reg_r32_o@838450-838500 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@838850-838900 
solution 1 r32_reg_clr_cls/reg_r32_o@838850-838900 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@838950-839000 
solution 1 r32_reg_clr_cls/reg_r32_o@838950-839000 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@837300-837350 
solution 1 rf_stage/input_ext_ctl_i@837300-837350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@838200-838250 
solution 1 rf_stage/input_ext_ctl_i@838200-838250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@839000-839050 
solution 1 rf_stage/input_ext_ctl_i@839000-839050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@837200-837250 
solution 1 rf_stage/input_ins_i@837200-837250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@838000-838050 
solution 1 rf_stage/input_ins_i@838000-838050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@838800-838850 
solution 1 rf_stage/input_ins_i@838800-838850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837100-837150 
solution 1 rf_stage/input_irq_i@837100-837150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837200-837250 
solution 1 rf_stage/input_irq_i@837200-837250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837500-837550 
solution 1 rf_stage/input_irq_i@837500-837550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837600-837650 
solution 1 rf_stage/input_irq_i@837600-837650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837700-837750 
solution 1 rf_stage/input_irq_i@837700-837750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837800-837850 
solution 1 rf_stage/input_irq_i@837800-837850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@837900-837950 
solution 1 rf_stage/input_irq_i@837900-837950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@838000-838050 
solution 1 rf_stage/input_irq_i@838000-838050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@838300-838350 
solution 1 rf_stage/input_irq_i@838300-838350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@838400-838450 
solution 1 rf_stage/input_irq_i@838400-838450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@838600-838650 
solution 1 rf_stage/input_irq_i@838600-838650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_irq_i@838700-838750 
solution 1 rf_stage/input_irq_i@838700-838750 
solution 2 i_mips_core/iRF_stage:rf_stage/input_pc_gen_ctl@837000-837050 i_mips_core/iRF_stage:rf_stage/input_pc_gen_ctl@837300-837350 
solution 2 rf_stage/input_pc_gen_ctl@837000-837050 rf_stage/input_pc_gen_ctl@837300-837350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@837400-837450 
solution 1 rf_stage/input_pc_i@837400-837450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@837500-837550 
solution 1 rf_stage/input_pc_i@837500-837550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@837600-837650 
solution 1 rf_stage/input_pc_i@837600-837650 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@837700-837750 
solution 1 rf_stage/input_pc_i@837700-837750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@837800-837850 
solution 1 rf_stage/input_pc_i@837800-837850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@837900-837950 
solution 1 rf_stage/input_pc_i@837900-837950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@838000-838050 
solution 1 rf_stage/input_pc_i@838000-838050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@838100-838150 
solution 1 rf_stage/input_pc_i@838100-838150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@838200-838250 
solution 1 rf_stage/input_pc_i@838200-838250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@838300-838350 
solution 1 rf_stage/input_pc_i@838300-838350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@838500-838550 
solution 1 rf_stage/input_pc_i@838500-838550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pc_i@838600-838650 
solution 1 rf_stage/input_pc_i@838600-838650 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@837300-837350 
solution 1 rf_stage/wire_BUS1013@837300-837350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@837400-837450 
solution 1 rf_stage/wire_BUS1013@837400-837450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@837500-837550 
solution 1 rf_stage/wire_BUS1013@837500-837550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@837700-837750 
solution 1 rf_stage/wire_BUS1013@837700-837750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@837900-837950 
solution 1 rf_stage/wire_BUS1013@837900-837950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@838000-838050 
solution 1 rf_stage/wire_BUS1013@838000-838050 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@838400-838450 
solution 1 rf_stage/wire_BUS1013@838400-838450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@838600-838650 
solution 1 rf_stage/wire_BUS1013@838600-838650 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@838700-838750 
solution 1 rf_stage/wire_BUS1013@838700-838750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@838800-838850 
solution 1 rf_stage/wire_BUS1013@838800-838850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@838900-838950 
solution 1 rf_stage/wire_BUS1013@838900-838950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS1013@839000-839050 
solution 1 rf_stage/wire_BUS1013@839000-839050 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@837300-837350 
solution 1 rf_stage/wire_BUS2085@837300-837350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@838200-838250 
solution 1 rf_stage/wire_BUS2085@838200-838250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@839000-839050 
solution 1 rf_stage/wire_BUS2085@839000-839050 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@837300-837350 
solution 1 rf_stage/wire_ext_o@837300-837350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@838200-838250 
solution 1 rf_stage/wire_ext_o@838200-838250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@839000-839050 
solution 1 rf_stage/wire_ext_o@839000-839050 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837300-837350 
solution 1 rf_stage/wire_pc_next@837300-837350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837400-837450 
solution 1 rf_stage/wire_pc_next@837400-837450 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837500-837550 
solution 1 rf_stage/wire_pc_next@837500-837550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837600-837650 
solution 1 rf_stage/wire_pc_next@837600-837650 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837700-837750 
solution 1 rf_stage/wire_pc_next@837700-837750 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837800-837850 
solution 1 rf_stage/wire_pc_next@837800-837850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@837900-837950 
solution 1 rf_stage/wire_pc_next@837900-837950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@838000-838050 
solution 1 rf_stage/wire_pc_next@838000-838050 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@838100-838150 
solution 1 rf_stage/wire_pc_next@838100-838150 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@838200-838250 
solution 1 rf_stage/wire_pc_next@838200-838250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@838300-838350 
solution 1 rf_stage/wire_pc_next@838300-838350 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_pc_next@839000-839050 
solution 1 rf_stage/wire_pc_next@839000-839050 
