/*
    ---------------------------------------------------------------
    SPDX-License-Identifier: BSD-3-Clause

    Copyright (c) 2026, Renesas Electronics Corporation and/or its affiliates


    Redistribution and use in source and binary forms, with or without modification,
    are permitted provided that the following conditions are met:

    1. Redistributions of source code must retain the above copyright notice, this
       list of conditions and the following disclaimer.

    2. Redistributions in binary form must reproduce the above copyright notice, this list of
       conditions and the following disclaimer in the documentation and/or other
       materials provided with the distribution.

    3. Neither the name of Renesas nor the names of its
       contributors may be used to endorse or promote products derived from this
       software without specific prior written permission.



    THIS SOFTWARE IS PROVIDED BY Renesas "AS IS" AND ANY EXPRESS
    OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
    OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
    DISCLAIMED. IN NO EVENT SHALL RENESAS OR CONTRIBUTORS BE
    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
    GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
    HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
    LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
    OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    ---------------------------------------------------------------

    Project     : PTX2xxR/W
    Module      : MCU-RA4M2 GPIO Driver
    File        : ptx_HAL_DRV_GPIO.h

    Description : Implementation of the GPIO Driver for the MCU-RA4M2 Reference Platform
*/

/**
 * \addtogroup DRV_RA4M2_IMPL_GPIO
 *
 * @{
 */

#if !defined(PTX_HAL_DRV_GPIO_H)
#define PTX_HAL_DRV_GPIO_H

/*
 * ####################################################################################################################
 * INCLUDES
 * ####################################################################################################################
 */

#include "ptx_Components.h"
#include "ptx_Log.h"
#include "ptx_HAL_DRV_GPIO_Int.h"
#include "hal_data.h"

#if defined(__cplusplus)
extern "C" {
#endif

/*
 * ####################################################################################################################
 * DEFINES
 * ####################################################################################################################
 */

/**
 * \brief Reference MCU RA4M2 board GPIO adaptation.
 * Definitions/assignment of EK RA4M2 board MCU GPIOs used to access PTX reference board.
 *
 * \note If another board is used (RRQ35230-POLLER_EVB), assign corresponding pin configuration here.
 */
#if defined(PTX_ENABLE_BOARD_EVK)
#define PTX_HAL_DRV_GPIO_RESET_PIN              BSP_IO_PORT_05_PIN_00   /**< MCU GPIO pin used to hard-reset PTX chip. */
#else
/* FPB-RA2E3: PTX205R SEN (System Enable) is wired to PMOD1 pin 8 = P915. Must be HIGH for the chip to run;
 * the NSC driver pulses it LOW for ~10 ms to hard-reset the chip. (Previously P212 = EXTAL pin, not on PMOD1.) */
#define PTX_HAL_DRV_GPIO_RESET_PIN              BSP_IO_PORT_09_PIN_15   /**< FPB-RA2E3: P915 (PMOD1 pin 8, PTX SEN). */
#endif

#define PTX_HAL_DRV_GPIO_PINCFG_OUTPUT_LOW      ((uint32_t) IOPORT_CFG_PORT_DIRECTION_OUTPUT | (uint32_t) IOPORT_CFG_PORT_OUTPUT_LOW)   /**< GPIO set to output-low. */
#define PTX_HAL_DRV_GPIO_PINCFG_INPUT           ((uint32_t) IOPORT_CFG_PORT_DIRECTION_INPUT)                                            /**< GPIO set to input. */
#define PTX_HAL_DRV_GPIO_PINCFG_OUTPUT_HIGH     ((uint32_t) IOPORT_CFG_PORT_DIRECTION_OUTPUT | (uint32_t) IOPORT_CFG_PORT_OUTPUT_HIGH)  /**< GPIO set to output-high. */
#define PTX_HAL_DRV_GPIO_PINCFG_EXT_IRQ         ((uint32_t) IOPORT_CFG_IRQ_ENABLE | (uint32_t) IOPORT_CFG_PORT_DIRECTION_INPUT)         /**< GPIO set to input-interrupt. */
#define PTX_HAL_DRV_GPIO_PINCFG_INPUT_PULLUP    ((uint32_t) IOPORT_CFG_PULLUP_ENABLE | (uint32_t) IOPORT_CFG_PORT_DIRECTION_INPUT)      /**< GPIO set to input-pullup. */

/*
 * ####################################################################################################################
 * TYPES
 * ####################################################################################################################
 */

/**
 * \brief Port Configuration
 *
 * This structure contains all variables required to operate the GPIO driver from the Renesas RA4M2 MCU.
 *
 * \note Integrators must initialise this structure according to their needs! A working example can be found in the
 * corresponding c file.
 */
typedef struct ptx_HAL_DRV_GPIO_PortConfig
{
    const ioport_instance_t             *Instance;  /**< Instance */
} ptx_HAL_DRV_GPIO_PortConfig_t;


/**
 * \brief Main Component Structure
 */
typedef struct ptx_HAL_DRV_GPIO
{
    ptx_Comps_t                         CompId;     /**< Component ID */
    ptx_HAL_DRV_GPIO_PortConfig_t       *Port;      /**< Pointer to port */

    ptx_Log_t                           *Log;       /**< Log context. */
} ptx_HAL_DRV_GPIO_t;

/**
 * \brief Main Component Initialization Parameters
 */
typedef struct ptx_HAL_DRV_GPIO_InitParams
{
    ptx_Log_t                   *Log;                   /**< Log context. */
} ptx_HAL_DRV_GPIO_InitParams_t;

/*
 * ####################################################################################################################
 * API FUNCTIONS
 * ####################################################################################################################
 */

/**
 * \brief Component Initialization.
 *
 * Initializes the GPIO driver component. Validates input parameters and sets up
 * component references. The Log context must be a valid logger instance.
 * Configures the internal port configuration structure to reference the ioport instance.
 *
 * \param[out]      ctx             Pointer to component.
 * \param[in]       initParams      Pointer to initialization parameters.
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_Init (ptx_HAL_DRV_GPIO_t *ctx, ptx_HAL_DRV_GPIO_InitParams_t *initParams);

/**
 * \brief Component De-Initialization.
 *
 * Closes any open GPIO resources and clears all component data.
 * Resets component ID to Comp_None. Calls ptx_HAL_DRV_GPIO_Close internally
 * to ensure proper resource cleanup.
 *
 * \param[in,out]       ctx   Pointer to component.
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_DeInit (ptx_HAL_DRV_GPIO_t *ctx);

/**
 * \brief Opens a GPIO device.
 *
 * Opens the ioport interface using the configured ioport instance. If the port is already
 * open (FSP_ERR_ALREADY_OPEN), it will be closed first and then reopened. This ensures
 * a clean state for GPIO operations. Additionally, configures the reset pin (PTX_HAL_DRV_GPIO_RESET_PIN)
 * as an output-high pin (inactive state) to ensure the PTX chip is not held in reset.
 *
 * \param[in,out]       ctx     Pointer to component.
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_Open (void *ctx);

/**
 * \brief Closes a GPIO device.
 *
 * Closes the ioport interface and releases associated resources. Returns success
 * if the port is successfully closed or if it was not open (FSP_ERR_NOT_OPEN).
 *
 * \param[in,out]       ctx     Pointer to component.
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_Close (void *ctx);

/**
 * \brief Reads a GPIO pin level.
 *
 * Reads the current logic level of the specified pin using the ioport interface.
 * The pin parameter should be a valid pin identifier for the target MCU.
 *
 * \param[in]       ctx     Pointer to component.
 * \param[in]       pin     Pin to read from.
 * \param[out]      level   Pointer to variable for storing pin level (0 = LOW, 1 = HIGH).
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_ReadPin (void *ctx, uint16_t pin, uint8_t *level);

/**
 * \brief Writes a GPIO pin level.
 *
 * Sets the logic level of the specified pin using the ioport interface.
 * Any non-zero level value sets the pin HIGH; zero sets it LOW.
 *
 * \param[in]       ctx     Pointer to component.
 * \param[in]       pin     Pin to write to.
 * \param[in]       level   Level to set the pin to (0 = LOW, non-zero = HIGH).
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_WritePin (void *ctx, uint16_t pin, uint8_t level);

/**
 * \brief Reads data from GPIO port.
 *
 * Reads the current state of all pins in the specified port using the ioport interface.
 * The port parameter should be a valid port identifier for the target MCU.
 *
 * \param[in]       ctx     Pointer to component.
 * \param[in]       port    Port to read from.
 * \param[out]      data    Pointer to variable for storing port data.
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_ReadPort (void *ctx, uint32_t port, uint16_t *data);

/**
 * \brief Writes data to GPIO port.
 *
 * Sets the logic levels of pins in the specified port according to the data and mask parameters.
 * Only pins corresponding to set bits in the mask are affected. The mask allows selective
 * pin updates without affecting other pins in the port.
 *
 * \param[in]       ctx     Pointer to component.
 * \param[in]       port    Port to write to.
 * \param[in]       data    Port data to write.
 * \param[in]       mask    Mask of pins to write (1 = write, 0 = no change).
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_WritePort (void *ctx, uint32_t port, uint16_t data, uint16_t mask);

/**
 * \brief Sets configuration for GPIO pins.
 *
 * Configures one or more GPIO pins with the specified parameters. Supports configuration
 * of pin direction (input/output), external interrupt enable, and pull-up settings.
 * Configuration is applied sequentially; if any configuration fails, the operation aborts
 * and returns an error status.
 *
 * Supported configuration keys:
 * - HAL_DRV_GPIO_CfgParam_PinDirection: Set pin as input or output
 * - HAL_DRV_GPIO_CfgParam_EnableExtIrq: Enable external interrupt on pin
 * - HAL_DRV_GPIO_CfgParam_PinPullUpEnable: Enable pull-up resistor on pin
 *
 * \param[in]       ctx     Pointer to component.
 * \param[in]       cfg     Array of pin configurations.
 * \param[in]       cfgLen  Length of configuration array (must be > 0).
 *
 * \return Status, indicating whether the operation was successful. See \ref ptx_Status_t.
 */
ptx_Status_t ptx_HAL_DRV_GPIO_SetCfgPin (void *ctx, ptx_HAL_DRV_GPIO_Cfg_t *cfg, uint32_t cfgLen);

#if defined(__cplusplus)
}
#endif

#endif /* Guard */

/** @} */
