import{_ as d,C as c,c as r,o as i,j as t,a,G as s,w as l,al as o}from"./chunks/framework.Dw6oxsm8.js";const ue=JSON.parse('{"title":"NVVM Dialect","description":"","frontmatter":{},"headers":[],"relativePath":"api/dialects/nvvm.md","filePath":"api/dialects/nvvm.md","lastUpdated":null}'),p={name:"api/dialects/nvvm.md"},m={class:"jldocstring custom-block"},u={class:"jldocstring custom-block"},T={class:"jldocstring custom-block"},Q={class:"jldocstring custom-block"},h={class:"jldocstring custom-block"},f={class:"jldocstring custom-block"},b={class:"jldocstring custom-block"},g={class:"jldocstring custom-block"},v={class:"jldocstring custom-block"},y={class:"jldocstring custom-block"},R={class:"jldocstring custom-block"},k={class:"jldocstring custom-block"},_={class:"jldocstring custom-block"},x={class:"MathJax",jax:"SVG",style:{direction:"ltr",position:"relative"}},M={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.464ex"},xmlns:"http://www.w3.org/2000/svg",width:"53.79ex",height:"2.059ex",role:"img",focusable:"false",viewBox:"0 -705 23775.1 910","aria-hidden":"true"},I={class:"jldocstring custom-block"},L={class:"jldocstring custom-block"},j={class:"jldocstring custom-block"},D={class:"jldocstring custom-block"},w={class:"jldocstring custom-block"},A={class:"jldocstring custom-block"},V={class:"jldocstring custom-block"},S={class:"jldocstring custom-block"},N={class:"jldocstring custom-block"},C={class:"jldocstring custom-block"},H={class:"jldocstring custom-block"},P={class:"jldocstring custom-block"},F={class:"jldocstring custom-block"},z={class:"jldocstring custom-block"},E={class:"jldocstring custom-block"},O={class:"jldocstring custom-block"},Z={class:"jldocstring custom-block"},X={class:"jldocstring custom-block"},q={class:"jldocstring custom-block"},B={class:"jldocstring custom-block"},$={class:"jldocstring custom-block"},W={class:"jldocstring custom-block"},G={class:"jldocstring custom-block"},J={class:"jldocstring custom-block"},K={class:"jldocstring custom-block"},U={class:"jldocstring custom-block"},Y={class:"jldocstring custom-block"},ee={class:"jldocstring custom-block"},te={class:"jldocstring custom-block"},ae={class:"jldocstring custom-block"},ne={class:"jldocstring custom-block"},se={class:"jldocstring custom-block"},le={class:"jldocstring custom-block"};function oe(re,e,ie,de,ce,pe){const n=c("Badge");return i(),r("div",null,[e[246]||(e[246]=t("h1",{id:"NVVM-Dialect",tabindex:"-1"},[a("NVVM Dialect "),t("a",{class:"header-anchor",href:"#NVVM-Dialect","aria-label":'Permalink to "NVVM Dialect {#NVVM-Dialect}"'},"â€‹")],-1)),e[247]||(e[247]=t("p",null,[a("Refer to the "),t("a",{href:"https://mlir.llvm.org/docs/Dialects/NVVMDialect/",target:"_blank",rel:"noreferrer"},"official documentation"),a(" for more details.")],-1)),t("details",m,[t("summary",null,[e[0]||(e[0]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.barrier_arrive",href:"#Reactant.MLIR.Dialects.nvvm.barrier_arrive"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.barrier_arrive")],-1)),e[1]||(e[1]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[3]||(e[3]=t("p",null,[t("code",null,"barrier_arrive")],-1)),e[4]||(e[4]=t("p",null,"Thread that executes this op announces their arrival at the barrier with given id and continue their execution.",-1)),e[5]||(e[5]=t("p",null,[a("The default barrier id is 0 that is similar to "),t("code",null,"nvvm.barrier"),a(" Op. When "),t("code",null,"barrierId"),a(" is not present, the default barrier id is used.")],-1)),e[6]||(e[6]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-bar",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[2]||(e[2]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L35-L45",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[2]})]),t("details",u,[t("summary",null,[e[7]||(e[7]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.breakpoint-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.breakpoint-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.breakpoint")],-1)),e[8]||(e[8]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[10]||(e[10]=t("p",null,[t("code",null,"breakpoint")],-1)),e[11]||(e[11]=t("p",null,[a("Breakpoint suspends execution of the program for debugging. "),t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#miscellaneous-instructions-brkpt",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[9]||(e[9]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L282-L287",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[9]})]),t("details",T,[t("summary",null,[e[12]||(e[12]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cluster_arrive-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.cluster_arrive-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cluster_arrive")],-1)),e[13]||(e[13]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[15]||(e[15]=t("p",null,[t("code",null,"cluster_arrive")],-1)),e[16]||(e[16]=t("p",null,[a("The "),t("code",null,"cluster.arrive"),a(" can be used by the threads within the cluster for synchronization and communication. The "),t("code",null,"cluster.arrive"),a(" instruction marks the warps' arrival at the barrier without causing the executing thread to wait for other participating threads.")],-1)),e[17]||(e[17]=t("p",null,[a("The "),t("code",null,"aligned"),a(" attribute, when provided, generates the .aligned version of the PTX instruction.")],-1)),e[18]||(e[18]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[14]||(e[14]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L376-L386",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[14]})]),t("details",Q,[t("summary",null,[e[19]||(e[19]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cluster_arrive_relaxed-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.cluster_arrive_relaxed-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cluster_arrive_relaxed")],-1)),e[20]||(e[20]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[22]||(e[22]=o("",4)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[21]||(e[21]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L407-L420",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[21]})]),t("details",h,[t("summary",null,[e[23]||(e[23]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cluster_wait-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.cluster_wait-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cluster_wait")],-1)),e[24]||(e[24]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[26]||(e[26]=t("p",null,[t("code",null,"cluster_wait")],-1)),e[27]||(e[27]=t("p",null,[a("The "),t("code",null,"cluster.wait"),a(" causes the executing thread to wait for all non-exited threads of the cluster to perform "),t("code",null,"cluster.arrive"),a(". The "),t("code",null,"aligned"),a(" attribute, when provided, generates the .aligned version of the PTX instruction.")],-1)),e[28]||(e[28]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[25]||(e[25]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L661-L669",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[25]})]),t("details",f,[t("summary",null,[e[29]||(e[29]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_commit_group-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_commit_group-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_commit_group")],-1)),e[30]||(e[30]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[32]||(e[32]=t("p",null,[t("code",null,"cp_async_bulk_commit_group")],-1)),e[33]||(e[33]=t("p",null,"This Op commits all prior initiated but uncommitted cp.async.bulk instructions into a cp.async.bulk-group.",-1)),e[34]||(e[34]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-commit-group",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[31]||(e[31]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L690-L697",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[31]})]),t("details",b,[t("summary",null,[e[35]||(e[35]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_global_shared_cta",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_global_shared_cta"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_global_shared_cta")],-1)),e[36]||(e[36]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[38]||(e[38]=t("p",null,[t("code",null,"cp_async_bulk_global_shared_cta")],-1)),e[39]||(e[39]=t("p",null,"Initiates an asynchronous copy operation from Shared CTA memory to global memory.",-1)),e[40]||(e[40]=t("p",null,[a("The "),t("code",null,"l2CacheHint"),a(" operand is optional, and it is used to specify cache eviction policy that may be used during the memory access.")],-1)),e[41]||(e[41]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[37]||(e[37]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L776-L786",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[37]})]),t("details",g,[t("summary",null,[e[42]||(e[42]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_shared_cluster_global",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_shared_cluster_global"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_shared_cluster_global")],-1)),e[43]||(e[43]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[45]||(e[45]=o("",5)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[44]||(e[44]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L717-L733",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[44]})]),t("details",v,[t("summary",null,[e[46]||(e[46]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_shared_cluster_shared_cta-NTuple{4, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_shared_cluster_shared_cta-NTuple{4, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_shared_cluster_shared_cta")],-1)),e[47]||(e[47]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[49]||(e[49]=t("p",null,[t("code",null,"cp_async_bulk_shared_cluster_shared_cta")],-1)),e[50]||(e[50]=t("p",null,"Initiates an asynchronous copy operation from Shared CTA memory to Shared cluster memory.",-1)),e[51]||(e[51]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[48]||(e[48]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L813-L820",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[48]})]),t("details",y,[t("summary",null,[e[52]||(e[52]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_prefetch",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_prefetch"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_prefetch")],-1)),e[53]||(e[53]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[55]||(e[55]=o("",9)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[54]||(e[54]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L919-L938",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[54]})]),t("details",R,[t("summary",null,[e[56]||(e[56]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_reduce",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_reduce"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_reduce")],-1)),e[57]||(e[57]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[59]||(e[59]=t("p",null,[t("code",null,"cp_async_bulk_tensor_reduce")],-1)),e[60]||(e[60]=t("p",null,"Initiates an asynchronous reduction operation of tensor data in global memory with tensor data in shared memory.",-1)),e[61]||(e[61]=t("p",{"add,":"","min,":"","max,":"","inc,":"","dec,":"","and,":"","or,":"",xor:""},[a("The "),t("code",null,"mode"),a(" attribute indicates whether the copy mode is tile or im2col. The "),t("code",null,"redOp"),a(" attribute specifies the reduction operations applied. The supported reduction operations are:")],-1)),e[62]||(e[62]=t("p",null,[a("The "),t("code",null,"l2CacheHint"),a(" operand is optional, and it is used to specify cache eviction policy that may be used during the memory access.")],-1)),e[63]||(e[63]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-reduce-async-bulk-tensor",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[58]||(e[58]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L971-L986",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[58]})]),t("details",k,[t("summary",null,[e[64]||(e[64]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_shared_cluster_global",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_shared_cluster_global"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_tensor_shared_cluster_global")],-1)),e[65]||(e[65]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[67]||(e[67]=o("",10)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[66]||(e[66]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L842-L867",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[66]})]),t("details",_,[t("summary",null,[e[68]||(e[68]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_wait_group-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_bulk_wait_group-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_bulk_wait_group")],-1)),e[69]||(e[69]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[77]||(e[77]=t("p",null,[t("code",null,"cp_async_bulk_wait_group")],-1)),e[78]||(e[78]=t("p",null,"Op waits for completion of the most recent bulk async-groups.",-1)),t("p",null,[e[72]||(e[72]=a("The ")),e[73]||(e[73]=t("code",null,"$group",-1)),e[74]||(e[74]=a(" operand tells waiting has to be done until for ")),t("mjx-container",x,[(i(),r("svg",M,e[70]||(e[70]=[o("",1)]))),e[71]||(e[71]=t("mjx-assistive-mml",{unselectable:"on",display:"inline",style:{top:"0px",left:"0px",clip:"rect(1px, 1px, 1px, 1px)","-webkit-touch-callout":"none","-webkit-user-select":"none","-khtml-user-select":"none","-moz-user-select":"none","-ms-user-select":"none","user-select":"none",position:"absolute",padding:"1px 0px 0px 0px",border:"0px",display:"block",width:"auto",overflow:"hidden"}},[t("math",{xmlns:"http://www.w3.org/1998/Math/MathML"},[t("mi",null,"g"),t("mi",null,"r"),t("mi",null,"o"),t("mi",null,"u"),t("mi",null,"p"),t("mi",null,"o"),t("mi",null,"r"),t("mi",null,"f"),t("mi",null,"e"),t("mi",null,"w"),t("mi",null,"e"),t("mi",null,"r"),t("mi",null,"o"),t("mi",null,"f"),t("mi",null,"t"),t("mi",null,"h"),t("mi",null,"e"),t("mi",null,"m"),t("mi",null,"o"),t("mi",null,"s"),t("mi",null,"t"),t("mi",null,"r"),t("mi",null,"e"),t("mi",null,"c"),t("mi",null,"e"),t("mi",null,"n"),t("mi",null,"t"),t("mi",null,"b"),t("mi",null,"u"),t("mi",null,"l"),t("mi",null,"k"),t("mi",null,"a"),t("mi",null,"s"),t("mi",null,"y"),t("mi",null,"n"),t("mi",null,"c"),t("mo",null,"âˆ’"),t("mi",null,"g"),t("mi",null,"r"),t("mi",null,"o"),t("mi",null,"u"),t("mi",null,"p"),t("mi",null,"s"),t("mo",null,"."),t("mi",null,"I"),t("mi",null,"f"),t("mo",{"data-mjx-pseudoscript":"true"},"â€˜")])],-1))]),e[75]||(e[75]=a("group` is 0, the op wait until all the most recent bulk async-groups have completed."))]),e[79]||(e[79]=t("p",null,[a("The "),t("code",null,"$read"),a(" indicates that the waiting has to be done until all the bulk async operations in the specified bulk async-group have completed reading from their source locations.")],-1)),e[80]||(e[80]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-wait-group",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[76]||(e[76]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1050-L1064",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[76]})]),t("details",I,[t("summary",null,[e[81]||(e[81]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_mbarrier_arrive-Tuple{Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_mbarrier_arrive-Tuple{Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_mbarrier_arrive")],-1)),e[82]||(e[82]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[84]||(e[84]=t("p",null,[t("code",null,"cp_async_mbarrier_arrive")],-1)),e[85]||(e[85]=t("p",null,[a("The "),t("code",null,"cp.async.mbarrier.arrive"),a(" Op makes the mbarrier object track all prior cp.async operations initiated by the executing thread. The "),t("code",null,"addr"),a(" operand specifies the address of the mbarrier object in generic address space. The "),t("code",null,"noinc"),a(" attr impacts how the mbarrier's state is updated.")],-1)),e[86]||(e[86]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[83]||(e[83]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1104-L1114",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[83]})]),t("details",L,[t("summary",null,[e[87]||(e[87]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cp_async_mbarrier_arrive_shared-Tuple{Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.cp_async_mbarrier_arrive_shared-Tuple{Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cp_async_mbarrier_arrive_shared")],-1)),e[88]||(e[88]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[90]||(e[90]=t("p",null,[t("code",null,"cp_async_mbarrier_arrive_shared")],-1)),e[91]||(e[91]=t("p",null,[a("The "),t("code",null,"cp.async.mbarrier.arrive.shared"),a(" Op makes the mbarrier object track all prior cp.async operations initiated by the executing thread. The "),t("code",null,"addr"),a(" operand specifies the address of the mbarrier object in shared memory. The "),t("code",null,"noinc"),a(" attr impacts how the mbarrier's state is updated.")],-1)),e[92]||(e[92]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[89]||(e[89]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1135-L1145",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[89]})]),t("details",j,[t("summary",null,[e[93]||(e[93]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cvt_float_to_tf32-Tuple{Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.cvt_float_to_tf32-Tuple{Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cvt_float_to_tf32")],-1)),e[94]||(e[94]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[96]||(e[96]=o("",3)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[95]||(e[95]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1214-L1224",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[95]})]),t("details",D,[t("summary",null,[e[97]||(e[97]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.cvt_to_f6x2-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.cvt_to_f6x2-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.cvt_to_f6x2")],-1)),e[98]||(e[98]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[100]||(e[100]=o("",3)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[99]||(e[99]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1249-L1265",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[99]})]),t("details",w,[t("summary",null,[e[101]||(e[101]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.elect_sync-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.elect_sync-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.elect_sync")],-1)),e[102]||(e[102]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[104]||(e[104]=o("",3)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[103]||(e[103]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1288-L1298",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[103]})]),t("details",A,[t("summary",null,[e[105]||(e[105]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.exit-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.exit-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.exit")],-1)),e[106]||(e[106]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[108]||(e[108]=t("p",null,[t("code",null,"exit")],-1)),e[109]||(e[109]=t("p",null,[a("Ends execution of a thread. "),t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#control-flow-instructions-exit",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[107]||(e[107]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1926-L1931",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[107]})]),t("details",V,[t("summary",null,[e[110]||(e[110]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.fence_mbarrier_init-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.fence_mbarrier_init-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.fence_mbarrier_init")],-1)),e[111]||(e[111]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[113]||(e[113]=t("p",null,[t("code",null,"fence_mbarrier_init")],-1)),e[114]||(e[114]=t("p",null,"Fence operation that applies on the prior nvvm.mbarrier.init",-1)),e[115]||(e[115]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[112]||(e[112]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1951-L1957",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[112]})]),t("details",S,[t("summary",null,[e[116]||(e[116]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.fence_proxy-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.fence_proxy-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.fence_proxy")],-1)),e[117]||(e[117]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[119]||(e[119]=t("p",null,[t("code",null,"fence_proxy")],-1)),e[120]||(e[120]=t("p",null,"Fence operation with proxy to establish an ordering between memory accesses that may happen through different proxies.",-1)),e[121]||(e[121]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[118]||(e[118]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2016-L2023",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[118]})]),t("details",N,[t("summary",null,[e[122]||(e[122]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.fence_proxy_acquire-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.fence_proxy_acquire-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.fence_proxy_acquire")],-1)),e[123]||(e[123]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[125]||(e[125]=o("",4)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[124]||(e[124]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L1977-L1992",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[124]})]),t("details",C,[t("summary",null,[e[126]||(e[126]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.fence_proxy_release-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.fence_proxy_release-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.fence_proxy_release")],-1)),e[127]||(e[127]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[129]||(e[129]=t("p",null,[t("code",null,"fence_proxy_release")],-1)),e[130]||(e[130]=t("p",null,[t("code",null,"fence.proxy.release"),a(" is a uni-directional fence used to establish ordering between a prior memory access performed via the generic proxy and a subsequent memory access performed via the tensormap proxy. "),t("code",null,"fence.proxy.release"),a(" operation can form a release sequence that synchronizes with an acquire sequence that contains the fence.proxy.acquire proxy fence operation")],-1)),e[131]||(e[131]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[128]||(e[128]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2044-L2054",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[128]})]),t("details",H,[t("summary",null,[e[132]||(e[132]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.griddepcontrol_launch_dependents-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.griddepcontrol_launch_dependents-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.griddepcontrol_launch_dependents")],-1)),e[133]||(e[133]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[135]||(e[135]=t("p",null,[t("code",null,"griddepcontrol_launch_dependents")],-1)),e[136]||(e[136]=t("p",null,"Signals that specific dependents the runtime system designated to react to this instruction can be scheduled as soon as all other CTAs in the grid issue the same instruction or have completed.",-1)),e[137]||(e[137]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#parallel-synchronization-and-communication-instructions-griddepcontrol",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[134]||(e[134]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2196-L2205",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[134]})]),t("details",P,[t("summary",null,[e[138]||(e[138]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.griddepcontrol_wait-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.griddepcontrol_wait-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.griddepcontrol_wait")],-1)),e[139]||(e[139]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[141]||(e[141]=t("p",null,[t("code",null,"griddepcontrol_wait")],-1)),e[142]||(e[142]=t("p",null,"Causes the executing thread to wait until all prerequisite grids in flight have completed and all the memory operations from the prerequisite grids are performed and made visible to the current grid.",-1)),e[143]||(e[143]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#parallel-synchronization-and-communication-instructions-griddepcontrol",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[140]||(e[140]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2225-L2234",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[140]})]),t("details",F,[t("summary",null,[e[144]||(e[144]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.match_sync-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.match_sync-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.match_sync")],-1)),e[145]||(e[145]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[147]||(e[147]=o("",8)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[146]||(e[146]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2703-L2719",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[146]})]),t("details",z,[t("summary",null,[e[148]||(e[148]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.mma_sync-Tuple{Vector{Reactant.MLIR.IR.Value}, Vector{Reactant.MLIR.IR.Value}, Vector{Reactant.MLIR.IR.Value}}",href:"#Reactant.MLIR.Dialects.nvvm.mma_sync-Tuple{Vector{Reactant.MLIR.IR.Value}, Vector{Reactant.MLIR.IR.Value}, Vector{Reactant.MLIR.IR.Value}}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.mma_sync")],-1)),e[149]||(e[149]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[151]||(e[151]=o("",11)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[150]||(e[150]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2739-L2806",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[150]})]),t("details",E,[t("summary",null,[e[152]||(e[152]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.redux_sync-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.redux_sync-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.redux_sync")],-1)),e[153]||(e[153]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[155]||(e[155]=o("",4)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[154]||(e[154]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2895-L2908",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[154]})]),t("details",O,[t("summary",null,[e[156]||(e[156]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.shfl_sync-NTuple{4, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.shfl_sync-NTuple{4, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.shfl_sync")],-1)),e[157]||(e[157]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[159]||(e[159]=o("",3)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[158]||(e[158]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L2959-L2972",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[158]})]),t("details",Z,[t("summary",null,[e[160]||(e[160]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.st_bulk-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.st_bulk-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.st_bulk")],-1)),e[161]||(e[161]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[163]||(e[163]=t("p",null,[t("code",null,"st_bulk")],-1)),e[164]||(e[164]=t("p",null,[a("Initializes a region of shared memory at the address given by "),t("code",null,"addr"),a(". The "),t("code",null,"size"),a(" operand specifies the number of bytes to initialize and must be a multiple of 8. The "),t("code",null,"initVal"),a(" operand specifies the value to initialize the memory to. The only supported value is 0.")],-1)),e[165]||(e[165]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#data-movement-and-conversion-instructions-st-bulk",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[162]||(e[162]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L307-L317",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[162]})]),t("details",X,[t("summary",null,[e[166]||(e[166]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.stmatrix-Tuple{Reactant.MLIR.IR.Value, Vector{Reactant.MLIR.IR.Value}}",href:"#Reactant.MLIR.Dialects.nvvm.stmatrix-Tuple{Reactant.MLIR.IR.Value, Vector{Reactant.MLIR.IR.Value}}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.stmatrix")],-1)),e[167]||(e[167]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[169]||(e[169]=t("p",null,[t("code",null,"stmatrix")],-1)),e[170]||(e[170]=t("p",null,"Collectively store one or more matrices across all threads in a warp to the location indicated by the address operand ptr in shared memory.",-1)),e[171]||(e[171]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-store-instruction-stmatrix",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[168]||(e[168]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3045-L3052",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[168]})]),t("details",q,[t("summary",null,[e[172]||(e[172]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_alloc-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_alloc-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_alloc")],-1)),e[173]||(e[173]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[175]||(e[175]=t("p",null,[t("code",null,"tcgen05_alloc")],-1)),e[176]||(e[176]=t("p",null,[a("The "),t("code",null,"tcgen05.alloc"),a(" Op allocates tensor core memory for the amount specified by "),t("code",null,"nCols"),a(" and writes the destination address to the "),t("code",null,"addr"),a(" argument. The "),t("code",null,"nCols"),a(" operand specifies the number of columns to be allocated and it must be a power-of-two. "),t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-memory-alloc-manage-instructions",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[174]||(e[174]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3091-L3099",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[174]})]),t("details",B,[t("summary",null,[e[177]||(e[177]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_commit",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_commit"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_commit")],-1)),e[178]||(e[178]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[180]||(e[180]=o("",2)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[179]||(e[179]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3120-L3132",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[179]})]),t("details",$,[t("summary",null,[e[181]||(e[181]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_cp-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_cp-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_cp")],-1)),e[182]||(e[182]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[184]||(e[184]=o("",5)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[183]||(e[183]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3159-L3178",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[183]})]),t("details",W,[t("summary",null,[e[185]||(e[185]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_dealloc-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_dealloc-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_dealloc")],-1)),e[186]||(e[186]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[188]||(e[188]=t("p",null,[t("code",null,"tcgen05_dealloc")],-1)),e[189]||(e[189]=t("p",null,[a("The "),t("code",null,"tcgen05.dealloc"),a(" Op de-allocates the tensor core memory specified by "),t("code",null,"tmemAddr"),a(", which must be from a previous tensor memory allocation. The "),t("code",null,"nCols"),a(" operand specifies the number of columns to be de-allocated, and it must be a power-of-two. "),t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-memory-alloc-manage-instructions",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[187]||(e[187]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3209-L3217",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[187]})]),t("details",G,[t("summary",null,[e[190]||(e[190]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_fence-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_fence-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_fence")],-1)),e[191]||(e[191]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[193]||(e[193]=t("p",null,[t("code",null,"tcgen05_fence")],-1)),e[194]||(e[194]=t("p",null,[a("The "),t("code",null,"tcgen05.fence<before>"),a(" orders all prior async tcgen05 operations with respect to the subsequent tcgen05 and execution ordering operations. The "),t("code",null,"tcgen05.fence<after>"),a(" orders all subsequent async tcgen05 operations with respect to the prior tcgen05 and execution ordering operations.")],-1)),e[195]||(e[195]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#tensorcore-5th-generation-instructions-tcgen05-fence",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[192]||(e[192]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3238-L3247",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[192]})]),t("details",J,[t("summary",null,[e[196]||(e[196]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_ld",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_ld"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_ld")],-1)),e[197]||(e[197]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[199]||(e[199]=o("",9)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[198]||(e[198]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3267-L3312",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[198]})]),t("details",K,[t("summary",null,[e[200]||(e[200]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_relinquish_alloc_permit-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_relinquish_alloc_permit-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_relinquish_alloc_permit")],-1)),e[201]||(e[201]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[203]||(e[203]=t("p",null,[t("code",null,"tcgen05_relinquish_alloc_permit")],-1)),e[204]||(e[204]=t("p",null,[a("The "),t("code",null,"tcgen05.relinquish_alloc_permit"),a(" Op specifies that the CTA of the executing thread is relinquishing the right to allocate Tensor Memory. So, it is illegal for a CTA to perform "),t("code",null,"tcgen05.alloc"),a(" after any of its constituent threads execute "),t("code",null,"tcgen05.relinquish_alloc_permit"),a(". "),t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-memory-alloc-manage-instructions",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[202]||(e[202]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3341-L3349",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[202]})]),t("details",U,[t("summary",null,[e[205]||(e[205]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_shift-Tuple{Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_shift-Tuple{Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_shift")],-1)),e[206]||(e[206]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[208]||(e[208]=t("p",null,[t("code",null,"tcgen05_shift")],-1)),e[209]||(e[209]=t("p",null,[a("The "),t("code",null,"tcgen05.shift"),a(" is an asynchronous instruction which initiates the shifting of 32-byte elements downwards across all the rows, except the last, by one row. The operand "),t("code",null,"taddr"),a(" specifies the base address of the matrix in Tensor Memory whose rows must be down shifted.")],-1)),e[210]||(e[210]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-instructions-tcgen05-shift",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[207]||(e[207]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3370-L3379",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[207]})]),t("details",Y,[t("summary",null,[e[211]||(e[211]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_st",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_st"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_st")],-1)),e[212]||(e[212]=a()),s(n,{type:"info",class:"jlObjectType jlFunction",text:"Function"})]),e[214]||(e[214]=o("",9)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[213]||(e[213]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3400-L3444",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[213]})]),t("details",ee,[t("summary",null,[e[215]||(e[215]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.tcgen05_wait-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.tcgen05_wait-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.tcgen05_wait")],-1)),e[216]||(e[216]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[218]||(e[218]=t("p",null,[t("code",null,"tcgen05_wait")],-1)),e[219]||(e[219]=t("p",null,[a("The "),t("code",null,"tcgen05.wait<load>"),a(" causes the executing thread to block until all prior "),t("code",null,"tcgen05.ld"),a(" operations issued by the executing thread have completed. Similarly, the "),t("code",null,"tcgen05.wait<store>"),a(" causes the executing thread to block until all prior "),t("code",null,"tcgen05.st"),a(" operations issued by the executing thread have completed. "),t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-instructions-tcgen05-wait",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[217]||(e[217]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3473-L3482",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[217]})]),t("details",te,[t("summary",null,[e[220]||(e[220]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.vote_sync-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.vote_sync-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.vote_sync")],-1)),e[221]||(e[221]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[223]||(e[223]=o("",5)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[222]||(e[222]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3562-L3581",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[222]})]),t("details",ae,[t("summary",null,[e[224]||(e[224]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.wgmma_commit_group_sync_aligned-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.wgmma_commit_group_sync_aligned-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.wgmma_commit_group_sync_aligned")],-1)),e[225]||(e[225]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[227]||(e[227]=t("p",null,[t("code",null,"wgmma_commit_group_sync_aligned")],-1)),e[228]||(e[228]=t("p",null,"Commits all prior uncommitted warpgroup level matrix multiplication operations.",-1)),e[229]||(e[229]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions-wgmma-commit-group",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[226]||(e[226]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3798-L3804",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[226]})]),t("details",ne,[t("summary",null,[e[230]||(e[230]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.wgmma_fence_aligned-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.wgmma_fence_aligned-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.wgmma_fence_aligned")],-1)),e[231]||(e[231]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[233]||(e[233]=t("p",null,[t("code",null,"wgmma_fence_aligned")],-1)),e[234]||(e[234]=t("p",null,"Enforce an ordering of register accesses between warpgroup level matrix multiplication and other operations.",-1)),e[235]||(e[235]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions-wgmma-fence",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[232]||(e[232]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3771-L3778",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[232]})]),t("details",se,[t("summary",null,[e[236]||(e[236]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.wgmma_mma_async-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}",href:"#Reactant.MLIR.Dialects.nvvm.wgmma_mma_async-Tuple{Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value, Reactant.MLIR.IR.Value}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.wgmma_mma_async")],-1)),e[237]||(e[237]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[239]||(e[239]=o("",5)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[238]||(e[238]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3824-L3882",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[238]})]),t("details",le,[t("summary",null,[e[240]||(e[240]=t("a",{id:"Reactant.MLIR.Dialects.nvvm.wgmma_wait_group_sync_aligned-Tuple{}",href:"#Reactant.MLIR.Dialects.nvvm.wgmma_wait_group_sync_aligned-Tuple{}"},[t("span",{class:"jlbinding"},"Reactant.MLIR.Dialects.nvvm.wgmma_wait_group_sync_aligned")],-1)),e[241]||(e[241]=a()),s(n,{type:"info",class:"jlObjectType jlMethod",text:"Method"})]),e[243]||(e[243]=t("p",null,[t("code",null,"wgmma_wait_group_sync_aligned")],-1)),e[244]||(e[244]=t("p",null,"Signal the completion of a preceding warpgroup operation.",-1)),e[245]||(e[245]=t("p",null,[t("a",{href:"https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions-wgmma-wait-group",target:"_blank",rel:"noreferrer"},"For more information, see PTX ISA")],-1)),s(n,{type:"info",class:"source-link",text:"source"},{default:l(()=>e[242]||(e[242]=[t("a",{href:"https://github.com/EnzymeAD/Reactant.jl/blob/c11d73049b1e5822fd4ca3a7eac39b4ae15aa12e/src/mlir/Dialects/Nvvm.jl#L3929-L3935",target:"_blank",rel:"noreferrer"},"source",-1)])),_:1,__:[242]})])])}const Te=d(p,[["render",oe]]);export{ue as __pageData,Te as default};
