strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5043eb1250>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5043ebd4d0>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:CA" -> "24:BL"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5043b18990>",
		fillcolor=turquoise,
		label="31:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5043b189d0>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "32:IF"	[cond="[]",
		lineno=None];
	"30:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5043b184d0>",
		clk_sens=True,
		fillcolor=gold,
		label="30:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"30:AL" -> "31:BL"	[cond="[]",
		lineno=None];
	"33:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5043b18fd0>",
		fillcolor=firebrick,
		label="33:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5043b18fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_30:AL"	[def_var="['present_state']",
		label="Leaf_30:AL"];
	"33:NS" -> "Leaf_30:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5043ea6090>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f50442c1610>",
		fillcolor=cadetblue,
		label="24:BS
next_state = S10;
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f50442c1610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f50442c1610>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "24:BS"	[cond="['x']",
		label="!((~x))",
		lineno=24];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043ebdc50>",
		fillcolor=cadetblue,
		label="23:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043ebdc50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043ebdc50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_21:AL"	[def_var="['next_state']",
		label="Leaf_21:AL"];
	"23:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043ec6550>",
		fillcolor=cadetblue,
		label="25:BS
next_state = S1;
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043ec6550>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043ec6550>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5043b18a10>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5043b18350>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"38:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5043b18ed0>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="38:AS
z = (present_state == S101)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_30:AL" -> "38:AS";
	"21:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5043ea3610>",
		clk_sens=False,
		fillcolor=gold,
		label="21:AL",
		sens="['present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_30:AL" -> "21:AL";
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043b18610>",
		fillcolor=cadetblue,
		label="26:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5043b18610>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5047dc5d10>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5043f2a310>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5043e4e290>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5043eb1050>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"Leaf_21:AL" -> "30:AL";
	"35:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5043b18650>",
		fillcolor=firebrick,
		label="35:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5043b18650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"35:NS" -> "Leaf_30:AL"	[cond="[]",
		lineno=None];
	"24:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f50457a8ad0>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:AL" -> "22:CS"	[cond="[]",
		lineno=None];
	"25:IF" -> "25:BS"	[cond="['x']",
		label="!(x)",
		lineno=25];
	"24:BS" -> "Leaf_21:AL"	[cond="[]",
		lineno=None];
	"22:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5043ec6510>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5043ea6750>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5043ea3e10>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"26:IF" -> "26:BS"	[cond="['x']",
		label="(~x)",
		lineno=26];
	"23:IF" -> "23:BS"	[cond="['x']",
		label="!(x)",
		lineno=23];
	"26:CA" -> "26:BL"	[cond="[]",
		lineno=None];
	"25:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"32:IF" -> "33:NS"	[cond="['reset']",
		label=reset,
		lineno=32];
	"32:IF" -> "35:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=32];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
}
