0.6
2018.3
Dec  7 2018
00:33:28
D:/Skills/Verilog/ALU_8bit/ALU_8bit.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sim_1/new/ALU_tb.v,1757840919,verilog,,,,ALU_tb,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ALU_8bit.v,1757842268,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/Divider.v,,ALU_8bit,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/Divider.v,1757842856,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/FullAdder.v,,Divider,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/FullAdder.v,1757529200,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/HalfAdder.v,,FullAdder,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/HalfAdder.v,1757839514,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/Multiplier.v,,HalfAdder,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/Multiplier.v,1757840203,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ParallelAdder.v,,Multiplier,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ParallelAdder.v,1757842156,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ParallelSubtractor.v,,ParallelAdder,,,,,,,,
D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sources_1/new/ParallelSubtractor.v,1757843409,verilog,,D:/Skills/Verilog/ALU_8bit/ALU_8bit.srcs/sim_1/new/ALU_tb.v,,ParallelSubtractor,,,,,,,,
