# Generated by Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs
.outputs led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7]
.names $false
.names $true
1
.names $undef
.gate SB_HFOSC CLKHF=clk_hf CLKHFEN=$true CLKHFPU=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:17.33-21.3"
.param CLKHF_DIV "0b11"
.gate SB_LUT4 I0=$false I1=$false I2=clk_pll I3=data_clk_stall O=clk_proc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.subckt data_mem addr[0]=data_addr[0] addr[1]=data_addr[1] addr[2]=data_addr[2] addr[3]=data_addr[3] addr[4]=data_addr[4] addr[5]=data_addr[5] addr[6]=data_addr[6] addr[7]=data_addr[7] addr[8]=data_addr[8] addr[9]=data_addr[9] addr[10]=data_addr[10] addr[11]=data_addr[11] addr[12]=data_addr[12] addr[13]=data_addr[13] addr[14]=data_addr[14] addr[15]=data_addr[15] addr[16]=data_addr[16] addr[17]=data_addr[17] addr[18]=data_addr[18] addr[19]=data_addr[19] addr[20]=data_addr[20] addr[21]=data_addr[21] addr[22]=data_addr[22] addr[23]=data_addr[23] addr[24]=data_addr[24] addr[25]=data_addr[25] addr[26]=data_addr[26] addr[27]=data_addr[27] addr[28]=data_addr[28] addr[29]=data_addr[29] addr[30]=data_addr[30] addr[31]=data_addr[31] clk=clk_pll clk_stall=data_clk_stall led[0]=led[0] led[1]=led[1] led[2]=led[2] led[3]=led[3] led[4]=led[4] led[5]=led[5] led[6]=led[6] led[7]=led[7] memread=data_memread memwrite=data_memwrite read_data[0]=data_out[0] read_data[1]=data_out[1] read_data[2]=data_out[2] read_data[3]=data_out[3] read_data[4]=data_out[4] read_data[5]=data_out[5] read_data[6]=data_out[6] read_data[7]=data_out[7] read_data[8]=data_out[8] read_data[9]=data_out[9] read_data[10]=data_out[10] read_data[11]=data_out[11] read_data[12]=data_out[12] read_data[13]=data_out[13] read_data[14]=data_out[14] read_data[15]=data_out[15] read_data[16]=data_out[16] read_data[17]=data_out[17] read_data[18]=data_out[18] read_data[19]=data_out[19] read_data[20]=data_out[20] read_data[21]=data_out[21] read_data[22]=data_out[22] read_data[23]=data_out[23] read_data[24]=data_out[24] read_data[25]=data_out[25] read_data[26]=data_out[26] read_data[27]=data_out[27] read_data[28]=data_out[28] read_data[29]=data_out[29] read_data[30]=data_out[30] read_data[31]=data_out[31] sign_mask[0]=data_sign_mask[0] sign_mask[1]=data_sign_mask[1] sign_mask[2]=data_sign_mask[2] sign_mask[3]=data_sign_mask[3] write_data[0]=data_WrData[0] write_data[1]=data_WrData[1] write_data[2]=data_WrData[2] write_data[3]=data_WrData[3] write_data[4]=data_WrData[4] write_data[5]=data_WrData[5] write_data[6]=data_WrData[6] write_data[7]=data_WrData[7] write_data[8]=data_WrData[8] write_data[9]=data_WrData[9] write_data[10]=data_WrData[10] write_data[11]=data_WrData[11] write_data[12]=data_WrData[12] write_data[13]=data_WrData[13] write_data[14]=data_WrData[14] write_data[15]=data_WrData[15] write_data[16]=data_WrData[16] write_data[17]=data_WrData[17] write_data[18]=data_WrData[18] write_data[19]=data_WrData[19] write_data[20]=data_WrData[20] write_data[21]=data_WrData[21] write_data[22]=data_WrData[22] write_data[23]=data_WrData[23] write_data[24]=data_WrData[24] write_data[25]=data_WrData[25] write_data[26]=data_WrData[26] write_data[27]=data_WrData[27] write_data[28]=data_WrData[28] write_data[29]=data_WrData[29] write_data[30]=data_WrData[30] write_data[31]=data_WrData[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:67.11-77.4"
.subckt instruction_memory addr[0]=inst_in[0] addr[1]=inst_in[1] addr[2]=inst_in[2] addr[3]=inst_in[3] addr[4]=inst_in[4] addr[5]=inst_in[5] addr[6]=inst_in[6] addr[7]=inst_in[7] addr[8]=inst_in[8] addr[9]=inst_in[9] addr[10]=inst_in[10] addr[11]=inst_in[11] addr[12]=inst_in[12] addr[13]=inst_in[13] addr[14]=inst_in[14] addr[15]=inst_in[15] addr[16]=inst_in[16] addr[17]=inst_in[17] addr[18]=inst_in[18] addr[19]=inst_in[19] addr[20]=inst_in[20] addr[21]=inst_in[21] addr[22]=inst_in[22] addr[23]=inst_in[23] addr[24]=inst_in[24] addr[25]=inst_in[25] addr[26]=inst_in[26] addr[27]=inst_in[27] addr[28]=inst_in[28] addr[29]=inst_in[29] addr[30]=inst_in[30] addr[31]=inst_in[31] out[0]=inst_out[0] out[1]=inst_out[1] out[2]=inst_out[2] out[3]=inst_out[3] out[4]=inst_out[4] out[5]=inst_out[5] out[6]=inst_out[6] out[7]=inst_out[7] out[8]=inst_out[8] out[9]=inst_out[9] out[10]=inst_out[10] out[11]=inst_out[11] out[12]=inst_out[12] out[13]=inst_out[13] out[14]=inst_out[14] out[15]=inst_out[15] out[16]=inst_out[16] out[17]=inst_out[17] out[18]=inst_out[18] out[19]=inst_out[19] out[20]=inst_out[20] out[21]=inst_out[21] out[22]=inst_out[22] out[23]=inst_out[23] out[24]=inst_out[24] out[25]=inst_out[25] out[26]=inst_out[26] out[27]=inst_out[27] out[28]=inst_out[28] out[29]=inst_out[29] out[30]=inst_out[30] out[31]=inst_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:62.21-65.3"
.subckt cpu clk=clk_proc data_mem_WrData[0]=data_WrData[0] data_mem_WrData[1]=data_WrData[1] data_mem_WrData[2]=data_WrData[2] data_mem_WrData[3]=data_WrData[3] data_mem_WrData[4]=data_WrData[4] data_mem_WrData[5]=data_WrData[5] data_mem_WrData[6]=data_WrData[6] data_mem_WrData[7]=data_WrData[7] data_mem_WrData[8]=data_WrData[8] data_mem_WrData[9]=data_WrData[9] data_mem_WrData[10]=data_WrData[10] data_mem_WrData[11]=data_WrData[11] data_mem_WrData[12]=data_WrData[12] data_mem_WrData[13]=data_WrData[13] data_mem_WrData[14]=data_WrData[14] data_mem_WrData[15]=data_WrData[15] data_mem_WrData[16]=data_WrData[16] data_mem_WrData[17]=data_WrData[17] data_mem_WrData[18]=data_WrData[18] data_mem_WrData[19]=data_WrData[19] data_mem_WrData[20]=data_WrData[20] data_mem_WrData[21]=data_WrData[21] data_mem_WrData[22]=data_WrData[22] data_mem_WrData[23]=data_WrData[23] data_mem_WrData[24]=data_WrData[24] data_mem_WrData[25]=data_WrData[25] data_mem_WrData[26]=data_WrData[26] data_mem_WrData[27]=data_WrData[27] data_mem_WrData[28]=data_WrData[28] data_mem_WrData[29]=data_WrData[29] data_mem_WrData[30]=data_WrData[30] data_mem_WrData[31]=data_WrData[31] data_mem_addr[0]=data_addr[0] data_mem_addr[1]=data_addr[1] data_mem_addr[2]=data_addr[2] data_mem_addr[3]=data_addr[3] data_mem_addr[4]=data_addr[4] data_mem_addr[5]=data_addr[5] data_mem_addr[6]=data_addr[6] data_mem_addr[7]=data_addr[7] data_mem_addr[8]=data_addr[8] data_mem_addr[9]=data_addr[9] data_mem_addr[10]=data_addr[10] data_mem_addr[11]=data_addr[11] data_mem_addr[12]=data_addr[12] data_mem_addr[13]=data_addr[13] data_mem_addr[14]=data_addr[14] data_mem_addr[15]=data_addr[15] data_mem_addr[16]=data_addr[16] data_mem_addr[17]=data_addr[17] data_mem_addr[18]=data_addr[18] data_mem_addr[19]=data_addr[19] data_mem_addr[20]=data_addr[20] data_mem_addr[21]=data_addr[21] data_mem_addr[22]=data_addr[22] data_mem_addr[23]=data_addr[23] data_mem_addr[24]=data_addr[24] data_mem_addr[25]=data_addr[25] data_mem_addr[26]=data_addr[26] data_mem_addr[27]=data_addr[27] data_mem_addr[28]=data_addr[28] data_mem_addr[29]=data_addr[29] data_mem_addr[30]=data_addr[30] data_mem_addr[31]=data_addr[31] data_mem_memread=data_memread data_mem_memwrite=data_memwrite data_mem_out[0]=data_out[0] data_mem_out[1]=data_out[1] data_mem_out[2]=data_out[2] data_mem_out[3]=data_out[3] data_mem_out[4]=data_out[4] data_mem_out[5]=data_out[5] data_mem_out[6]=data_out[6] data_mem_out[7]=data_out[7] data_mem_out[8]=data_out[8] data_mem_out[9]=data_out[9] data_mem_out[10]=data_out[10] data_mem_out[11]=data_out[11] data_mem_out[12]=data_out[12] data_mem_out[13]=data_out[13] data_mem_out[14]=data_out[14] data_mem_out[15]=data_out[15] data_mem_out[16]=data_out[16] data_mem_out[17]=data_out[17] data_mem_out[18]=data_out[18] data_mem_out[19]=data_out[19] data_mem_out[20]=data_out[20] data_mem_out[21]=data_out[21] data_mem_out[22]=data_out[22] data_mem_out[23]=data_out[23] data_mem_out[24]=data_out[24] data_mem_out[25]=data_out[25] data_mem_out[26]=data_out[26] data_mem_out[27]=data_out[27] data_mem_out[28]=data_out[28] data_mem_out[29]=data_out[29] data_mem_out[30]=data_out[30] data_mem_out[31]=data_out[31] data_mem_sign_mask[0]=data_sign_mask[0] data_mem_sign_mask[1]=data_sign_mask[1] data_mem_sign_mask[2]=data_sign_mask[2] data_mem_sign_mask[3]=data_sign_mask[3] inst_mem_in[0]=inst_in[0] inst_mem_in[1]=inst_in[1] inst_mem_in[2]=inst_in[2] inst_mem_in[3]=inst_in[3] inst_mem_in[4]=inst_in[4] inst_mem_in[5]=inst_in[5] inst_mem_in[6]=inst_in[6] inst_mem_in[7]=inst_in[7] inst_mem_in[8]=inst_in[8] inst_mem_in[9]=inst_in[9] inst_mem_in[10]=inst_in[10] inst_mem_in[11]=inst_in[11] inst_mem_in[12]=inst_in[12] inst_mem_in[13]=inst_in[13] inst_mem_in[14]=inst_in[14] inst_mem_in[15]=inst_in[15] inst_mem_in[16]=inst_in[16] inst_mem_in[17]=inst_in[17] inst_mem_in[18]=inst_in[18] inst_mem_in[19]=inst_in[19] inst_mem_in[20]=inst_in[20] inst_mem_in[21]=inst_in[21] inst_mem_in[22]=inst_in[22] inst_mem_in[23]=inst_in[23] inst_mem_in[24]=inst_in[24] inst_mem_in[25]=inst_in[25] inst_mem_in[26]=inst_in[26] inst_mem_in[27]=inst_in[27] inst_mem_in[28]=inst_in[28] inst_mem_in[29]=inst_in[29] inst_mem_in[30]=inst_in[30] inst_mem_in[31]=inst_in[31] inst_mem_out[0]=inst_out[0] inst_mem_out[1]=inst_out[1] inst_mem_out[2]=inst_out[2] inst_mem_out[3]=inst_out[3] inst_mem_out[4]=inst_out[4] inst_mem_out[5]=inst_out[5] inst_mem_out[6]=inst_out[6] inst_mem_out[7]=inst_out[7] inst_mem_out[8]=inst_out[8] inst_mem_out[9]=inst_out[9] inst_mem_out[10]=inst_out[10] inst_mem_out[11]=inst_out[11] inst_mem_out[12]=inst_out[12] inst_mem_out[13]=inst_out[13] inst_mem_out[14]=inst_out[14] inst_mem_out[15]=inst_out[15] inst_mem_out[16]=inst_out[16] inst_mem_out[17]=inst_out[17] inst_mem_out[18]=inst_out[18] inst_mem_out[19]=inst_out[19] inst_mem_out[20]=inst_out[20] inst_mem_out[21]=inst_out[21] inst_mem_out[22]=inst_out[22] inst_mem_out[23]=inst_out[23] inst_mem_out[24]=inst_out[24] inst_mem_out[25]=inst_out[25] inst_mem_out[26]=inst_out[26] inst_mem_out[27]=inst_out[27] inst_mem_out[28]=inst_out[28] inst_mem_out[29]=inst_out[29] inst_mem_out[30]=inst_out[30] inst_mem_out[31]=inst_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:50.6-60.3"
.gate SB_PLL40_CORE BYPASS=$false LOCK=locked PLLOUTCORE=clk_pll REFERENCECLK=clk_hf RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "toplevel.v:29.5-35.3"
.param DIVF 1010100
.param DIVQ 110
.param DIVR 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.names $true CLKHF_POWERUP
1 1
.names $true ENCLKHF
1 1
.end

.model $paramod\mux2to1\WIDTH?11
.inputs input0[0] input0[1] input0[2] input0[3] input0[4] input0[5] input0[6] input0[7] input0[8] input0[9] input0[10] input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] select
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=input0[10] I2=input1[10] I3=select O=out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[9] I2=input1[9] I3=select O=out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input1[0] I2=input0[0] I3=select O=out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=input0[8] I2=input1[8] I3=select O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[7] I2=input1[7] I3=select O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[6] I2=input1[6] I3=select O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[5] I2=input1[5] I3=select O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[4] I2=input1[4] I3=select O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[3] I2=input1[3] I3=select O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[2] I2=input1[2] I3=select O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[1] I2=input1[1] I3=select O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.end

.model $paramod\mux2to1\WIDTH?9
.inputs input0[0] input0[1] input0[2] input0[3] input0[4] input0[5] input0[6] input0[7] input0[8] input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] select
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=input0[8] I2=input1[8] I3=select O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[7] I2=input1[7] I3=select O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[6] I2=input1[6] I3=select O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[5] I2=input1[5] I3=select O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[4] I2=input1[4] I3=select O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[3] I2=input1[3] I3=select O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[2] I2=input1[2] I3=select O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[1] I2=input1[1] I3=select O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input1[0] I2=input0[0] I3=select O=out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.end

.model ALUControl
.inputs FuncCode[0] FuncCode[1] FuncCode[2] FuncCode[3] Opcode[0] Opcode[1] Opcode[2] Opcode[3] Opcode[4] Opcode[5] Opcode[6]
.outputs ALUCtl[0] ALUCtl[1] ALUCtl[2] ALUCtl[3] ALUCtl[4] ALUCtl[5] ALUCtl[6]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I0 I1=ALUCtl_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_I3 O=ALUCtl[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=FuncCode[1] I1=FuncCode[0] I2=ALUCtl_SB_LUT4_O_3_I3 I3=FuncCode[2] O=ALUCtl[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=FuncCode[1] I1=FuncCode[0] I2=FuncCode[2] I3=ALUCtl_SB_LUT4_O_3_I3 O=ALUCtl[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001010000000000
.gate SB_LUT4 I0=FuncCode[2] I1=FuncCode[1] I2=FuncCode[0] I3=ALUCtl_SB_LUT4_O_3_I3 O=ALUCtl[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I2 I1=ALUCtl_SB_LUT4_O_6_I1 I2=ALUCtl_SB_LUT4_O_6_I2 I3=ALUCtl_SB_LUT4_O_4_I3 O=ALUCtl[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$false I1=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=FuncCode[0] I2=FuncCode[1] I3=FuncCode[2] O=ALUCtl_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I2 I1=Opcode[2] I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_5_I3 O=ALUCtl[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=FuncCode[1] I1=FuncCode[0] I2=ALUCtl_SB_LUT4_O_5_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 O=ALUCtl_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=FuncCode[3] I1=FuncCode[1] I2=FuncCode[0] I3=FuncCode[2] O=ALUCtl_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100110000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I2 I1=ALUCtl_SB_LUT4_O_6_I1 I2=ALUCtl_SB_LUT4_O_6_I2 I3=ALUCtl_SB_LUT4_O_6_I3 O=ALUCtl[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$false I1=FuncCode[2] I2=FuncCode[1] I3=ALUCtl_SB_LUT4_O_3_I3 O=ALUCtl_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=Opcode[6] I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_6_I2_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=FuncCode[2] I2=FuncCode[0] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I0 I1=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$false I1=$false I2=FuncCode[0] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 I1=Opcode[4] I2=Opcode[5] I3=Opcode[6] O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=Opcode[6] I2=Opcode[4] I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=FuncCode[3] I1=FuncCode[0] I2=FuncCode[2] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100000010110011
.gate SB_LUT4 I0=$false I1=Opcode[6] I2=Opcode[5] I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=Opcode[2] I1=Opcode[3] I2=Opcode[0] I3=Opcode[1] O=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=Opcode[6] I3=Opcode[4] O=ALUCtl_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=$false I1=$false I2=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=FuncCode[3] O=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=FuncCode[2] I1=Opcode[5] I2=FuncCode[0] I3=FuncCode[1] O=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=FuncCode[0] I1=FuncCode[2] I2=FuncCode[1] I3=Opcode[6] O=ALUCtl_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101011001101
.gate SB_LUT4 I0=Opcode[6] I1=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUCtl_SB_LUT4_O_3_I3 I3=ALUCtl_SB_LUT4_O_6_I3_SB_LUT4_O_I1 O=ALUCtl_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=Opcode[4] I1=Opcode[2] I2=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$false I1=Opcode[3] I2=Opcode[1] I3=Opcode[0] O=ALUCtl_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUCtl_SB_LUT4_O_6_I2 O=ALUCtl_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=Opcode[6] I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=FuncCode[2] O=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=ALUCtl_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=Opcode[6] O=ALUCtl_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=Opcode[4] I3=Opcode[5] O=ALUCtl_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.end

.model ForwardingUnit
.inputs rs1[0] rs1[1] rs1[2] rs1[3] rs1[4] rs2[0] rs2[1] rs2[2] rs2[3] rs2[4] MEM_RegWriteAddr[0] MEM_RegWriteAddr[1] MEM_RegWriteAddr[2] MEM_RegWriteAddr[3] MEM_RegWriteAddr[4] WB_RegWriteAddr[0] WB_RegWriteAddr[1] WB_RegWriteAddr[2] WB_RegWriteAddr[3] WB_RegWriteAddr[4] MEM_RegWrite WB_RegWrite
.outputs MEM_fwd1 MEM_fwd2 WB_fwd1 WB_fwd2
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=MEM_RegWriteAddr[2] I1=rs2[2] I2=MEM_RegWrite I3=MEM_RegWrite_SB_LUT4_I2_I3 O=MEM_fwd2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[2] I1=rs1[2] I2=MEM_RegWrite I3=MEM_RegWrite_SB_LUT4_I2_1_I3 O=MEM_fwd1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[0] I1=rs1[0] I2=MEM_RegWriteAddr[1] I3=rs1[1] O=MEM_RegWrite_SB_LUT4_I2_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=MEM_RegWriteAddr[0] I1=rs2[0] I2=MEM_RegWriteAddr[1] I3=rs2[1] O=MEM_RegWrite_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=MEM_fwd1_SB_LUT4_O_I1 I2=MEM_fwd1_SB_LUT4_O_I2 I3=MEM_fwd1_SB_LUT4_O_I3 O=MEM_fwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=MEM_RegWriteAddr[0] I2=MEM_RegWriteAddr[1] I3=MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=MEM_fwd1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=MEM_RegWriteAddr[2] I2=MEM_RegWriteAddr[3] I3=MEM_RegWriteAddr[4] O=MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=MEM_RegWriteAddr[3] I1=rs1[3] I2=MEM_RegWriteAddr[4] I3=rs1[4] O=MEM_fwd1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=MEM_fwd1_SB_LUT4_O_I1 I2=MEM_fwd2_SB_LUT4_O_I2 I3=MEM_fwd2_SB_LUT4_O_I3 O=MEM_fwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[3] I1=rs2[3] I2=MEM_RegWriteAddr[4] I3=rs2[4] O=MEM_fwd2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_RegWriteAddr[2] I1=rs2[2] I2=WB_RegWrite I3=WB_RegWrite_SB_LUT4_I2_I3 O=WB_fwd2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=WB_RegWriteAddr[2] I1=rs1[2] I2=WB_RegWrite I3=WB_RegWrite_SB_LUT4_I2_1_I3 O=WB_fwd1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=WB_RegWriteAddr[0] I1=rs1[0] I2=WB_RegWriteAddr[1] I3=rs1[1] O=WB_RegWrite_SB_LUT4_I2_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_RegWriteAddr[0] I1=rs2[0] I2=WB_RegWriteAddr[1] I3=rs2[1] O=WB_RegWrite_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_fwd1_SB_LUT4_O_I0 I1=WB_fwd1_SB_LUT4_O_I1 I2=WB_fwd1_SB_LUT4_O_I2 I3=WB_fwd1_SB_LUT4_O_I3 O=WB_fwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[2] I1=WB_RegWriteAddr[2] I2=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3 O=WB_fwd1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=MEM_RegWriteAddr[1] I1=WB_RegWriteAddr[1] I2=MEM_RegWriteAddr[3] I3=WB_RegWriteAddr[3] O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=MEM_RegWriteAddr[0] I1=WB_RegWriteAddr[0] I2=MEM_RegWriteAddr[4] I3=WB_RegWriteAddr[4] O=WB_fwd1_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=WB_RegWriteAddr[0] I2=WB_RegWriteAddr[1] I3=WB_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=WB_fwd1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=WB_RegWriteAddr[2] I2=WB_RegWriteAddr[3] I3=WB_RegWriteAddr[4] O=WB_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=WB_RegWriteAddr[3] I1=rs1[3] I2=WB_RegWriteAddr[4] I3=rs1[4] O=WB_fwd1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=WB_fwd1_SB_LUT4_O_I0 I1=WB_fwd1_SB_LUT4_O_I1 I2=WB_fwd2_SB_LUT4_O_I2 I3=WB_fwd2_SB_LUT4_O_I3 O=WB_fwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=WB_RegWriteAddr[3] I1=rs2[3] I2=WB_RegWriteAddr[4] I3=rs2[4] O=WB_fwd2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000001001
.end

.model adder_dsp
.inputs input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] input1[11] input1[12] input1[13] input1[14] input1[15] input1[16] input1[17] input1[18] input1[19] input1[20] input1[21] input1[22] input1[23] input1[24] input1[25] input1[26] input1[27] input1[28] input1[29] input1[30] input1[31] input2[0] input2[1] input2[2] input2[3] input2[4] input2[5] input2[6] input2[7] input2[8] input2[9] input2[10] input2[11] input2[12] input2[13] input2[14] input2[15] input2[16] input2[17] input2[18] input2[19] input2[20] input2[21] input2[22] input2[23] input2[24] input2[25] input2[26] input2[27] input2[28] input2[29] input2[30] input2[31] is_sub
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.gate SB_MAC16 A[0]=input1[16] A[1]=input1[17] A[2]=input1[18] A[3]=input1[19] A[4]=input1[20] A[5]=input1[21] A[6]=input1[22] A[7]=input1[23] A[8]=input1[24] A[9]=input1[25] A[10]=input1[26] A[11]=input1[27] A[12]=input1[28] A[13]=input1[29] A[14]=input1[30] A[15]=input1[31] ACCUMCI=$false ADDSUBBOT=is_sub ADDSUBTOP=is_sub AHOLD=$false B[0]=input2[0] B[1]=input2[1] B[2]=input2[2] B[3]=input2[3] B[4]=input2[4] B[5]=input2[5] B[6]=input2[6] B[7]=input2[7] B[8]=input2[8] B[9]=input2[9] B[10]=input2[10] B[11]=input2[11] B[12]=input2[12] B[13]=input2[13] B[14]=input2[14] B[15]=input2[15] BHOLD=$false C[0]=input2[16] C[1]=input2[17] C[2]=input2[18] C[3]=input2[19] C[4]=input2[20] C[5]=input2[21] C[6]=input2[22] C[7]=input2[23] C[8]=input2[24] C[9]=input2[25] C[10]=input2[26] C[11]=input2[27] C[12]=input2[28] C[13]=input2[29] C[14]=input2[30] C[15]=input2[31] CE=$true CHOLD=$false CI=$false CLK=$false D[0]=input1[0] D[1]=input1[1] D[2]=input1[2] D[3]=input1[3] D[4]=input1[4] D[5]=input1[5] D[6]=input1[6] D[7]=input1[7] D[8]=input1[8] D[9]=input1[9] D[10]=input1[10] D[11]=input1[11] D[12]=input1[12] D[13]=input1[13] D[14]=input1[14] D[15]=input1[15] DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=out[0] O[1]=out[1] O[2]=out[2] O[3]=out[3] O[4]=out[4] O[5]=out[5] O[6]=out[6] O[7]=out[7] O[8]=out[8] O[9]=out[9] O[10]=out[10] O[11]=out[11] O[12]=out[12] O[13]=out[13] O[14]=out[14] O[15]=out[15] O[16]=out[16] O[17]=out[17] O[18]=out[18] O[19]=out[19] O[20]=out[20] O[21]=out[21] O[22]=out[22] O[23]=out[23] O[24]=out[24] O[25]=out[25] O[26]=out[26] O[27]=out[27] O[28]=out[28] O[29]=out[29] O[30]=out[30] O[31]=out[31] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/dsp_adder.v:12.14-31.6"
.param BOTADDSUB_UPPERINPUT 1
.param MODE_8x8 1
.param TOPADDSUB_CARRYSELECT 10
.param TOPADDSUB_UPPERINPUT 1
.end

.model alu
.inputs ALUctl[0] ALUctl[1] ALUctl[2] ALUctl[3] ALUctl[4] ALUctl[5] ALUctl[6] A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] A[20] A[21] A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31] B[0] B[1] B[2] B[3] B[4] B[5] B[6] B[7] B[8] B[9] B[10] B[11] B[12] B[13] B[14] B[15] B[16] B[17] B[18] B[19] B[20] B[21] B[22] B[23] B[24] B[25] B[26] B[27] B[28] B[29] B[30] B[31]
.outputs ALUOut[0] ALUOut[1] ALUOut[2] ALUOut[3] ALUOut[4] ALUOut[5] ALUOut[6] ALUOut[7] ALUOut[8] ALUOut[9] ALUOut[10] ALUOut[11] ALUOut[12] ALUOut[13] ALUOut[14] ALUOut[15] ALUOut[16] ALUOut[17] ALUOut[18] ALUOut[19] ALUOut[20] ALUOut[21] ALUOut[22] ALUOut[23] ALUOut[24] ALUOut[25] ALUOut[26] ALUOut[27] ALUOut[28] ALUOut[29] ALUOut[30] ALUOut[31] Branch_Enable
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I3 O=ALUOut[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I0 I1=ALUOut_SB_LUT4_O_1_I1 I2=ALUOut_SB_LUT4_O_1_I2 I3=ALUOut_SB_LUT4_O_1_I3 O=ALUOut[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_10_I0 I1=ALUOut_SB_LUT4_O_10_I1 I2=ALUOut_SB_LUT4_O_10_I2 I3=ALUOut_SB_LUT4_O_10_I3 O=ALUOut[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_10_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_10_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_10_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O I1=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=B[27] I2=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_10_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[27] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=adder_output[27] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[27] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[27] O=ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_11_I0 I1=ALUOut_SB_LUT4_O_11_I1 I2=ALUOut_SB_LUT4_O_11_I2 I3=ALUOut_SB_LUT4_O_11_I3 O=ALUOut[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_11_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_11_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_11_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_11_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=B[26] I2=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[26] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=adder_output[26] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[26] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[26] O=ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_12_I0 I1=ALUOut_SB_LUT4_O_12_I1 I2=ALUOut_SB_LUT4_O_12_I2 I3=ALUOut_SB_LUT4_O_12_I3 O=ALUOut[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_12_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_12_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_12_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_12_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_12_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I1=A[25] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I3=B[25] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=adder_output[25] I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=A[25] O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[25] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_13_I0 I1=ALUOut_SB_LUT4_O_13_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_13_I3 O=ALUOut[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I1=adder_output[23] I2=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[23] O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[23] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[23] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[23] O=ALUOut_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_14_I1 I2=ALUOut_SB_LUT4_O_14_I2 I3=ALUOut_SB_LUT4_O_14_I3 O=ALUOut[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_14_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_14_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[2] I3=B[3] O=ALUOut_SB_LUT4_O_14_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I1=B[3] I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O I3=ALUOut_SB_LUT4_O_14_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[22] O=ALUOut_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=B[22] I2=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[22] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[22] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[22] O=ALUOut_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_15_I0 I1=ALUOut_SB_LUT4_O_15_I1 I2=ALUOut_SB_LUT4_O_15_I2 I3=ALUOut_SB_LUT4_O_15_I3 O=ALUOut[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_15_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=B[21] I2=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[21] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=adder_output[21] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[21] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[21] O=ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I0 I1=ALUOut_SB_LUT4_O_16_I1 I2=ALUOut_SB_LUT4_O_16_I2 I3=ALUOut_SB_LUT4_O_16_I3 O=ALUOut[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_16_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_16_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_16_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[19] O=ALUOut_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=B[19] I1=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_16_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[19] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[19] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[19] O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O I3=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O O=ALUOut_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I0 I1=ALUOut_SB_LUT4_O_17_I1 I2=ALUOut_SB_LUT4_O_17_I2 I3=ALUOut_SB_LUT4_O_17_I3 O=ALUOut[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_17_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_17_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[18] O=ALUOut_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=B[18] I1=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_17_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[18] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[18] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[18] O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=B[2] I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_18_I1 I2=B[17] I3=ALUOut_SB_LUT4_O_18_I3 O=ALUOut[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[17] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1 I2=B[4] I3=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_12_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=adder_output[17] I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=B[2] I1=B[3] I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=B[17] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[17] O=ALUOut_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_19_I0 I1=ALUOut_SB_LUT4_O_19_I1 I2=ALUOut_SB_LUT4_O_19_I2 I3=ALUOut_SB_LUT4_O_19_I3 O=ALUOut[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_19_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O O=ALUOut_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=B[15] I2=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[15] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=adder_output[15] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[15] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[15] O=ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=A[28] I1=A[27] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=B[28] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[28] O=ALUOut_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I1=adder_output[28] I2=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=B[28] O=ALUOut_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[28] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O I2=B[3] I3=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_O I3=B[3] O=ALUOut_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O I1=ALUOut_SB_LUT4_O_2_I1 I2=ALUOut_SB_LUT4_O_2_I2 I3=ALUOut_SB_LUT4_O_2_I3 O=ALUOut[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_20_I1 I2=ALUOut_SB_LUT4_O_20_I2 I3=ALUOut_SB_LUT4_O_20_I3 O=ALUOut[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_20_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_20_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=adder_output[14] I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=B[2] I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=B[14] I2=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=A[14] O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=A[14] I2=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[14] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_20_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_21_I0 I1=ALUOut_SB_LUT4_O_21_I1 I2=ALUOut_SB_LUT4_O_21_I2 I3=ALUOut_SB_LUT4_O_21_I3 O=ALUOut[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_21_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=A[13] I1=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[13] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I1=A[13] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I3=B[13] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[13] O=ALUOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_22_I1 I2=ALUOut_SB_LUT4_O_22_I2 I3=ALUOut_SB_LUT4_O_22_I3 O=ALUOut[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=A[12] I1=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[12] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I1=A[12] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I3=B[12] O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[12] O=ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_23_I1 I2=ALUOut_SB_LUT4_O_23_I2 I3=ALUOut_SB_LUT4_O_23_I3 O=ALUOut[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O I1=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=B[11] I1=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[11] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[11] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[11] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[11] O=ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I1 I2=ALUOut_SB_LUT4_O_24_I2 I3=ALUOut_SB_LUT4_O_24_I3 O=ALUOut[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[4] I2=A[3] I3=B[0] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_24_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=B[10] I1=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[10] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[10] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[10] O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[10] O=ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_25_I1 I2=ALUOut_SB_LUT4_O_25_I2 I3=ALUOut_SB_LUT4_O_25_I3 O=ALUOut[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=B[2] I3=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_25_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=B[9] I1=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[9] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[9] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[9] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[9] O=ALUOut_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_26_I1 I2=ALUOut_SB_LUT4_O_26_I2 I3=ALUOut_SB_LUT4_O_26_I3 O=ALUOut[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O I3=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_26_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=A[8] I1=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[8] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I1=A[8] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I3=B[8] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[8] O=ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_27_I1 I2=ALUOut_SB_LUT4_O_27_I2 I3=ALUOut_SB_LUT4_O_27_I3 O=ALUOut[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_27_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O I2=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=A[7] I1=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[7] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I1=A[7] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I3=B[7] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[7] O=ALUOut_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I0 I1=ALUOut_SB_LUT4_O_28_I1 I2=ALUOut_SB_LUT4_O_28_I2 I3=ALUOut_SB_LUT4_O_28_I3 O=ALUOut[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=A[28] I2=A[29] I3=B[0] O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=B[2] I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_28_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=B[6] I2=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_28_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[6] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=adder_output[6] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[6] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[6] O=ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_29_I1 I2=ALUOut_SB_LUT4_O_29_I2 I3=ALUOut_SB_LUT4_O_29_I3 O=ALUOut[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O O=ALUOut_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_29_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[4] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_O I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=adder_output[4] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[4] O=ALUOut_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[24] I2=A[23] I3=B[0] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[22] I2=A[21] I3=B[0] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[20] I2=A[19] I3=B[0] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[18] I2=A[17] I3=B[0] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[8] I2=A[7] I3=B[0] O=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[6] I2=A[5] I3=B[0] O=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_I0 I3=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_I1 O=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=B[2] I3=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0 O=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=A[24] I1=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=B[24] I3=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I1=A[24] I2=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I3=B[24] O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[24] O=ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0 I1=ALUOut_SB_LUT4_O_3_I1 I2=ALUOut_SB_LUT4_O_3_I2 I3=ALUOut_SB_LUT4_O_3_I3 O=ALUOut[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I1 I2=ALUOut_SB_LUT4_O_30_I2 I3=ALUOut_SB_LUT4_O_30_I3 O=ALUOut[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=A[2] I1=A[3] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O O=ALUOut_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_30_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=B[2] I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=B[0] I1=A[0] I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$false I1=A[2] I2=A[1] I3=B[0] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=B[2] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[2] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I1=adder_output[2] I2=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[2] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[4] I1=ALUOut_SB_LUT4_O_31_I1 I2=ALUOut_SB_LUT4_O_31_I2 I3=ALUOut_SB_LUT4_O_31_I3 O=ALUOut[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUctl[3] I1=ALUctl[2] I2=ALUctl[1] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=A[1] I1=A[2] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=A[3] I1=A[4] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_31_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_25_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O I3=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=B[1] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[1] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I1=adder_output[1] I2=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[1] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_3_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[20] O=ALUOut_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 I2=B[20] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I3=A[20] O=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110000001111
.gate SB_LUT4 I0=B[20] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[20] O=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I2=B[3] I3=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=B[1] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=A[30] I2=A[31] I3=B[0] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3 I2=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O I3=B[2] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=A[26] I2=A[27] I3=B[0] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[24] I2=A[25] I3=B[0] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O I2=ALUOut_SB_LUT4_O_29_I1_SB_LUT4_O_I0 I3=B[3] O=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I0 I1=ALUOut_SB_LUT4_O_4_I1 I2=ALUOut_SB_LUT4_O_4_I2 I3=ALUOut_SB_LUT4_O_4_I3 O=ALUOut[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I2 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100011100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[12] I2=A[11] I3=B[0] O=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[10] I2=A[9] I3=B[0] O=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3 I3=B[4] O=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=B[4] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=ALUctl[3] I1=ALUctl[1] I2=ALUctl[2] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I2 I3=B[4] O=ALUOut_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101011110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_I0 I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_I1 I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111100010001
.gate SB_LUT4 I0=A[4] I1=A[3] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=A[2] I1=A[1] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0_SB_LUT4_I2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=B[0] I2=B[1] I3=A[0] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[16] I2=A[15] I3=B[0] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[14] I2=A[13] I3=B[0] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=B[16] I2=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[16] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=adder_output[16] I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[16] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[16] O=ALUOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0 I1=ALUOut_SB_LUT4_O_5_I1 I2=ALUOut_SB_LUT4_O_5_I2 I3=ALUOut_SB_LUT4_O_5_I3 O=ALUOut[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_5_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[15] I2=A[16] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[13] I2=A[14] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[19] I2=A[20] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[17] I2=A[18] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[11] I2=A[12] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[9] I2=A[10] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[7] I2=A[8] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[5] I2=A[6] I3=B[0] O=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O O=ALUOut_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I3=B[2] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[27] I2=A[28] I3=B[0] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[25] I2=A[26] I3=B[0] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[23] I2=A[24] I3=B[0] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[21] I2=A[22] I3=B[0] O=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1 I2=B[5] I3=A[5] O=ALUOut_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000010100111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=B[5] O=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101000011001111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[5] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O I1=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1 I2=adder_output[5] I3=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 O=ALUOut_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I2=B[3] I3=B[2] O=ALUOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I0 I1=ALUOut_SB_LUT4_O_6_I1 I2=ALUOut_SB_LUT4_O_6_I2 I3=ALUOut_SB_LUT4_O_6_I3 O=ALUOut[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O O=ALUOut_SB_LUT4_O_6_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_6_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I2=adder_output[3] I3=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=B[3] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[3] O=ALUOut_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O I2=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[3] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=A[3] I1=A[4] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_7_I1 I2=ALUOut_SB_LUT4_O_7_I2 I3=ALUOut_SB_LUT4_O_7_I3 O=ALUOut[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2 I3=B[3] O=ALUOut_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[14] I2=A[15] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[12] I2=A[13] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[10] I2=A[11] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[8] I2=A[9] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=A[2] I1=A[3] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=A[0] I1=A[1] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[6] I2=A[7] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[4] I2=A[5] I3=B[0] O=ALUOut_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O O=ALUOut_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[22] I2=A[23] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[20] I2=A[21] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=A[18] I2=A[19] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[16] I2=A[17] I3=B[0] O=ALUOut_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I0 I1=B[0] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[0] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O I3=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=ALUctl[3] I1=ALUctl[1] I2=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=ALUctl[2] I1=adder_output[31] I2=adder_output[0] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=B[0] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[0] O=ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0 I1=ALUOut_SB_LUT4_O_8_I1 I2=ALUOut_SB_LUT4_O_8_I2 I3=ALUOut_SB_LUT4_O_8_I3 O=ALUOut[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=B[2] I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=A[31] I2=A[30] I3=B[0] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=A[1] I2=A[0] I3=B[0] O=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=B[3] I2=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=B[2] I3=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 I2=ALUOut_SB_LUT4_O_27_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[2] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011001111110000
.gate SB_LUT4 I0=$false I1=B[0] I2=B[1] I3=A[31] O=ALUOut_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=B[31] I3=A[31] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001000110000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[31] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=A[31] I2=B[31] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=B[31] I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[31] O=ALUOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0 I1=ALUOut_SB_LUT4_O_9_I1 I2=ALUOut_SB_LUT4_O_9_I2 I3=ALUOut_SB_LUT4_O_9_I3 O=ALUOut[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_24_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_9_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_LUT4_O_I2 I2=ALUOut_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=A[30] I1=A[29] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=A[28] I1=A[27] I2=B[0] I3=B[1] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I3=B[1] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[26] I2=A[25] I3=B[0] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[1] I3=B[2] O=ALUOut_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=B[2] I1=B[3] I2=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O I3=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=A[30] I1=A[31] I2=B[1] I3=B[0] O=ALUOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=B[30] I1=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[30] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=B[30] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[30] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I3=adder_output[30] O=ALUOut_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[13] I2=A[12] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[11] I2=A[10] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[9] I2=A[8] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[7] I2=A[6] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O I3=B[2] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111111001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[5] I2=A[4] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I1=ALUOut_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I2=B[2] I3=B[1] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=A[3] I2=A[2] I3=B[0] O=ALUOut_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=B[3] I3=ALUOut_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_I3_O O=ALUOut_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[21] I2=A[20] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[19] I2=A[18] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[17] I2=A[16] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[15] I2=A[14] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[2] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[25] I2=A[24] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[23] I2=A[22] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=A[29] I2=A[28] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=A[27] I2=A[26] I3=B[0] O=ALUOut_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3 O=ALUOut_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=B[2] I2=B[3] I3=ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_I2_SB_LUT4_I2_O O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=B[0] I1=A[31] I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=B[1] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$false I1=A[29] I2=A[30] I3=B[0] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=B[29] I1=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1 I2=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2 I3=A[29] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2 I1=adder_output[29] I2=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=B[29] O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0 I1=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1 I2=A[29] I3=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1 O=ALUOut_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=ALUctl[3] I1=ALUctl[2] I2=ALUctl[0] I3=ALUctl[1] O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110111001111
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[1] I2=ALUctl[0] I3=ALUctl[3] O=ALUOut_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[3] I2=ALUctl[1] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[3] I2=ALUctl[1] I3=ALUctl[0] O=ALUOut_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=ALUctl[2] I1=ALUctl[1] I2=ALUctl[0] I3=ALUctl[3] O=ALUOut_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111011111111
.gate SB_LUT4 I0=$false I1=ALUctl[3] I2=ALUctl[0] I3=ALUctl[1] O=ALUOut_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=Branch_Enable_SB_LUT4_O_I0 I1=ALUctl[4] I2=Branch_Enable_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I3 O=Branch_Enable
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0101011110000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUctl[6] I3=ALUOut[31] O=Branch_Enable_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=ALUOut[30] I1=ALUOut[29] I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut[19] I1=ALUOut[20] I2=ALUOut[21] I3=ALUOut[24] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut[25] I1=ALUOut[26] I2=ALUOut[27] I3=ALUOut[28] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut[1] I1=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=ALUOut[22] I3=ALUOut[23] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=ALUOut[2] I1=ALUOut[3] I2=ALUOut[4] I3=ALUOut[5] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut[11] I1=ALUOut[12] I2=ALUOut[14] I3=ALUOut[18] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut[0] I1=ALUOut[17] I2=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ALUOut[6] I1=ALUOut[7] I2=ALUOut[8] I3=ALUOut[9] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=ALUOut[10] I1=ALUOut[13] I2=ALUOut[15] I3=ALUOut[16] O=Branch_Enable_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=ALUctl[5] I2=Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=ALUctl[6] O=Branch_Enable_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=ALUOut[31] I1=ALUctl[4] I2=ALUctl[5] I3=Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100110001
.gate SB_LUT4 I0=$false I1=ALUOut[31] I2=A[31] I3=B[31] O=Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100001100
.gate SB_LUT4 I0=$false I1=ALUctl[3] I2=ALUctl[2] I3=ALUctl[1] O=adder_ci
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.subckt full_adder carry_in=adder_ci input1[0]=A[0] input1[1]=A[1] input1[2]=A[2] input1[3]=A[3] input1[4]=A[4] input1[5]=A[5] input1[6]=A[6] input1[7]=A[7] input1[8]=A[8] input1[9]=A[9] input1[10]=A[10] input1[11]=A[11] input1[12]=A[12] input1[13]=A[13] input1[14]=A[14] input1[15]=A[15] input1[16]=A[16] input1[17]=A[17] input1[18]=A[18] input1[19]=A[19] input1[20]=A[20] input1[21]=A[21] input1[22]=A[22] input1[23]=A[23] input1[24]=A[24] input1[25]=A[25] input1[26]=A[26] input1[27]=A[27] input1[28]=A[28] input1[29]=A[29] input1[30]=A[30] input1[31]=A[31] input2[0]=input2[0] input2[1]=input2[1] input2[2]=input2[2] input2[3]=input2[3] input2[4]=input2[4] input2[5]=input2[5] input2[6]=input2[6] input2[7]=input2[7] input2[8]=input2[8] input2[9]=input2[9] input2[10]=input2[10] input2[11]=input2[11] input2[12]=input2[12] input2[13]=input2[13] input2[14]=input2[14] input2[15]=input2[15] input2[16]=input2[16] input2[17]=input2[17] input2[18]=input2[18] input2[19]=input2[19] input2[20]=input2[20] input2[21]=input2[21] input2[22]=input2[22] input2[23]=input2[23] input2[24]=input2[24] input2[25]=input2[25] input2[26]=input2[26] input2[27]=input2[27] input2[28]=input2[28] input2[29]=input2[29] input2[30]=input2[30] input2[31]=input2[31] out[0]=adder_output[0] out[1]=adder_output[1] out[2]=adder_output[2] out[3]=adder_output[3] out[4]=adder_output[4] out[5]=adder_output[5] out[6]=adder_output[6] out[7]=adder_output[7] out[8]=adder_output[8] out[9]=adder_output[9] out[10]=adder_output[10] out[11]=adder_output[11] out[12]=adder_output[12] out[13]=adder_output[13] out[14]=adder_output[14] out[15]=adder_output[15] out[16]=adder_output[16] out[17]=adder_output[17] out[18]=adder_output[18] out[19]=adder_output[19] out[20]=adder_output[20] out[21]=adder_output[21] out[22]=adder_output[22] out[23]=adder_output[23] out[24]=adder_output[24] out[25]=adder_output[25] out[26]=adder_output[26] out[27]=adder_output[27] out[28]=adder_output[28] out[29]=adder_output[29] out[30]=adder_output[30] out[31]=adder_output[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/alu.v:223.16-228.6"
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[31] O=input2[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[30] O=input2[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[21] O=input2[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[20] O=input2[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[19] O=input2[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[18] O=input2[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[17] O=input2[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[16] O=input2[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[15] O=input2[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[14] O=input2[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[13] O=input2[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[12] O=input2[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[29] O=input2[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[11] O=input2[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[10] O=input2[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[9] O=input2[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[8] O=input2[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[7] O=input2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[6] O=input2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[5] O=input2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[4] O=input2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[3] O=input2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[2] O=input2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[28] O=input2[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[1] O=input2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[0] O=input2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[27] O=input2[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[26] O=input2[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[25] O=input2[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[24] O=input2[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[23] O=input2[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=adder_ci I3=B[22] O=input2[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.names ALUOut[0] alu_res[0]
1 1
.names ALUOut[1] alu_res[1]
1 1
.names ALUOut[2] alu_res[2]
1 1
.names ALUOut[3] alu_res[3]
1 1
.names ALUOut[4] alu_res[4]
1 1
.names ALUOut[5] alu_res[5]
1 1
.names ALUOut[6] alu_res[6]
1 1
.names ALUOut[7] alu_res[7]
1 1
.names ALUOut[8] alu_res[8]
1 1
.names ALUOut[9] alu_res[9]
1 1
.names ALUOut[10] alu_res[10]
1 1
.names ALUOut[11] alu_res[11]
1 1
.names ALUOut[12] alu_res[12]
1 1
.names ALUOut[13] alu_res[13]
1 1
.names ALUOut[14] alu_res[14]
1 1
.names ALUOut[15] alu_res[15]
1 1
.names ALUOut[16] alu_res[16]
1 1
.names ALUOut[17] alu_res[17]
1 1
.names ALUOut[18] alu_res[18]
1 1
.names ALUOut[19] alu_res[19]
1 1
.names ALUOut[20] alu_res[20]
1 1
.names ALUOut[21] alu_res[21]
1 1
.names ALUOut[22] alu_res[22]
1 1
.names ALUOut[23] alu_res[23]
1 1
.names ALUOut[24] alu_res[24]
1 1
.names ALUOut[25] alu_res[25]
1 1
.names ALUOut[26] alu_res[26]
1 1
.names ALUOut[27] alu_res[27]
1 1
.names ALUOut[28] alu_res[28]
1 1
.names ALUOut[29] alu_res[29]
1 1
.names ALUOut[30] alu_res[30]
1 1
.names ALUOut[31] alu_res[31]
1 1
.end

.model branch_decision
.inputs Branch Predicted Branch_Enable Jump
.outputs Mispredict Decision Branch_Jump_Trigger
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=Predicted I1=Branch_Enable I2=Branch I3=Jump O=Branch_Jump_Trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$false I1=$false I2=Branch I3=Branch_Enable O=Decision
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=Branch_Enable I2=Branch I3=Predicted O=Mispredict
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.end

.model branch_predictor
.inputs clk actual_branch_decision branch_decode_sig branch_mem_sig in_addr[0] in_addr[1] in_addr[2] in_addr[3] in_addr[4] in_addr[5] in_addr[6] in_addr[7] in_addr[8] in_addr[9] in_addr[10] in_addr[11] in_addr[12] in_addr[13] in_addr[14] in_addr[15] in_addr[16] in_addr[17] in_addr[18] in_addr[19] in_addr[20] in_addr[21] in_addr[22] in_addr[23] in_addr[24] in_addr[25] in_addr[26] in_addr[27] in_addr[28] in_addr[29] in_addr[30] in_addr[31] offset[0] offset[1] offset[2] offset[3] offset[4] offset[5] offset[6] offset[7] offset[8] offset[9] offset[10] offset[11] offset[12] offset[13] offset[14] offset[15] offset[16] offset[17] offset[18] offset[19] offset[20] offset[21] offset[22] offset[23] offset[24] offset[25] offset[26] offset[27] offset[28] offset[29] offset[30] offset[31]
.outputs branch_addr[0] branch_addr[1] branch_addr[2] branch_addr[3] branch_addr[4] branch_addr[5] branch_addr[6] branch_addr[7] branch_addr[8] branch_addr[9] branch_addr[10] branch_addr[11] branch_addr[12] branch_addr[13] branch_addr[14] branch_addr[15] branch_addr[16] branch_addr[17] branch_addr[18] branch_addr[19] branch_addr[20] branch_addr[21] branch_addr[22] branch_addr[23] branch_addr[24] branch_addr[25] branch_addr[26] branch_addr[27] branch_addr[28] branch_addr[29] branch_addr[30] branch_addr[31] prediction
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=s[0] I2=s[1] I3=actual_branch_decision O=s_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110011000000
.gate SB_LUT4 I0=$false I1=s[0] I2=s[1] I3=actual_branch_decision O=s_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111001100110000
.gate SB_LUT4 I0=$false I1=offset[19] I2=in_addr[19] I3=branch_addr_SB_LUT4_O_I3[19] O=branch_addr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[18] I2=in_addr[18] I3=branch_addr_SB_LUT4_O_I3[18] O=branch_addr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[0] I2=in_addr[0] I3=$false O=branch_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[9] I2=in_addr[9] I3=branch_addr_SB_LUT4_O_I3[9] O=branch_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[8] I2=in_addr[8] I3=branch_addr_SB_LUT4_O_I3[8] O=branch_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[7] I2=in_addr[7] I3=branch_addr_SB_LUT4_O_I3[7] O=branch_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[6] I2=in_addr[6] I3=branch_addr_SB_LUT4_O_I3[6] O=branch_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[5] I2=in_addr[5] I3=branch_addr_SB_LUT4_O_I3[5] O=branch_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[4] I2=in_addr[4] I3=branch_addr_SB_LUT4_O_I3[4] O=branch_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[3] I2=in_addr[3] I3=branch_addr_SB_LUT4_O_I3[3] O=branch_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[31] I2=in_addr[31] I3=branch_addr_SB_LUT4_O_I3[31] O=branch_addr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[30] I2=in_addr[30] I3=branch_addr_SB_LUT4_O_I3[30] O=branch_addr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[17] I2=in_addr[17] I3=branch_addr_SB_LUT4_O_I3[17] O=branch_addr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[2] I2=in_addr[2] I3=branch_addr_SB_LUT4_O_I3[2] O=branch_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[29] I2=in_addr[29] I3=branch_addr_SB_LUT4_O_I3[29] O=branch_addr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[28] I2=in_addr[28] I3=branch_addr_SB_LUT4_O_I3[28] O=branch_addr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[27] I2=in_addr[27] I3=branch_addr_SB_LUT4_O_I3[27] O=branch_addr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[26] I2=in_addr[26] I3=branch_addr_SB_LUT4_O_I3[26] O=branch_addr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[25] I2=in_addr[25] I3=branch_addr_SB_LUT4_O_I3[25] O=branch_addr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[24] I2=in_addr[24] I3=branch_addr_SB_LUT4_O_I3[24] O=branch_addr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[23] I2=in_addr[23] I3=branch_addr_SB_LUT4_O_I3[23] O=branch_addr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[22] I2=in_addr[22] I3=branch_addr_SB_LUT4_O_I3[22] O=branch_addr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[21] I2=in_addr[21] I3=branch_addr_SB_LUT4_O_I3[21] O=branch_addr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[16] I2=in_addr[16] I3=branch_addr_SB_LUT4_O_I3[16] O=branch_addr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[20] I2=in_addr[20] I3=branch_addr_SB_LUT4_O_I3[20] O=branch_addr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[1] I2=in_addr[1] I3=branch_addr_SB_LUT4_O_I3[1] O=branch_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[15] I2=in_addr[15] I3=branch_addr_SB_LUT4_O_I3[15] O=branch_addr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[14] I2=in_addr[14] I3=branch_addr_SB_LUT4_O_I3[14] O=branch_addr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[13] I2=in_addr[13] I3=branch_addr_SB_LUT4_O_I3[13] O=branch_addr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[12] I2=in_addr[12] I3=branch_addr_SB_LUT4_O_I3[12] O=branch_addr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[11] I2=in_addr[11] I3=branch_addr_SB_LUT4_O_I3[11] O=branch_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=offset[10] I2=in_addr[10] I3=branch_addr_SB_LUT4_O_I3[10] O=branch_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFN C=clk D=branch_mem_sig Q=branch_mem_sig_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:54.5-56.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:1.51-1.90"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[9] CO=branch_addr_SB_LUT4_O_I3[10] I0=offset[9] I1=in_addr[9]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[8] CO=branch_addr_SB_LUT4_O_I3[9] I0=offset[8] I1=in_addr[8]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[28] CO=branch_addr_SB_LUT4_O_I3[29] I0=offset[28] I1=in_addr[28]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[27] CO=branch_addr_SB_LUT4_O_I3[28] I0=offset[27] I1=in_addr[27]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[26] CO=branch_addr_SB_LUT4_O_I3[27] I0=offset[26] I1=in_addr[26]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[25] CO=branch_addr_SB_LUT4_O_I3[26] I0=offset[25] I1=in_addr[25]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[24] CO=branch_addr_SB_LUT4_O_I3[25] I0=offset[24] I1=in_addr[24]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[23] CO=branch_addr_SB_LUT4_O_I3[24] I0=offset[23] I1=in_addr[23]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[22] CO=branch_addr_SB_LUT4_O_I3[23] I0=offset[22] I1=in_addr[22]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[21] CO=branch_addr_SB_LUT4_O_I3[22] I0=offset[21] I1=in_addr[21]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[20] CO=branch_addr_SB_LUT4_O_I3[21] I0=offset[20] I1=in_addr[20]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[1] CO=branch_addr_SB_LUT4_O_I3[2] I0=offset[1] I1=in_addr[1]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[7] CO=branch_addr_SB_LUT4_O_I3[8] I0=offset[7] I1=in_addr[7]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[19] CO=branch_addr_SB_LUT4_O_I3[20] I0=offset[19] I1=in_addr[19]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[18] CO=branch_addr_SB_LUT4_O_I3[19] I0=offset[18] I1=in_addr[18]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[17] CO=branch_addr_SB_LUT4_O_I3[18] I0=offset[17] I1=in_addr[17]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[16] CO=branch_addr_SB_LUT4_O_I3[17] I0=offset[16] I1=in_addr[16]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[15] CO=branch_addr_SB_LUT4_O_I3[16] I0=offset[15] I1=in_addr[15]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[14] CO=branch_addr_SB_LUT4_O_I3[15] I0=offset[14] I1=in_addr[14]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[13] CO=branch_addr_SB_LUT4_O_I3[14] I0=offset[13] I1=in_addr[13]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[12] CO=branch_addr_SB_LUT4_O_I3[13] I0=offset[12] I1=in_addr[12]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[11] CO=branch_addr_SB_LUT4_O_I3[12] I0=offset[11] I1=in_addr[11]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[10] CO=branch_addr_SB_LUT4_O_I3[11] I0=offset[10] I1=in_addr[10]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[6] CO=branch_addr_SB_LUT4_O_I3[7] I0=offset[6] I1=in_addr[6]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=$false CO=branch_addr_SB_LUT4_O_I3[1] I0=offset[0] I1=in_addr[0]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[5] CO=branch_addr_SB_LUT4_O_I3[6] I0=offset[5] I1=in_addr[5]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[4] CO=branch_addr_SB_LUT4_O_I3[5] I0=offset[4] I1=in_addr[4]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[3] CO=branch_addr_SB_LUT4_O_I3[4] I0=offset[3] I1=in_addr[3]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[30] CO=branch_addr_SB_LUT4_O_I3[31] I0=offset[30] I1=in_addr[30]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[2] CO=branch_addr_SB_LUT4_O_I3[3] I0=offset[2] I1=in_addr[2]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=branch_addr_SB_LUT4_O_I3[29] CO=branch_addr_SB_LUT4_O_I3[30] I0=offset[29] I1=in_addr[29]
.attr src "verilog/branch_predictor.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=$false I2=s[1] I3=branch_decode_sig O=prediction
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFE C=clk D=s_SB_DFFE_Q_D[1] E=branch_mem_sig_reg Q=s[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:63.5-68.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=s_SB_DFFE_Q_D[0] E=branch_mem_sig_reg Q=s[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/branch_predictor.v:63.5-68.8|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.names $false branch_addr_SB_LUT4_O_I3[0]
1 1
.end

.model control
.inputs opcode[0] opcode[1] opcode[2] opcode[3] opcode[4] opcode[5] opcode[6]
.outputs MemtoReg RegWrite MemWrite MemRead Branch ALUSrc Jump Jalr Lui Auipc Fence
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=opcode[4] I2=opcode[6] I3=opcode[5] O=ALUSrc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001111111111
.gate SB_LUT4 I0=$false I1=$false I2=opcode[5] I3=Lui_SB_LUT4_O_I2 O=Auipc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=opcode[4] I2=opcode[2] I3=opcode[6] O=Branch
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=opcode[5] I2=opcode[3] I3=opcode[2] O=Fence
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=opcode[3] I3=Jump O=Jalr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=opcode[4] I1=opcode[5] I2=opcode[6] I3=opcode[2] O=Jump
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=Lui_SB_LUT4_O_I2 I3=opcode[5] O=Lui
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=opcode[3] I1=opcode[6] I2=opcode[4] I3=opcode[2] O=Lui_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=opcode[5] I1=opcode[4] I2=opcode[3] I3=opcode[1] O=MemRead
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=opcode[4] I2=opcode[6] I3=opcode[5] O=MemWrite
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=opcode[5] I1=opcode[4] I2=opcode[3] I3=opcode[0] O=MemtoReg
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=opcode[4] I1=opcode[2] I2=opcode[5] I3=opcode[0] O=RegWrite
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.end

.model cpu
.inputs clk inst_mem_out[0] inst_mem_out[1] inst_mem_out[2] inst_mem_out[3] inst_mem_out[4] inst_mem_out[5] inst_mem_out[6] inst_mem_out[7] inst_mem_out[8] inst_mem_out[9] inst_mem_out[10] inst_mem_out[11] inst_mem_out[12] inst_mem_out[13] inst_mem_out[14] inst_mem_out[15] inst_mem_out[16] inst_mem_out[17] inst_mem_out[18] inst_mem_out[19] inst_mem_out[20] inst_mem_out[21] inst_mem_out[22] inst_mem_out[23] inst_mem_out[24] inst_mem_out[25] inst_mem_out[26] inst_mem_out[27] inst_mem_out[28] inst_mem_out[29] inst_mem_out[30] inst_mem_out[31] data_mem_out[0] data_mem_out[1] data_mem_out[2] data_mem_out[3] data_mem_out[4] data_mem_out[5] data_mem_out[6] data_mem_out[7] data_mem_out[8] data_mem_out[9] data_mem_out[10] data_mem_out[11] data_mem_out[12] data_mem_out[13] data_mem_out[14] data_mem_out[15] data_mem_out[16] data_mem_out[17] data_mem_out[18] data_mem_out[19] data_mem_out[20] data_mem_out[21] data_mem_out[22] data_mem_out[23] data_mem_out[24] data_mem_out[25] data_mem_out[26] data_mem_out[27] data_mem_out[28] data_mem_out[29] data_mem_out[30] data_mem_out[31]
.outputs inst_mem_in[0] inst_mem_in[1] inst_mem_in[2] inst_mem_in[3] inst_mem_in[4] inst_mem_in[5] inst_mem_in[6] inst_mem_in[7] inst_mem_in[8] inst_mem_in[9] inst_mem_in[10] inst_mem_in[11] inst_mem_in[12] inst_mem_in[13] inst_mem_in[14] inst_mem_in[15] inst_mem_in[16] inst_mem_in[17] inst_mem_in[18] inst_mem_in[19] inst_mem_in[20] inst_mem_in[21] inst_mem_in[22] inst_mem_in[23] inst_mem_in[24] inst_mem_in[25] inst_mem_in[26] inst_mem_in[27] inst_mem_in[28] inst_mem_in[29] inst_mem_in[30] inst_mem_in[31] data_mem_addr[0] data_mem_addr[1] data_mem_addr[2] data_mem_addr[3] data_mem_addr[4] data_mem_addr[5] data_mem_addr[6] data_mem_addr[7] data_mem_addr[8] data_mem_addr[9] data_mem_addr[10] data_mem_addr[11] data_mem_addr[12] data_mem_addr[13] data_mem_addr[14] data_mem_addr[15] data_mem_addr[16] data_mem_addr[17] data_mem_addr[18] data_mem_addr[19] data_mem_addr[20] data_mem_addr[21] data_mem_addr[22] data_mem_addr[23] data_mem_addr[24] data_mem_addr[25] data_mem_addr[26] data_mem_addr[27] data_mem_addr[28] data_mem_addr[29] data_mem_addr[30] data_mem_addr[31] data_mem_WrData[0] data_mem_WrData[1] data_mem_WrData[2] data_mem_WrData[3] data_mem_WrData[4] data_mem_WrData[5] data_mem_WrData[6] data_mem_WrData[7] data_mem_WrData[8] data_mem_WrData[9] data_mem_WrData[10] data_mem_WrData[11] data_mem_WrData[12] data_mem_WrData[13] data_mem_WrData[14] data_mem_WrData[15] data_mem_WrData[16] data_mem_WrData[17] data_mem_WrData[18] data_mem_WrData[19] data_mem_WrData[20] data_mem_WrData[21] data_mem_WrData[22] data_mem_WrData[23] data_mem_WrData[24] data_mem_WrData[25] data_mem_WrData[26] data_mem_WrData[27] data_mem_WrData[28] data_mem_WrData[29] data_mem_WrData[30] data_mem_WrData[31] data_mem_memwrite data_mem_memread data_mem_sign_mask[0] data_mem_sign_mask[1] data_mem_sign_mask[2] data_mem_sign_mask[3]
.names $false
.names $true
1
.names $undef
.subckt program_counter clk=clk inAddr[0]=pc_in[0] inAddr[1]=pc_in[1] inAddr[2]=pc_in[2] inAddr[3]=pc_in[3] inAddr[4]=pc_in[4] inAddr[5]=pc_in[5] inAddr[6]=pc_in[6] inAddr[7]=pc_in[7] inAddr[8]=pc_in[8] inAddr[9]=pc_in[9] inAddr[10]=pc_in[10] inAddr[11]=pc_in[11] inAddr[12]=pc_in[12] inAddr[13]=pc_in[13] inAddr[14]=pc_in[14] inAddr[15]=pc_in[15] inAddr[16]=pc_in[16] inAddr[17]=pc_in[17] inAddr[18]=pc_in[18] inAddr[19]=pc_in[19] inAddr[20]=pc_in[20] inAddr[21]=pc_in[21] inAddr[22]=pc_in[22] inAddr[23]=pc_in[23] inAddr[24]=pc_in[24] inAddr[25]=pc_in[25] inAddr[26]=pc_in[26] inAddr[27]=pc_in[27] inAddr[28]=pc_in[28] inAddr[29]=pc_in[29] inAddr[30]=pc_in[30] inAddr[31]=pc_in[31] outAddr[0]=pc_out[0] outAddr[1]=pc_out[1] outAddr[2]=pc_out[2] outAddr[3]=pc_out[3] outAddr[4]=pc_out[4] outAddr[5]=pc_out[5] outAddr[6]=pc_out[6] outAddr[7]=pc_out[7] outAddr[8]=pc_out[8] outAddr[9]=pc_out[9] outAddr[10]=pc_out[10] outAddr[11]=pc_out[11] outAddr[12]=pc_out[12] outAddr[13]=pc_out[13] outAddr[14]=pc_out[14] outAddr[15]=pc_out[15] outAddr[16]=pc_out[16] outAddr[17]=pc_out[17] outAddr[18]=pc_out[18] outAddr[19]=pc_out[19] outAddr[20]=pc_out[20] outAddr[21]=pc_out[21] outAddr[22]=pc_out[22] outAddr[23]=pc_out[23] outAddr[24]=pc_out[24] outAddr[25]=pc_out[25] outAddr[26]=pc_out[26] outAddr[27]=pc_out[27] outAddr[28]=pc_out[28] outAddr[29]=pc_out[29] outAddr[30]=pc_out[30] outAddr[31]=pc_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:172.18-176.4"
.subckt dsp_adder input1[0]=addr_adder_mux_out[0] input1[1]=addr_adder_mux_out[1] input1[2]=addr_adder_mux_out[2] input1[3]=addr_adder_mux_out[3] input1[4]=addr_adder_mux_out[4] input1[5]=addr_adder_mux_out[5] input1[6]=addr_adder_mux_out[6] input1[7]=addr_adder_mux_out[7] input1[8]=addr_adder_mux_out[8] input1[9]=addr_adder_mux_out[9] input1[10]=addr_adder_mux_out[10] input1[11]=addr_adder_mux_out[11] input1[12]=addr_adder_mux_out[12] input1[13]=addr_adder_mux_out[13] input1[14]=addr_adder_mux_out[14] input1[15]=addr_adder_mux_out[15] input1[16]=addr_adder_mux_out[16] input1[17]=addr_adder_mux_out[17] input1[18]=addr_adder_mux_out[18] input1[19]=addr_adder_mux_out[19] input1[20]=addr_adder_mux_out[20] input1[21]=addr_adder_mux_out[21] input1[22]=addr_adder_mux_out[22] input1[23]=addr_adder_mux_out[23] input1[24]=addr_adder_mux_out[24] input1[25]=addr_adder_mux_out[25] input1[26]=addr_adder_mux_out[26] input1[27]=addr_adder_mux_out[27] input1[28]=addr_adder_mux_out[28] input1[29]=addr_adder_mux_out[29] input1[30]=addr_adder_mux_out[30] input1[31]=addr_adder_mux_out[31] input2[0]=id_ex_out[108] input2[1]=id_ex_out[109] input2[2]=id_ex_out[110] input2[3]=id_ex_out[111] input2[4]=id_ex_out[112] input2[5]=id_ex_out[113] input2[6]=id_ex_out[114] input2[7]=id_ex_out[115] input2[8]=id_ex_out[116] input2[9]=id_ex_out[117] input2[10]=id_ex_out[118] input2[11]=id_ex_out[119] input2[12]=id_ex_out[120] input2[13]=id_ex_out[121] input2[14]=id_ex_out[122] input2[15]=id_ex_out[123] input2[16]=id_ex_out[124] input2[17]=id_ex_out[125] input2[18]=id_ex_out[126] input2[19]=id_ex_out[127] input2[20]=id_ex_out[128] input2[21]=id_ex_out[129] input2[22]=id_ex_out[130] input2[23]=id_ex_out[131] input2[24]=id_ex_out[132] input2[25]=id_ex_out[133] input2[26]=id_ex_out[134] input2[27]=id_ex_out[135] input2[28]=id_ex_out[136] input2[29]=id_ex_out[137] input2[30]=id_ex_out[138] input2[31]=id_ex_out[139] out[0]=addr_adder_sum[0] out[1]=addr_adder_sum[1] out[2]=addr_adder_sum[2] out[3]=addr_adder_sum[3] out[4]=addr_adder_sum[4] out[5]=addr_adder_sum[5] out[6]=addr_adder_sum[6] out[7]=addr_adder_sum[7] out[8]=addr_adder_sum[8] out[9]=addr_adder_sum[9] out[10]=addr_adder_sum[10] out[11]=addr_adder_sum[11] out[12]=addr_adder_sum[12] out[13]=addr_adder_sum[13] out[14]=addr_adder_sum[14] out[15]=addr_adder_sum[15] out[16]=addr_adder_sum[16] out[17]=addr_adder_sum[17] out[18]=addr_adder_sum[18] out[19]=addr_adder_sum[19] out[20]=addr_adder_sum[20] out[21]=addr_adder_sum[21] out[22]=addr_adder_sum[22] out[23]=addr_adder_sum[23] out[24]=addr_adder_sum[24] out[25]=addr_adder_sum[25] out[26]=addr_adder_sum[26] out[27]=addr_adder_sum[27] out[28]=addr_adder_sum[28] out[29]=addr_adder_sum[29] out[30]=addr_adder_sum[30] out[31]=addr_adder_sum[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:319.12-323.4"
.subckt mux2to1 input0[0]=id_ex_out[12] input0[1]=id_ex_out[13] input0[2]=id_ex_out[14] input0[3]=id_ex_out[15] input0[4]=id_ex_out[16] input0[5]=id_ex_out[17] input0[6]=id_ex_out[18] input0[7]=id_ex_out[19] input0[8]=id_ex_out[20] input0[9]=id_ex_out[21] input0[10]=id_ex_out[22] input0[11]=id_ex_out[23] input0[12]=id_ex_out[24] input0[13]=id_ex_out[25] input0[14]=id_ex_out[26] input0[15]=id_ex_out[27] input0[16]=id_ex_out[28] input0[17]=id_ex_out[29] input0[18]=id_ex_out[30] input0[19]=id_ex_out[31] input0[20]=id_ex_out[32] input0[21]=id_ex_out[33] input0[22]=id_ex_out[34] input0[23]=id_ex_out[35] input0[24]=id_ex_out[36] input0[25]=id_ex_out[37] input0[26]=id_ex_out[38] input0[27]=id_ex_out[39] input0[28]=id_ex_out[40] input0[29]=id_ex_out[41] input0[30]=id_ex_out[42] input0[31]=id_ex_out[43] input1[0]=wb_fwd1_mux_out[0] input1[1]=wb_fwd1_mux_out[1] input1[2]=wb_fwd1_mux_out[2] input1[3]=wb_fwd1_mux_out[3] input1[4]=wb_fwd1_mux_out[4] input1[5]=wb_fwd1_mux_out[5] input1[6]=wb_fwd1_mux_out[6] input1[7]=wb_fwd1_mux_out[7] input1[8]=wb_fwd1_mux_out[8] input1[9]=wb_fwd1_mux_out[9] input1[10]=wb_fwd1_mux_out[10] input1[11]=wb_fwd1_mux_out[11] input1[12]=wb_fwd1_mux_out[12] input1[13]=wb_fwd1_mux_out[13] input1[14]=wb_fwd1_mux_out[14] input1[15]=wb_fwd1_mux_out[15] input1[16]=wb_fwd1_mux_out[16] input1[17]=wb_fwd1_mux_out[17] input1[18]=wb_fwd1_mux_out[18] input1[19]=wb_fwd1_mux_out[19] input1[20]=wb_fwd1_mux_out[20] input1[21]=wb_fwd1_mux_out[21] input1[22]=wb_fwd1_mux_out[22] input1[23]=wb_fwd1_mux_out[23] input1[24]=wb_fwd1_mux_out[24] input1[25]=wb_fwd1_mux_out[25] input1[26]=wb_fwd1_mux_out[26] input1[27]=wb_fwd1_mux_out[27] input1[28]=wb_fwd1_mux_out[28] input1[29]=wb_fwd1_mux_out[29] input1[30]=wb_fwd1_mux_out[30] input1[31]=wb_fwd1_mux_out[31] out[0]=addr_adder_mux_out[0] out[1]=addr_adder_mux_out[1] out[2]=addr_adder_mux_out[2] out[3]=addr_adder_mux_out[3] out[4]=addr_adder_mux_out[4] out[5]=addr_adder_mux_out[5] out[6]=addr_adder_mux_out[6] out[7]=addr_adder_mux_out[7] out[8]=addr_adder_mux_out[8] out[9]=addr_adder_mux_out[9] out[10]=addr_adder_mux_out[10] out[11]=addr_adder_mux_out[11] out[12]=addr_adder_mux_out[12] out[13]=addr_adder_mux_out[13] out[14]=addr_adder_mux_out[14] out[15]=addr_adder_mux_out[15] out[16]=addr_adder_mux_out[16] out[17]=addr_adder_mux_out[17] out[18]=addr_adder_mux_out[18] out[19]=addr_adder_mux_out[19] out[20]=addr_adder_mux_out[20] out[21]=addr_adder_mux_out[21] out[22]=addr_adder_mux_out[22] out[23]=addr_adder_mux_out[23] out[24]=addr_adder_mux_out[24] out[25]=addr_adder_mux_out[25] out[26]=addr_adder_mux_out[26] out[27]=addr_adder_mux_out[27] out[28]=addr_adder_mux_out[28] out[29]=addr_adder_mux_out[29] out[30]=addr_adder_mux_out[30] out[31]=addr_adder_mux_out[31] select=id_ex_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:312.10-317.4"
.subckt ALUControl ALUCtl[0]=alu_ctl[0] ALUCtl[1]=alu_ctl[1] ALUCtl[2]=alu_ctl[2] ALUCtl[3]=alu_ctl[3] ALUCtl[4]=alu_ctl[4] ALUCtl[5]=alu_ctl[5] ALUCtl[6]=alu_ctl[6] FuncCode[0]=if_id_out[44] FuncCode[1]=if_id_out[45] FuncCode[2]=if_id_out[46] FuncCode[3]=if_id_out[62] Opcode[0]=if_id_out[32] Opcode[1]=if_id_out[33] Opcode[2]=if_id_out[34] Opcode[3]=if_id_out[35] Opcode[4]=if_id_out[36] Opcode[5]=if_id_out[37] Opcode[6]=if_id_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:243.13-247.4"
.subckt alu A[0]=wb_fwd1_mux_out[0] A[1]=wb_fwd1_mux_out[1] A[2]=wb_fwd1_mux_out[2] A[3]=wb_fwd1_mux_out[3] A[4]=wb_fwd1_mux_out[4] A[5]=wb_fwd1_mux_out[5] A[6]=wb_fwd1_mux_out[6] A[7]=wb_fwd1_mux_out[7] A[8]=wb_fwd1_mux_out[8] A[9]=wb_fwd1_mux_out[9] A[10]=wb_fwd1_mux_out[10] A[11]=wb_fwd1_mux_out[11] A[12]=wb_fwd1_mux_out[12] A[13]=wb_fwd1_mux_out[13] A[14]=wb_fwd1_mux_out[14] A[15]=wb_fwd1_mux_out[15] A[16]=wb_fwd1_mux_out[16] A[17]=wb_fwd1_mux_out[17] A[18]=wb_fwd1_mux_out[18] A[19]=wb_fwd1_mux_out[19] A[20]=wb_fwd1_mux_out[20] A[21]=wb_fwd1_mux_out[21] A[22]=wb_fwd1_mux_out[22] A[23]=wb_fwd1_mux_out[23] A[24]=wb_fwd1_mux_out[24] A[25]=wb_fwd1_mux_out[25] A[26]=wb_fwd1_mux_out[26] A[27]=wb_fwd1_mux_out[27] A[28]=wb_fwd1_mux_out[28] A[29]=wb_fwd1_mux_out[29] A[30]=wb_fwd1_mux_out[30] A[31]=wb_fwd1_mux_out[31] ALUOut[0]=alu_result[0] ALUOut[1]=alu_result[1] ALUOut[2]=alu_result[2] ALUOut[3]=alu_result[3] ALUOut[4]=alu_result[4] ALUOut[5]=alu_result[5] ALUOut[6]=alu_result[6] ALUOut[7]=alu_result[7] ALUOut[8]=alu_result[8] ALUOut[9]=alu_result[9] ALUOut[10]=alu_result[10] ALUOut[11]=alu_result[11] ALUOut[12]=alu_result[12] ALUOut[13]=alu_result[13] ALUOut[14]=alu_result[14] ALUOut[15]=alu_result[15] ALUOut[16]=alu_result[16] ALUOut[17]=alu_result[17] ALUOut[18]=alu_result[18] ALUOut[19]=alu_result[19] ALUOut[20]=alu_result[20] ALUOut[21]=alu_result[21] ALUOut[22]=alu_result[22] ALUOut[23]=alu_result[23] ALUOut[24]=alu_result[24] ALUOut[25]=alu_result[25] ALUOut[26]=alu_result[26] ALUOut[27]=alu_result[27] ALUOut[28]=alu_result[28] ALUOut[29]=alu_result[29] ALUOut[30]=alu_result[30] ALUOut[31]=alu_result[31] ALUctl[0]=id_ex_out[140] ALUctl[1]=id_ex_out[141] ALUctl[2]=id_ex_out[142] ALUctl[3]=id_ex_out[143] ALUctl[4]=id_ex_out[144] ALUctl[5]=id_ex_out[145] ALUctl[6]=id_ex_out[146] B[0]=alu_mux_out[0] B[1]=alu_mux_out[1] B[2]=alu_mux_out[2] B[3]=alu_mux_out[3] B[4]=alu_mux_out[4] B[5]=alu_mux_out[5] B[6]=alu_mux_out[6] B[7]=alu_mux_out[7] B[8]=alu_mux_out[8] B[9]=alu_mux_out[9] B[10]=alu_mux_out[10] B[11]=alu_mux_out[11] B[12]=alu_mux_out[12] B[13]=alu_mux_out[13] B[14]=alu_mux_out[14] B[15]=alu_mux_out[15] B[16]=alu_mux_out[16] B[17]=alu_mux_out[17] B[18]=alu_mux_out[18] B[19]=alu_mux_out[19] B[20]=alu_mux_out[20] B[21]=alu_mux_out[21] B[22]=alu_mux_out[22] B[23]=alu_mux_out[23] B[24]=alu_mux_out[24] B[25]=alu_mux_out[25] B[26]=alu_mux_out[26] B[27]=alu_mux_out[27] B[28]=alu_mux_out[28] B[29]=alu_mux_out[29] B[30]=alu_mux_out[30] B[31]=alu_mux_out[31] Branch_Enable=alu_branch_enable
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:332.6-338.4"
.subckt mux2to1 input0[0]=wb_fwd2_mux_out[0] input0[1]=wb_fwd2_mux_out[1] input0[2]=wb_fwd2_mux_out[2] input0[3]=wb_fwd2_mux_out[3] input0[4]=wb_fwd2_mux_out[4] input0[5]=wb_fwd2_mux_out[5] input0[6]=wb_fwd2_mux_out[6] input0[7]=wb_fwd2_mux_out[7] input0[8]=wb_fwd2_mux_out[8] input0[9]=wb_fwd2_mux_out[9] input0[10]=wb_fwd2_mux_out[10] input0[11]=wb_fwd2_mux_out[11] input0[12]=wb_fwd2_mux_out[12] input0[13]=wb_fwd2_mux_out[13] input0[14]=wb_fwd2_mux_out[14] input0[15]=wb_fwd2_mux_out[15] input0[16]=wb_fwd2_mux_out[16] input0[17]=wb_fwd2_mux_out[17] input0[18]=wb_fwd2_mux_out[18] input0[19]=wb_fwd2_mux_out[19] input0[20]=wb_fwd2_mux_out[20] input0[21]=wb_fwd2_mux_out[21] input0[22]=wb_fwd2_mux_out[22] input0[23]=wb_fwd2_mux_out[23] input0[24]=wb_fwd2_mux_out[24] input0[25]=wb_fwd2_mux_out[25] input0[26]=wb_fwd2_mux_out[26] input0[27]=wb_fwd2_mux_out[27] input0[28]=wb_fwd2_mux_out[28] input0[29]=wb_fwd2_mux_out[29] input0[30]=wb_fwd2_mux_out[30] input0[31]=wb_fwd2_mux_out[31] input1[0]=id_ex_out[108] input1[1]=id_ex_out[109] input1[2]=id_ex_out[110] input1[3]=id_ex_out[111] input1[4]=id_ex_out[112] input1[5]=id_ex_out[113] input1[6]=id_ex_out[114] input1[7]=id_ex_out[115] input1[8]=id_ex_out[116] input1[9]=id_ex_out[117] input1[10]=id_ex_out[118] input1[11]=id_ex_out[119] input1[12]=id_ex_out[120] input1[13]=id_ex_out[121] input1[14]=id_ex_out[122] input1[15]=id_ex_out[123] input1[16]=id_ex_out[124] input1[17]=id_ex_out[125] input1[18]=id_ex_out[126] input1[19]=id_ex_out[127] input1[20]=id_ex_out[128] input1[21]=id_ex_out[129] input1[22]=id_ex_out[130] input1[23]=id_ex_out[131] input1[24]=id_ex_out[132] input1[25]=id_ex_out[133] input1[26]=id_ex_out[134] input1[27]=id_ex_out[135] input1[28]=id_ex_out[136] input1[29]=id_ex_out[137] input1[30]=id_ex_out[138] input1[31]=id_ex_out[139] out[0]=alu_mux_out[0] out[1]=alu_mux_out[1] out[2]=alu_mux_out[2] out[3]=alu_mux_out[3] out[4]=alu_mux_out[4] out[5]=alu_mux_out[5] out[6]=alu_mux_out[6] out[7]=alu_mux_out[7] out[8]=alu_mux_out[8] out[9]=alu_mux_out[9] out[10]=alu_mux_out[10] out[11]=alu_mux_out[11] out[12]=alu_mux_out[12] out[13]=alu_mux_out[13] out[14]=alu_mux_out[14] out[15]=alu_mux_out[15] out[16]=alu_mux_out[16] out[17]=alu_mux_out[17] out[18]=alu_mux_out[18] out[19]=alu_mux_out[19] out[20]=alu_mux_out[20] out[21]=alu_mux_out[21] out[22]=alu_mux_out[22] out[23]=alu_mux_out[23] out[24]=alu_mux_out[24] out[25]=alu_mux_out[25] out[26]=alu_mux_out[26] out[27]=alu_mux_out[27] out[28]=alu_mux_out[28] out[29]=alu_mux_out[29] out[30]=alu_mux_out[30] out[31]=alu_mux_out[31] select=id_ex_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:325.10-330.4"
.subckt mux2to1 input0[0]=ex_mem_out[40] input0[1]=ex_mem_out[41] input0[2]=ex_mem_out[42] input0[3]=ex_mem_out[43] input0[4]=ex_mem_out[44] input0[5]=ex_mem_out[45] input0[6]=ex_mem_out[46] input0[7]=ex_mem_out[47] input0[8]=ex_mem_out[48] input0[9]=ex_mem_out[49] input0[10]=ex_mem_out[50] input0[11]=ex_mem_out[51] input0[12]=ex_mem_out[52] input0[13]=ex_mem_out[53] input0[14]=ex_mem_out[54] input0[15]=ex_mem_out[55] input0[16]=ex_mem_out[56] input0[17]=ex_mem_out[57] input0[18]=ex_mem_out[58] input0[19]=ex_mem_out[59] input0[20]=ex_mem_out[60] input0[21]=ex_mem_out[61] input0[22]=ex_mem_out[62] input0[23]=ex_mem_out[63] input0[24]=ex_mem_out[64] input0[25]=ex_mem_out[65] input0[26]=ex_mem_out[66] input0[27]=ex_mem_out[67] input0[28]=ex_mem_out[68] input0[29]=ex_mem_out[69] input0[30]=ex_mem_out[70] input0[31]=ex_mem_out[71] input1[0]=ex_mem_out[7] input1[1]=ex_mem_out[8] input1[2]=ex_mem_out[9] input1[3]=ex_mem_out[10] input1[4]=ex_mem_out[11] input1[5]=ex_mem_out[12] input1[6]=ex_mem_out[13] input1[7]=ex_mem_out[14] input1[8]=ex_mem_out[15] input1[9]=ex_mem_out[16] input1[10]=ex_mem_out[17] input1[11]=ex_mem_out[18] input1[12]=ex_mem_out[19] input1[13]=ex_mem_out[20] input1[14]=ex_mem_out[21] input1[15]=ex_mem_out[22] input1[16]=ex_mem_out[23] input1[17]=ex_mem_out[24] input1[18]=ex_mem_out[25] input1[19]=ex_mem_out[26] input1[20]=ex_mem_out[27] input1[21]=ex_mem_out[28] input1[22]=ex_mem_out[29] input1[23]=ex_mem_out[30] input1[24]=ex_mem_out[31] input1[25]=ex_mem_out[32] input1[26]=ex_mem_out[33] input1[27]=ex_mem_out[34] input1[28]=ex_mem_out[35] input1[29]=ex_mem_out[36] input1[30]=ex_mem_out[37] input1[31]=ex_mem_out[38] out[0]=auipc_mux_out[0] out[1]=auipc_mux_out[1] out[2]=auipc_mux_out[2] out[3]=auipc_mux_out[3] out[4]=auipc_mux_out[4] out[5]=auipc_mux_out[5] out[6]=auipc_mux_out[6] out[7]=auipc_mux_out[7] out[8]=auipc_mux_out[8] out[9]=auipc_mux_out[9] out[10]=auipc_mux_out[10] out[11]=auipc_mux_out[11] out[12]=auipc_mux_out[12] out[13]=auipc_mux_out[13] out[14]=auipc_mux_out[14] out[15]=auipc_mux_out[15] out[16]=auipc_mux_out[16] out[17]=auipc_mux_out[17] out[18]=auipc_mux_out[18] out[19]=auipc_mux_out[19] out[20]=auipc_mux_out[20] out[21]=auipc_mux_out[21] out[22]=auipc_mux_out[22] out[23]=auipc_mux_out[23] out[24]=auipc_mux_out[24] out[25]=auipc_mux_out[25] out[26]=auipc_mux_out[26] out[27]=auipc_mux_out[27] out[28]=auipc_mux_out[28] out[29]=auipc_mux_out[29] out[30]=auipc_mux_out[30] out[31]=auipc_mux_out[31] select=ex_mem_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:377.10-382.4"
.subckt branch_decision Branch=ex_mem_out[4] Branch_Enable=ex_mem_out[39] Branch_Jump_Trigger=pcsrc Decision=actual_branch_decision Jump=ex_mem_out[0] Mispredict=mistake_trigger Predicted=ex_mem_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:367.18-375.4"
.subckt branch_predictor actual_branch_decision=actual_branch_decision branch_addr[0]=branch_predictor_addr[0] branch_addr[1]=branch_predictor_addr[1] branch_addr[2]=branch_predictor_addr[2] branch_addr[3]=branch_predictor_addr[3] branch_addr[4]=branch_predictor_addr[4] branch_addr[5]=branch_predictor_addr[5] branch_addr[6]=branch_predictor_addr[6] branch_addr[7]=branch_predictor_addr[7] branch_addr[8]=branch_predictor_addr[8] branch_addr[9]=branch_predictor_addr[9] branch_addr[10]=branch_predictor_addr[10] branch_addr[11]=branch_predictor_addr[11] branch_addr[12]=branch_predictor_addr[12] branch_addr[13]=branch_predictor_addr[13] branch_addr[14]=branch_predictor_addr[14] branch_addr[15]=branch_predictor_addr[15] branch_addr[16]=branch_predictor_addr[16] branch_addr[17]=branch_predictor_addr[17] branch_addr[18]=branch_predictor_addr[18] branch_addr[19]=branch_predictor_addr[19] branch_addr[20]=branch_predictor_addr[20] branch_addr[21]=branch_predictor_addr[21] branch_addr[22]=branch_predictor_addr[22] branch_addr[23]=branch_predictor_addr[23] branch_addr[24]=branch_predictor_addr[24] branch_addr[25]=branch_predictor_addr[25] branch_addr[26]=branch_predictor_addr[26] branch_addr[27]=branch_predictor_addr[27] branch_addr[28]=branch_predictor_addr[28] branch_addr[29]=branch_predictor_addr[29] branch_addr[30]=branch_predictor_addr[30] branch_addr[31]=branch_predictor_addr[31] branch_decode_sig=cont_mux_out[6] branch_mem_sig=ex_mem_out[4] clk=clk in_addr[0]=if_id_out[0] in_addr[1]=if_id_out[1] in_addr[2]=if_id_out[2] in_addr[3]=if_id_out[3] in_addr[4]=if_id_out[4] in_addr[5]=if_id_out[5] in_addr[6]=if_id_out[6] in_addr[7]=if_id_out[7] in_addr[8]=if_id_out[8] in_addr[9]=if_id_out[9] in_addr[10]=if_id_out[10] in_addr[11]=if_id_out[11] in_addr[12]=if_id_out[12] in_addr[13]=if_id_out[13] in_addr[14]=if_id_out[14] in_addr[15]=if_id_out[15] in_addr[16]=if_id_out[16] in_addr[17]=if_id_out[17] in_addr[18]=if_id_out[18] in_addr[19]=if_id_out[19] in_addr[20]=if_id_out[20] in_addr[21]=if_id_out[21] in_addr[22]=if_id_out[22] in_addr[23]=if_id_out[23] in_addr[24]=if_id_out[24] in_addr[25]=if_id_out[25] in_addr[26]=if_id_out[26] in_addr[27]=if_id_out[27] in_addr[28]=if_id_out[28] in_addr[29]=if_id_out[29] in_addr[30]=if_id_out[30] in_addr[31]=if_id_out[31] offset[0]=imm_out[0] offset[1]=imm_out[1] offset[2]=imm_out[2] offset[3]=imm_out[3] offset[4]=imm_out[4] offset[5]=imm_out[5] offset[6]=imm_out[6] offset[7]=imm_out[7] offset[8]=imm_out[8] offset[9]=imm_out[9] offset[10]=imm_out[10] offset[11]=imm_out[11] offset[12]=imm_out[12] offset[13]=imm_out[13] offset[14]=imm_out[14] offset[15]=imm_out[15] offset[16]=imm_out[16] offset[17]=imm_out[17] offset[18]=imm_out[18] offset[19]=imm_out[19] offset[20]=imm_out[20] offset[21]=imm_out[21] offset[22]=imm_out[22] offset[23]=imm_out[23] offset[24]=imm_out[24] offset[25]=imm_out[25] offset[26]=imm_out[26] offset[27]=imm_out[27] offset[28]=imm_out[28] offset[29]=imm_out[29] offset[30]=imm_out[30] offset[31]=imm_out[31] prediction=predict
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:474.19-483.4"
.subckt mux2to1 input0[0]=fence_mux_out[0] input0[1]=fence_mux_out[1] input0[2]=fence_mux_out[2] input0[3]=fence_mux_out[3] input0[4]=fence_mux_out[4] input0[5]=fence_mux_out[5] input0[6]=fence_mux_out[6] input0[7]=fence_mux_out[7] input0[8]=fence_mux_out[8] input0[9]=fence_mux_out[9] input0[10]=fence_mux_out[10] input0[11]=fence_mux_out[11] input0[12]=fence_mux_out[12] input0[13]=fence_mux_out[13] input0[14]=fence_mux_out[14] input0[15]=fence_mux_out[15] input0[16]=fence_mux_out[16] input0[17]=fence_mux_out[17] input0[18]=fence_mux_out[18] input0[19]=fence_mux_out[19] input0[20]=fence_mux_out[20] input0[21]=fence_mux_out[21] input0[22]=fence_mux_out[22] input0[23]=fence_mux_out[23] input0[24]=fence_mux_out[24] input0[25]=fence_mux_out[25] input0[26]=fence_mux_out[26] input0[27]=fence_mux_out[27] input0[28]=fence_mux_out[28] input0[29]=fence_mux_out[29] input0[30]=fence_mux_out[30] input0[31]=fence_mux_out[31] input1[0]=branch_predictor_addr[0] input1[1]=branch_predictor_addr[1] input1[2]=branch_predictor_addr[2] input1[3]=branch_predictor_addr[3] input1[4]=branch_predictor_addr[4] input1[5]=branch_predictor_addr[5] input1[6]=branch_predictor_addr[6] input1[7]=branch_predictor_addr[7] input1[8]=branch_predictor_addr[8] input1[9]=branch_predictor_addr[9] input1[10]=branch_predictor_addr[10] input1[11]=branch_predictor_addr[11] input1[12]=branch_predictor_addr[12] input1[13]=branch_predictor_addr[13] input1[14]=branch_predictor_addr[14] input1[15]=branch_predictor_addr[15] input1[16]=branch_predictor_addr[16] input1[17]=branch_predictor_addr[17] input1[18]=branch_predictor_addr[18] input1[19]=branch_predictor_addr[19] input1[20]=branch_predictor_addr[20] input1[21]=branch_predictor_addr[21] input1[22]=branch_predictor_addr[22] input1[23]=branch_predictor_addr[23] input1[24]=branch_predictor_addr[24] input1[25]=branch_predictor_addr[25] input1[26]=branch_predictor_addr[26] input1[27]=branch_predictor_addr[27] input1[28]=branch_predictor_addr[28] input1[29]=branch_predictor_addr[29] input1[30]=branch_predictor_addr[30] input1[31]=branch_predictor_addr[31] out[0]=branch_predictor_mux_out[0] out[1]=branch_predictor_mux_out[1] out[2]=branch_predictor_mux_out[2] out[3]=branch_predictor_mux_out[3] out[4]=branch_predictor_mux_out[4] out[5]=branch_predictor_mux_out[5] out[6]=branch_predictor_mux_out[6] out[7]=branch_predictor_mux_out[7] out[8]=branch_predictor_mux_out[8] out[9]=branch_predictor_mux_out[9] out[10]=branch_predictor_mux_out[10] out[11]=branch_predictor_mux_out[11] out[12]=branch_predictor_mux_out[12] out[13]=branch_predictor_mux_out[13] out[14]=branch_predictor_mux_out[14] out[15]=branch_predictor_mux_out[15] out[16]=branch_predictor_mux_out[16] out[17]=branch_predictor_mux_out[17] out[18]=branch_predictor_mux_out[18] out[19]=branch_predictor_mux_out[19] out[20]=branch_predictor_mux_out[20] out[21]=branch_predictor_mux_out[21] out[22]=branch_predictor_mux_out[22] out[23]=branch_predictor_mux_out[23] out[24]=branch_predictor_mux_out[24] out[25]=branch_predictor_mux_out[25] out[26]=branch_predictor_mux_out[26] out[27]=branch_predictor_mux_out[27] out[28]=branch_predictor_mux_out[28] out[29]=branch_predictor_mux_out[29] out[30]=branch_predictor_mux_out[30] out[31]=branch_predictor_mux_out[31] select=predict
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:485.10-490.4"
.subckt $paramod\mux2to1\WIDTH?11 input0[0]=Jump1 input0[1]=MemtoReg1 input0[2]=RegWrite1 input0[3]=$false input0[4]=MemWrite1 input0[5]=MemRead1 input0[6]=Branch1 input0[7]=Auipc1 input0[8]=Lui1 input0[9]=ALUSrc1 input0[10]=Jalr1 input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false out[0]=cont_mux_out[0] out[1]=cont_mux_out[1] out[2]=cont_mux_out[2] out[3]=cont_mux_out[3] out[4]=cont_mux_out[4] out[5]=cont_mux_out[5] out[6]=cont_mux_out[6] out[7]=cont_mux_out[7] out[8]=cont_mux_out[8] out[9]=cont_mux_out[9] out[10]=cont_mux_out[10] select=decode_ctrl_mux_sel
.attr src "verilog/cpu.v:220.16-225.4"
.subckt control ALUSrc=ALUSrc1 Auipc=Auipc1 Branch=Branch1 Fence=Fence_signal Jalr=Jalr1 Jump=Jump1 Lui=Lui1 MemRead=MemRead1 MemWrite=MemWrite1 MemtoReg=MemtoReg1 RegWrite=RegWrite1 opcode[0]=if_id_out[32] opcode[1]=if_id_out[33] opcode[2]=if_id_out[34] opcode[3]=if_id_out[35] opcode[4]=if_id_out[36] opcode[5]=if_id_out[37] opcode[6]=if_id_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:204.10-218.4"
.subckt mux2to1 input0[0]=ex_mem_out[40] input0[1]=ex_mem_out[41] input0[2]=ex_mem_out[42] input0[3]=ex_mem_out[43] input0[4]=ex_mem_out[44] input0[5]=ex_mem_out[45] input0[6]=ex_mem_out[46] input0[7]=ex_mem_out[47] input0[8]=ex_mem_out[48] input0[9]=ex_mem_out[49] input0[10]=ex_mem_out[50] input0[11]=ex_mem_out[51] input0[12]=ex_mem_out[52] input0[13]=ex_mem_out[53] input0[14]=ex_mem_out[54] input0[15]=ex_mem_out[55] input0[16]=ex_mem_out[56] input0[17]=ex_mem_out[57] input0[18]=ex_mem_out[58] input0[19]=ex_mem_out[59] input0[20]=ex_mem_out[60] input0[21]=ex_mem_out[61] input0[22]=ex_mem_out[62] input0[23]=ex_mem_out[63] input0[24]=ex_mem_out[64] input0[25]=ex_mem_out[65] input0[26]=ex_mem_out[66] input0[27]=ex_mem_out[67] input0[28]=ex_mem_out[68] input0[29]=ex_mem_out[69] input0[30]=ex_mem_out[70] input0[31]=ex_mem_out[71] input1[0]=data_mem_out[0] input1[1]=data_mem_out[1] input1[2]=data_mem_out[2] input1[3]=data_mem_out[3] input1[4]=data_mem_out[4] input1[5]=data_mem_out[5] input1[6]=data_mem_out[6] input1[7]=data_mem_out[7] input1[8]=data_mem_out[8] input1[9]=data_mem_out[9] input1[10]=data_mem_out[10] input1[11]=data_mem_out[11] input1[12]=data_mem_out[12] input1[13]=data_mem_out[13] input1[14]=data_mem_out[14] input1[15]=data_mem_out[15] input1[16]=data_mem_out[16] input1[17]=data_mem_out[17] input1[18]=data_mem_out[18] input1[19]=data_mem_out[19] input1[20]=data_mem_out[20] input1[21]=data_mem_out[21] input1[22]=data_mem_out[22] input1[23]=data_mem_out[23] input1[24]=data_mem_out[24] input1[25]=data_mem_out[25] input1[26]=data_mem_out[26] input1[27]=data_mem_out[27] input1[28]=data_mem_out[28] input1[29]=data_mem_out[29] input1[30]=data_mem_out[30] input1[31]=data_mem_out[31] out[0]=dataMemOut_fwd_mux_out[0] out[1]=dataMemOut_fwd_mux_out[1] out[2]=dataMemOut_fwd_mux_out[2] out[3]=dataMemOut_fwd_mux_out[3] out[4]=dataMemOut_fwd_mux_out[4] out[5]=dataMemOut_fwd_mux_out[5] out[6]=dataMemOut_fwd_mux_out[6] out[7]=dataMemOut_fwd_mux_out[7] out[8]=dataMemOut_fwd_mux_out[8] out[9]=dataMemOut_fwd_mux_out[9] out[10]=dataMemOut_fwd_mux_out[10] out[11]=dataMemOut_fwd_mux_out[11] out[12]=dataMemOut_fwd_mux_out[12] out[13]=dataMemOut_fwd_mux_out[13] out[14]=dataMemOut_fwd_mux_out[14] out[15]=dataMemOut_fwd_mux_out[15] out[16]=dataMemOut_fwd_mux_out[16] out[17]=dataMemOut_fwd_mux_out[17] out[18]=dataMemOut_fwd_mux_out[18] out[19]=dataMemOut_fwd_mux_out[19] out[20]=dataMemOut_fwd_mux_out[20] out[21]=dataMemOut_fwd_mux_out[21] out[22]=dataMemOut_fwd_mux_out[22] out[23]=dataMemOut_fwd_mux_out[23] out[24]=dataMemOut_fwd_mux_out[24] out[25]=dataMemOut_fwd_mux_out[25] out[26]=dataMemOut_fwd_mux_out[26] out[27]=dataMemOut_fwd_mux_out[27] out[28]=dataMemOut_fwd_mux_out[28] out[29]=dataMemOut_fwd_mux_out[29] out[30]=dataMemOut_fwd_mux_out[30] out[31]=dataMemOut_fwd_mux_out[31] select=ex_mem_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:466.10-471.4"
.gate SB_LUT4 I0=$false I1=$false I2=pcsrc I3=mistake_trigger O=decode_ctrl_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.subckt $paramod\mux2to1\WIDTH?9 input0[0]=id_ex_out[0] input0[1]=id_ex_out[1] input0[2]=id_ex_out[2] input0[3]=id_ex_out[3] input0[4]=id_ex_out[4] input0[5]=id_ex_out[5] input0[6]=id_ex_out[6] input0[7]=id_ex_out[7] input0[8]=id_ex_out[8] input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false out[0]=ex_cont_mux_out[0] out[1]=ex_cont_mux_out[1] out[2]=ex_cont_mux_out[2] out[3]=ex_cont_mux_out[3] out[4]=ex_cont_mux_out[4] out[5]=ex_cont_mux_out[5] out[6]=ex_cont_mux_out[6] out[7]=ex_cont_mux_out[7] out[8]=ex_cont_mux_out[8] select=pcsrc
.attr src "verilog/cpu.v:305.15-310.4"
.subckt ex_mem clk=clk data_in[0]=ex_cont_mux_out[0] data_in[1]=ex_cont_mux_out[1] data_in[2]=ex_cont_mux_out[2] data_in[3]=ex_cont_mux_out[3] data_in[4]=ex_cont_mux_out[6] data_in[5]=ex_cont_mux_out[7] data_in[6]=ex_cont_mux_out[8] data_in[7]=addr_adder_sum[0] data_in[8]=addr_adder_sum[1] data_in[9]=addr_adder_sum[2] data_in[10]=addr_adder_sum[3] data_in[11]=addr_adder_sum[4] data_in[12]=addr_adder_sum[5] data_in[13]=addr_adder_sum[6] data_in[14]=addr_adder_sum[7] data_in[15]=addr_adder_sum[8] data_in[16]=addr_adder_sum[9] data_in[17]=addr_adder_sum[10] data_in[18]=addr_adder_sum[11] data_in[19]=addr_adder_sum[12] data_in[20]=addr_adder_sum[13] data_in[21]=addr_adder_sum[14] data_in[22]=addr_adder_sum[15] data_in[23]=addr_adder_sum[16] data_in[24]=addr_adder_sum[17] data_in[25]=addr_adder_sum[18] data_in[26]=addr_adder_sum[19] data_in[27]=addr_adder_sum[20] data_in[28]=addr_adder_sum[21] data_in[29]=addr_adder_sum[22] data_in[30]=addr_adder_sum[23] data_in[31]=addr_adder_sum[24] data_in[32]=addr_adder_sum[25] data_in[33]=addr_adder_sum[26] data_in[34]=addr_adder_sum[27] data_in[35]=addr_adder_sum[28] data_in[36]=addr_adder_sum[29] data_in[37]=addr_adder_sum[30] data_in[38]=addr_adder_sum[31] data_in[39]=alu_branch_enable data_in[40]=lui_result[0] data_in[41]=lui_result[1] data_in[42]=lui_result[2] data_in[43]=lui_result[3] data_in[44]=lui_result[4] data_in[45]=lui_result[5] data_in[46]=lui_result[6] data_in[47]=lui_result[7] data_in[48]=lui_result[8] data_in[49]=lui_result[9] data_in[50]=lui_result[10] data_in[51]=lui_result[11] data_in[52]=lui_result[12] data_in[53]=lui_result[13] data_in[54]=lui_result[14] data_in[55]=lui_result[15] data_in[56]=lui_result[16] data_in[57]=lui_result[17] data_in[58]=lui_result[18] data_in[59]=lui_result[19] data_in[60]=lui_result[20] data_in[61]=lui_result[21] data_in[62]=lui_result[22] data_in[63]=lui_result[23] data_in[64]=lui_result[24] data_in[65]=lui_result[25] data_in[66]=lui_result[26] data_in[67]=lui_result[27] data_in[68]=lui_result[28] data_in[69]=lui_result[29] data_in[70]=lui_result[30] data_in[71]=lui_result[31] data_in[72]=wb_fwd2_mux_out[0] data_in[73]=wb_fwd2_mux_out[1] data_in[74]=wb_fwd2_mux_out[2] data_in[75]=wb_fwd2_mux_out[3] data_in[76]=wb_fwd2_mux_out[4] data_in[77]=wb_fwd2_mux_out[5] data_in[78]=wb_fwd2_mux_out[6] data_in[79]=wb_fwd2_mux_out[7] data_in[80]=wb_fwd2_mux_out[8] data_in[81]=wb_fwd2_mux_out[9] data_in[82]=wb_fwd2_mux_out[10] data_in[83]=wb_fwd2_mux_out[11] data_in[84]=wb_fwd2_mux_out[12] data_in[85]=wb_fwd2_mux_out[13] data_in[86]=wb_fwd2_mux_out[14] data_in[87]=wb_fwd2_mux_out[15] data_in[88]=wb_fwd2_mux_out[16] data_in[89]=wb_fwd2_mux_out[17] data_in[90]=wb_fwd2_mux_out[18] data_in[91]=wb_fwd2_mux_out[19] data_in[92]=wb_fwd2_mux_out[20] data_in[93]=wb_fwd2_mux_out[21] data_in[94]=wb_fwd2_mux_out[22] data_in[95]=wb_fwd2_mux_out[23] data_in[96]=wb_fwd2_mux_out[24] data_in[97]=wb_fwd2_mux_out[25] data_in[98]=wb_fwd2_mux_out[26] data_in[99]=wb_fwd2_mux_out[27] data_in[100]=wb_fwd2_mux_out[28] data_in[101]=wb_fwd2_mux_out[29] data_in[102]=wb_fwd2_mux_out[30] data_in[103]=wb_fwd2_mux_out[31] data_in[104]=id_ex_out[151] data_in[105]=id_ex_out[152] data_in[106]=id_ex_out[153] data_in[107]=id_ex_out[154] data_in[108]=id_ex_out[155] data_in[109]=id_ex_out[166] data_in[110]=id_ex_out[167] data_in[111]=id_ex_out[168] data_in[112]=id_ex_out[169] data_in[113]=id_ex_out[170] data_in[114]=id_ex_out[171] data_in[115]=id_ex_out[172] data_in[116]=id_ex_out[173] data_in[117]=id_ex_out[174] data_in[118]=id_ex_out[175] data_in[119]=id_ex_out[176] data_in[120]=id_ex_out[177] data_in[121]=$false data_in[122]=$false data_in[123]=$false data_in[124]=$false data_in[125]=$false data_in[126]=$false data_in[127]=$false data_in[128]=$false data_in[129]=$false data_in[130]=$false data_in[131]=$false data_in[132]=$false data_in[133]=$false data_in[134]=$false data_in[135]=$false data_in[136]=$false data_in[137]=$false data_in[138]=$false data_in[139]=$false data_in[140]=$false data_in[141]=$false data_in[142]=$false data_in[143]=$false data_in[144]=$false data_in[145]=$false data_in[146]=$false data_in[147]=$false data_in[148]=$false data_in[149]=$false data_in[150]=$false data_in[151]=$false data_in[152]=$false data_in[153]=$false data_in[154]=$false data_out[0]=ex_mem_out[0] data_out[1]=ex_mem_out[1] data_out[2]=ex_mem_out[2] data_out[3]=ex_mem_out[3] data_out[4]=ex_mem_out[4] data_out[5]=ex_mem_out[5] data_out[6]=ex_mem_out[6] data_out[7]=ex_mem_out[7] data_out[8]=ex_mem_out[8] data_out[9]=ex_mem_out[9] data_out[10]=ex_mem_out[10] data_out[11]=ex_mem_out[11] data_out[12]=ex_mem_out[12] data_out[13]=ex_mem_out[13] data_out[14]=ex_mem_out[14] data_out[15]=ex_mem_out[15] data_out[16]=ex_mem_out[16] data_out[17]=ex_mem_out[17] data_out[18]=ex_mem_out[18] data_out[19]=ex_mem_out[19] data_out[20]=ex_mem_out[20] data_out[21]=ex_mem_out[21] data_out[22]=ex_mem_out[22] data_out[23]=ex_mem_out[23] data_out[24]=ex_mem_out[24] data_out[25]=ex_mem_out[25] data_out[26]=ex_mem_out[26] data_out[27]=ex_mem_out[27] data_out[28]=ex_mem_out[28] data_out[29]=ex_mem_out[29] data_out[30]=ex_mem_out[30] data_out[31]=ex_mem_out[31] data_out[32]=ex_mem_out[32] data_out[33]=ex_mem_out[33] data_out[34]=ex_mem_out[34] data_out[35]=ex_mem_out[35] data_out[36]=ex_mem_out[36] data_out[37]=ex_mem_out[37] data_out[38]=ex_mem_out[38] data_out[39]=ex_mem_out[39] data_out[40]=ex_mem_out[40] data_out[41]=ex_mem_out[41] data_out[42]=ex_mem_out[42] data_out[43]=ex_mem_out[43] data_out[44]=ex_mem_out[44] data_out[45]=ex_mem_out[45] data_out[46]=ex_mem_out[46] data_out[47]=ex_mem_out[47] data_out[48]=ex_mem_out[48] data_out[49]=ex_mem_out[49] data_out[50]=ex_mem_out[50] data_out[51]=ex_mem_out[51] data_out[52]=ex_mem_out[52] data_out[53]=ex_mem_out[53] data_out[54]=ex_mem_out[54] data_out[55]=ex_mem_out[55] data_out[56]=ex_mem_out[56] data_out[57]=ex_mem_out[57] data_out[58]=ex_mem_out[58] data_out[59]=ex_mem_out[59] data_out[60]=ex_mem_out[60] data_out[61]=ex_mem_out[61] data_out[62]=ex_mem_out[62] data_out[63]=ex_mem_out[63] data_out[64]=ex_mem_out[64] data_out[65]=ex_mem_out[65] data_out[66]=ex_mem_out[66] data_out[67]=ex_mem_out[67] data_out[68]=ex_mem_out[68] data_out[69]=ex_mem_out[69] data_out[70]=ex_mem_out[70] data_out[71]=ex_mem_out[71] data_out[72]=ex_mem_out[72] data_out[73]=ex_mem_out[73] data_out[74]=ex_mem_out[74] data_out[75]=ex_mem_out[75] data_out[76]=ex_mem_out[76] data_out[77]=ex_mem_out[77] data_out[78]=ex_mem_out[78] data_out[79]=ex_mem_out[79] data_out[80]=ex_mem_out[80] data_out[81]=ex_mem_out[81] data_out[82]=ex_mem_out[82] data_out[83]=ex_mem_out[83] data_out[84]=ex_mem_out[84] data_out[85]=ex_mem_out[85] data_out[86]=ex_mem_out[86] data_out[87]=ex_mem_out[87] data_out[88]=ex_mem_out[88] data_out[89]=ex_mem_out[89] data_out[90]=ex_mem_out[90] data_out[91]=ex_mem_out[91] data_out[92]=ex_mem_out[92] data_out[93]=ex_mem_out[93] data_out[94]=ex_mem_out[94] data_out[95]=ex_mem_out[95] data_out[96]=ex_mem_out[96] data_out[97]=ex_mem_out[97] data_out[98]=ex_mem_out[98] data_out[99]=ex_mem_out[99] data_out[100]=ex_mem_out[100] data_out[101]=ex_mem_out[101] data_out[102]=ex_mem_out[102] data_out[103]=ex_mem_out[103] data_out[104]=ex_mem_out[104] data_out[105]=ex_mem_out[105] data_out[106]=ex_mem_out[106] data_out[107]=ex_mem_out[107] data_out[108]=ex_mem_out[108] data_out[109]=ex_mem_out[109] data_out[110]=ex_mem_out[110] data_out[111]=ex_mem_out[111] data_out[112]=ex_mem_out[112] data_out[113]=ex_mem_out[113] data_out[114]=ex_mem_out[114] data_out[115]=ex_mem_out[115] data_out[116]=ex_mem_out[116] data_out[117]=ex_mem_out[117] data_out[118]=ex_mem_out[118] data_out[119]=ex_mem_out[119] data_out[120]=ex_mem_out[120] data_out[121]=ex_mem_reg_data_out[0] data_out[122]=ex_mem_reg_data_out[1] data_out[123]=ex_mem_reg_data_out[2] data_out[124]=ex_mem_reg_data_out[3] data_out[125]=ex_mem_reg_data_out[4] data_out[126]=ex_mem_reg_data_out[5] data_out[127]=ex_mem_reg_data_out[6] data_out[128]=ex_mem_reg_data_out[7] data_out[129]=ex_mem_reg_data_out[8] data_out[130]=ex_mem_reg_data_out[9] data_out[131]=ex_mem_reg_data_out[10] data_out[132]=ex_mem_reg_data_out[11] data_out[133]=ex_mem_reg_data_out[12] data_out[134]=ex_mem_reg_data_out[13] data_out[135]=ex_mem_reg_data_out[14] data_out[136]=ex_mem_reg_data_out[15] data_out[137]=ex_mem_reg_data_out[16] data_out[138]=ex_mem_reg_data_out[17] data_out[139]=ex_mem_reg_data_out[18] data_out[140]=ex_mem_reg_data_out[19] data_out[141]=ex_mem_reg_data_out[20] data_out[142]=ex_mem_reg_data_out[21] data_out[143]=ex_mem_reg_data_out[22] data_out[144]=ex_mem_reg_data_out[23] data_out[145]=ex_mem_reg_data_out[24] data_out[146]=ex_mem_reg_data_out[25] data_out[147]=ex_mem_reg_data_out[26] data_out[148]=ex_mem_reg_data_out[27] data_out[149]=ex_mem_reg_data_out[28] data_out[150]=ex_mem_reg_data_out[29] data_out[151]=ex_mem_reg_data_out[30] data_out[152]=ex_mem_reg_data_out[31] data_out[153]=ex_mem_reg_data_out[32] data_out[154]=ex_mem_reg_data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:348.9-364.4"
.subckt mux2to1 input0[0]=pc_adder_out[0] input0[1]=pc_adder_out[1] input0[2]=pc_adder_out[2] input0[3]=pc_adder_out[3] input0[4]=pc_adder_out[4] input0[5]=pc_adder_out[5] input0[6]=pc_adder_out[6] input0[7]=pc_adder_out[7] input0[8]=pc_adder_out[8] input0[9]=pc_adder_out[9] input0[10]=pc_adder_out[10] input0[11]=pc_adder_out[11] input0[12]=pc_adder_out[12] input0[13]=pc_adder_out[13] input0[14]=pc_adder_out[14] input0[15]=pc_adder_out[15] input0[16]=pc_adder_out[16] input0[17]=pc_adder_out[17] input0[18]=pc_adder_out[18] input0[19]=pc_adder_out[19] input0[20]=pc_adder_out[20] input0[21]=pc_adder_out[21] input0[22]=pc_adder_out[22] input0[23]=pc_adder_out[23] input0[24]=pc_adder_out[24] input0[25]=pc_adder_out[25] input0[26]=pc_adder_out[26] input0[27]=pc_adder_out[27] input0[28]=pc_adder_out[28] input0[29]=pc_adder_out[29] input0[30]=pc_adder_out[30] input0[31]=pc_adder_out[31] input1[0]=pc_out[0] input1[1]=pc_out[1] input1[2]=pc_out[2] input1[3]=pc_out[3] input1[4]=pc_out[4] input1[5]=pc_out[5] input1[6]=pc_out[6] input1[7]=pc_out[7] input1[8]=pc_out[8] input1[9]=pc_out[9] input1[10]=pc_out[10] input1[11]=pc_out[11] input1[12]=pc_out[12] input1[13]=pc_out[13] input1[14]=pc_out[14] input1[15]=pc_out[15] input1[16]=pc_out[16] input1[17]=pc_out[17] input1[18]=pc_out[18] input1[19]=pc_out[19] input1[20]=pc_out[20] input1[21]=pc_out[21] input1[22]=pc_out[22] input1[23]=pc_out[23] input1[24]=pc_out[24] input1[25]=pc_out[25] input1[26]=pc_out[26] input1[27]=pc_out[27] input1[28]=pc_out[28] input1[29]=pc_out[29] input1[30]=pc_out[30] input1[31]=pc_out[31] out[0]=fence_mux_out[0] out[1]=fence_mux_out[1] out[2]=fence_mux_out[2] out[3]=fence_mux_out[3] out[4]=fence_mux_out[4] out[5]=fence_mux_out[5] out[6]=fence_mux_out[6] out[7]=fence_mux_out[7] out[8]=fence_mux_out[8] out[9]=fence_mux_out[9] out[10]=fence_mux_out[10] out[11]=fence_mux_out[11] out[12]=fence_mux_out[12] out[13]=fence_mux_out[13] out[14]=fence_mux_out[14] out[15]=fence_mux_out[15] out[16]=fence_mux_out[16] out[17]=fence_mux_out[17] out[18]=fence_mux_out[18] out[19]=fence_mux_out[19] out[20]=fence_mux_out[20] out[21]=fence_mux_out[21] out[22]=fence_mux_out[22] out[23]=fence_mux_out[23] out[24]=fence_mux_out[24] out[25]=fence_mux_out[25] out[26]=fence_mux_out[26] out[27]=fence_mux_out[27] out[28]=fence_mux_out[28] out[29]=fence_mux_out[29] out[30]=fence_mux_out[30] out[31]=fence_mux_out[31] select=Fence_signal
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:185.10-190.4"
.subckt ForwardingUnit MEM_RegWrite=ex_mem_out[2] MEM_RegWriteAddr[0]=ex_mem_out[104] MEM_RegWriteAddr[1]=ex_mem_out[105] MEM_RegWriteAddr[2]=ex_mem_out[106] MEM_RegWriteAddr[3]=ex_mem_out[107] MEM_RegWriteAddr[4]=ex_mem_out[108] MEM_fwd1=mfwd1 MEM_fwd2=mfwd2 WB_RegWrite=mem_wb_out[2] WB_RegWriteAddr[0]=mem_wb_out[68] WB_RegWriteAddr[1]=mem_wb_out[69] WB_RegWriteAddr[2]=mem_wb_out[70] WB_RegWriteAddr[3]=mem_wb_out[71] WB_RegWriteAddr[4]=mem_wb_out[72] WB_fwd1=wfwd1 WB_fwd2=wfwd2 rs1[0]=id_ex_out[156] rs1[1]=id_ex_out[157] rs1[2]=id_ex_out[158] rs1[3]=id_ex_out[159] rs1[4]=id_ex_out[160] rs2[0]=id_ex_out[161] rs2[1]=id_ex_out[162] rs2[2]=id_ex_out[163] rs2[3]=id_ex_out[164] rs2[4]=id_ex_out[165]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:420.17-436.4"
.subckt id_ex clk=clk data_in[0]=cont_mux_out[0] data_in[1]=cont_mux_out[1] data_in[2]=cont_mux_out[2] data_in[3]=cont_mux_out[3] data_in[4]=cont_mux_out[4] data_in[5]=cont_mux_out[5] data_in[6]=cont_mux_out[6] data_in[7]=predict data_in[8]=cont_mux_out[7] data_in[9]=cont_mux_out[8] data_in[10]=cont_mux_out[9] data_in[11]=cont_mux_out[10] data_in[12]=if_id_out[0] data_in[13]=if_id_out[1] data_in[14]=if_id_out[2] data_in[15]=if_id_out[3] data_in[16]=if_id_out[4] data_in[17]=if_id_out[5] data_in[18]=if_id_out[6] data_in[19]=if_id_out[7] data_in[20]=if_id_out[8] data_in[21]=if_id_out[9] data_in[22]=if_id_out[10] data_in[23]=if_id_out[11] data_in[24]=if_id_out[12] data_in[25]=if_id_out[13] data_in[26]=if_id_out[14] data_in[27]=if_id_out[15] data_in[28]=if_id_out[16] data_in[29]=if_id_out[17] data_in[30]=if_id_out[18] data_in[31]=if_id_out[19] data_in[32]=if_id_out[20] data_in[33]=if_id_out[21] data_in[34]=if_id_out[22] data_in[35]=if_id_out[23] data_in[36]=if_id_out[24] data_in[37]=if_id_out[25] data_in[38]=if_id_out[26] data_in[39]=if_id_out[27] data_in[40]=if_id_out[28] data_in[41]=if_id_out[29] data_in[42]=if_id_out[30] data_in[43]=if_id_out[31] data_in[44]=RegA_mux_out[0] data_in[45]=RegA_mux_out[1] data_in[46]=RegA_mux_out[2] data_in[47]=RegA_mux_out[3] data_in[48]=RegA_mux_out[4] data_in[49]=RegA_mux_out[5] data_in[50]=RegA_mux_out[6] data_in[51]=RegA_mux_out[7] data_in[52]=RegA_mux_out[8] data_in[53]=RegA_mux_out[9] data_in[54]=RegA_mux_out[10] data_in[55]=RegA_mux_out[11] data_in[56]=RegA_mux_out[12] data_in[57]=RegA_mux_out[13] data_in[58]=RegA_mux_out[14] data_in[59]=RegA_mux_out[15] data_in[60]=RegA_mux_out[16] data_in[61]=RegA_mux_out[17] data_in[62]=RegA_mux_out[18] data_in[63]=RegA_mux_out[19] data_in[64]=RegA_mux_out[20] data_in[65]=RegA_mux_out[21] data_in[66]=RegA_mux_out[22] data_in[67]=RegA_mux_out[23] data_in[68]=RegA_mux_out[24] data_in[69]=RegA_mux_out[25] data_in[70]=RegA_mux_out[26] data_in[71]=RegA_mux_out[27] data_in[72]=RegA_mux_out[28] data_in[73]=RegA_mux_out[29] data_in[74]=RegA_mux_out[30] data_in[75]=RegA_mux_out[31] data_in[76]=RegB_mux_out[0] data_in[77]=RegB_mux_out[1] data_in[78]=RegB_mux_out[2] data_in[79]=RegB_mux_out[3] data_in[80]=RegB_mux_out[4] data_in[81]=RegB_mux_out[5] data_in[82]=RegB_mux_out[6] data_in[83]=RegB_mux_out[7] data_in[84]=RegB_mux_out[8] data_in[85]=RegB_mux_out[9] data_in[86]=RegB_mux_out[10] data_in[87]=RegB_mux_out[11] data_in[88]=RegB_mux_out[12] data_in[89]=RegB_mux_out[13] data_in[90]=RegB_mux_out[14] data_in[91]=RegB_mux_out[15] data_in[92]=RegB_mux_out[16] data_in[93]=RegB_mux_out[17] data_in[94]=RegB_mux_out[18] data_in[95]=RegB_mux_out[19] data_in[96]=RegB_mux_out[20] data_in[97]=RegB_mux_out[21] data_in[98]=RegB_mux_out[22] data_in[99]=RegB_mux_out[23] data_in[100]=RegB_mux_out[24] data_in[101]=RegB_mux_out[25] data_in[102]=RegB_mux_out[26] data_in[103]=RegB_mux_out[27] data_in[104]=RegB_mux_out[28] data_in[105]=RegB_mux_out[29] data_in[106]=RegB_mux_out[30] data_in[107]=RegB_mux_out[31] data_in[108]=imm_out[0] data_in[109]=imm_out[1] data_in[110]=imm_out[2] data_in[111]=imm_out[3] data_in[112]=imm_out[4] data_in[113]=imm_out[5] data_in[114]=imm_out[6] data_in[115]=imm_out[7] data_in[116]=imm_out[8] data_in[117]=imm_out[9] data_in[118]=imm_out[10] data_in[119]=imm_out[11] data_in[120]=imm_out[12] data_in[121]=imm_out[13] data_in[122]=imm_out[14] data_in[123]=imm_out[15] data_in[124]=imm_out[16] data_in[125]=imm_out[17] data_in[126]=imm_out[18] data_in[127]=imm_out[19] data_in[128]=imm_out[20] data_in[129]=imm_out[21] data_in[130]=imm_out[22] data_in[131]=imm_out[23] data_in[132]=imm_out[24] data_in[133]=imm_out[25] data_in[134]=imm_out[26] data_in[135]=imm_out[27] data_in[136]=imm_out[28] data_in[137]=imm_out[29] data_in[138]=imm_out[30] data_in[139]=imm_out[31] data_in[140]=alu_ctl[0] data_in[141]=alu_ctl[1] data_in[142]=alu_ctl[2] data_in[143]=alu_ctl[3] data_in[144]=alu_ctl[4] data_in[145]=alu_ctl[5] data_in[146]=alu_ctl[6] data_in[147]=dataMem_sign_mask[0] data_in[148]=dataMem_sign_mask[1] data_in[149]=dataMem_sign_mask[2] data_in[150]=dataMem_sign_mask[3] data_in[151]=if_id_out[39] data_in[152]=if_id_out[40] data_in[153]=if_id_out[41] data_in[154]=if_id_out[42] data_in[155]=if_id_out[43] data_in[156]=if_id_out[47] data_in[157]=if_id_out[48] data_in[158]=if_id_out[49] data_in[159]=if_id_out[50] data_in[160]=if_id_out[51] data_in[161]=if_id_out[52] data_in[162]=if_id_out[53] data_in[163]=if_id_out[54] data_in[164]=if_id_out[55] data_in[165]=if_id_out[56] data_in[166]=if_id_out[52] data_in[167]=if_id_out[53] data_in[168]=if_id_out[54] data_in[169]=if_id_out[55] data_in[170]=if_id_out[56] data_in[171]=if_id_out[57] data_in[172]=if_id_out[58] data_in[173]=if_id_out[59] data_in[174]=if_id_out[60] data_in[175]=if_id_out[61] data_in[176]=if_id_out[62] data_in[177]=if_id_out[63] data_out[0]=id_ex_out[0] data_out[1]=id_ex_out[1] data_out[2]=id_ex_out[2] data_out[3]=id_ex_out[3] data_out[4]=id_ex_out[4] data_out[5]=id_ex_out[5] data_out[6]=id_ex_out[6] data_out[7]=id_ex_out[7] data_out[8]=id_ex_out[8] data_out[9]=id_ex_out[9] data_out[10]=id_ex_out[10] data_out[11]=id_ex_out[11] data_out[12]=id_ex_out[12] data_out[13]=id_ex_out[13] data_out[14]=id_ex_out[14] data_out[15]=id_ex_out[15] data_out[16]=id_ex_out[16] data_out[17]=id_ex_out[17] data_out[18]=id_ex_out[18] data_out[19]=id_ex_out[19] data_out[20]=id_ex_out[20] data_out[21]=id_ex_out[21] data_out[22]=id_ex_out[22] data_out[23]=id_ex_out[23] data_out[24]=id_ex_out[24] data_out[25]=id_ex_out[25] data_out[26]=id_ex_out[26] data_out[27]=id_ex_out[27] data_out[28]=id_ex_out[28] data_out[29]=id_ex_out[29] data_out[30]=id_ex_out[30] data_out[31]=id_ex_out[31] data_out[32]=id_ex_out[32] data_out[33]=id_ex_out[33] data_out[34]=id_ex_out[34] data_out[35]=id_ex_out[35] data_out[36]=id_ex_out[36] data_out[37]=id_ex_out[37] data_out[38]=id_ex_out[38] data_out[39]=id_ex_out[39] data_out[40]=id_ex_out[40] data_out[41]=id_ex_out[41] data_out[42]=id_ex_out[42] data_out[43]=id_ex_out[43] data_out[44]=id_ex_out[44] data_out[45]=id_ex_out[45] data_out[46]=id_ex_out[46] data_out[47]=id_ex_out[47] data_out[48]=id_ex_out[48] data_out[49]=id_ex_out[49] data_out[50]=id_ex_out[50] data_out[51]=id_ex_out[51] data_out[52]=id_ex_out[52] data_out[53]=id_ex_out[53] data_out[54]=id_ex_out[54] data_out[55]=id_ex_out[55] data_out[56]=id_ex_out[56] data_out[57]=id_ex_out[57] data_out[58]=id_ex_out[58] data_out[59]=id_ex_out[59] data_out[60]=id_ex_out[60] data_out[61]=id_ex_out[61] data_out[62]=id_ex_out[62] data_out[63]=id_ex_out[63] data_out[64]=id_ex_out[64] data_out[65]=id_ex_out[65] data_out[66]=id_ex_out[66] data_out[67]=id_ex_out[67] data_out[68]=id_ex_out[68] data_out[69]=id_ex_out[69] data_out[70]=id_ex_out[70] data_out[71]=id_ex_out[71] data_out[72]=id_ex_out[72] data_out[73]=id_ex_out[73] data_out[74]=id_ex_out[74] data_out[75]=id_ex_out[75] data_out[76]=id_ex_out[76] data_out[77]=id_ex_out[77] data_out[78]=id_ex_out[78] data_out[79]=id_ex_out[79] data_out[80]=id_ex_out[80] data_out[81]=id_ex_out[81] data_out[82]=id_ex_out[82] data_out[83]=id_ex_out[83] data_out[84]=id_ex_out[84] data_out[85]=id_ex_out[85] data_out[86]=id_ex_out[86] data_out[87]=id_ex_out[87] data_out[88]=id_ex_out[88] data_out[89]=id_ex_out[89] data_out[90]=id_ex_out[90] data_out[91]=id_ex_out[91] data_out[92]=id_ex_out[92] data_out[93]=id_ex_out[93] data_out[94]=id_ex_out[94] data_out[95]=id_ex_out[95] data_out[96]=id_ex_out[96] data_out[97]=id_ex_out[97] data_out[98]=id_ex_out[98] data_out[99]=id_ex_out[99] data_out[100]=id_ex_out[100] data_out[101]=id_ex_out[101] data_out[102]=id_ex_out[102] data_out[103]=id_ex_out[103] data_out[104]=id_ex_out[104] data_out[105]=id_ex_out[105] data_out[106]=id_ex_out[106] data_out[107]=id_ex_out[107] data_out[108]=id_ex_out[108] data_out[109]=id_ex_out[109] data_out[110]=id_ex_out[110] data_out[111]=id_ex_out[111] data_out[112]=id_ex_out[112] data_out[113]=id_ex_out[113] data_out[114]=id_ex_out[114] data_out[115]=id_ex_out[115] data_out[116]=id_ex_out[116] data_out[117]=id_ex_out[117] data_out[118]=id_ex_out[118] data_out[119]=id_ex_out[119] data_out[120]=id_ex_out[120] data_out[121]=id_ex_out[121] data_out[122]=id_ex_out[122] data_out[123]=id_ex_out[123] data_out[124]=id_ex_out[124] data_out[125]=id_ex_out[125] data_out[126]=id_ex_out[126] data_out[127]=id_ex_out[127] data_out[128]=id_ex_out[128] data_out[129]=id_ex_out[129] data_out[130]=id_ex_out[130] data_out[131]=id_ex_out[131] data_out[132]=id_ex_out[132] data_out[133]=id_ex_out[133] data_out[134]=id_ex_out[134] data_out[135]=id_ex_out[135] data_out[136]=id_ex_out[136] data_out[137]=id_ex_out[137] data_out[138]=id_ex_out[138] data_out[139]=id_ex_out[139] data_out[140]=id_ex_out[140] data_out[141]=id_ex_out[141] data_out[142]=id_ex_out[142] data_out[143]=id_ex_out[143] data_out[144]=id_ex_out[144] data_out[145]=id_ex_out[145] data_out[146]=id_ex_out[146] data_out[147]=id_ex_out[147] data_out[148]=id_ex_out[148] data_out[149]=id_ex_out[149] data_out[150]=id_ex_out[150] data_out[151]=id_ex_out[151] data_out[152]=id_ex_out[152] data_out[153]=id_ex_out[153] data_out[154]=id_ex_out[154] data_out[155]=id_ex_out[155] data_out[156]=id_ex_out[156] data_out[157]=id_ex_out[157] data_out[158]=id_ex_out[158] data_out[159]=id_ex_out[159] data_out[160]=id_ex_out[160] data_out[161]=id_ex_out[161] data_out[162]=id_ex_out[162] data_out[163]=id_ex_out[163] data_out[164]=id_ex_out[164] data_out[165]=id_ex_out[165] data_out[166]=id_ex_out[166] data_out[167]=id_ex_out[167] data_out[168]=id_ex_out[168] data_out[169]=id_ex_out[169] data_out[170]=id_ex_out[170] data_out[171]=id_ex_out[171] data_out[172]=id_ex_out[172] data_out[173]=id_ex_out[173] data_out[174]=id_ex_out[174] data_out[175]=id_ex_out[175] data_out[176]=id_ex_out[176] data_out[177]=id_ex_out[177]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:298.8-302.4"
.subckt if_id clk=clk data_in[0]=pc_out[0] data_in[1]=pc_out[1] data_in[2]=pc_out[2] data_in[3]=pc_out[3] data_in[4]=pc_out[4] data_in[5]=pc_out[5] data_in[6]=pc_out[6] data_in[7]=pc_out[7] data_in[8]=pc_out[8] data_in[9]=pc_out[9] data_in[10]=pc_out[10] data_in[11]=pc_out[11] data_in[12]=pc_out[12] data_in[13]=pc_out[13] data_in[14]=pc_out[14] data_in[15]=pc_out[15] data_in[16]=pc_out[16] data_in[17]=pc_out[17] data_in[18]=pc_out[18] data_in[19]=pc_out[19] data_in[20]=pc_out[20] data_in[21]=pc_out[21] data_in[22]=pc_out[22] data_in[23]=pc_out[23] data_in[24]=pc_out[24] data_in[25]=pc_out[25] data_in[26]=pc_out[26] data_in[27]=pc_out[27] data_in[28]=pc_out[28] data_in[29]=pc_out[29] data_in[30]=pc_out[30] data_in[31]=pc_out[31] data_in[32]=inst_mux_out[0] data_in[33]=inst_mux_out[1] data_in[34]=inst_mux_out[2] data_in[35]=inst_mux_out[3] data_in[36]=inst_mux_out[4] data_in[37]=inst_mux_out[5] data_in[38]=inst_mux_out[6] data_in[39]=inst_mux_out[7] data_in[40]=inst_mux_out[8] data_in[41]=inst_mux_out[9] data_in[42]=inst_mux_out[10] data_in[43]=inst_mux_out[11] data_in[44]=inst_mux_out[12] data_in[45]=inst_mux_out[13] data_in[46]=inst_mux_out[14] data_in[47]=inst_mux_out[15] data_in[48]=inst_mux_out[16] data_in[49]=inst_mux_out[17] data_in[50]=inst_mux_out[18] data_in[51]=inst_mux_out[19] data_in[52]=inst_mux_out[20] data_in[53]=inst_mux_out[21] data_in[54]=inst_mux_out[22] data_in[55]=inst_mux_out[23] data_in[56]=inst_mux_out[24] data_in[57]=inst_mux_out[25] data_in[58]=inst_mux_out[26] data_in[59]=inst_mux_out[27] data_in[60]=inst_mux_out[28] data_in[61]=inst_mux_out[29] data_in[62]=inst_mux_out[30] data_in[63]=inst_mux_out[31] data_out[0]=if_id_out[0] data_out[1]=if_id_out[1] data_out[2]=if_id_out[2] data_out[3]=if_id_out[3] data_out[4]=if_id_out[4] data_out[5]=if_id_out[5] data_out[6]=if_id_out[6] data_out[7]=if_id_out[7] data_out[8]=if_id_out[8] data_out[9]=if_id_out[9] data_out[10]=if_id_out[10] data_out[11]=if_id_out[11] data_out[12]=if_id_out[12] data_out[13]=if_id_out[13] data_out[14]=if_id_out[14] data_out[15]=if_id_out[15] data_out[16]=if_id_out[16] data_out[17]=if_id_out[17] data_out[18]=if_id_out[18] data_out[19]=if_id_out[19] data_out[20]=if_id_out[20] data_out[21]=if_id_out[21] data_out[22]=if_id_out[22] data_out[23]=if_id_out[23] data_out[24]=if_id_out[24] data_out[25]=if_id_out[25] data_out[26]=if_id_out[26] data_out[27]=if_id_out[27] data_out[28]=if_id_out[28] data_out[29]=if_id_out[29] data_out[30]=if_id_out[30] data_out[31]=if_id_out[31] data_out[32]=if_id_out[32] data_out[33]=if_id_out[33] data_out[34]=if_id_out[34] data_out[35]=if_id_out[35] data_out[36]=if_id_out[36] data_out[37]=if_id_out[37] data_out[38]=if_id_out[38] data_out[39]=if_id_out[39] data_out[40]=if_id_out[40] data_out[41]=if_id_out[41] data_out[42]=if_id_out[42] data_out[43]=if_id_out[43] data_out[44]=if_id_out[44] data_out[45]=if_id_out[45] data_out[46]=if_id_out[46] data_out[47]=if_id_out[47] data_out[48]=if_id_out[48] data_out[49]=if_id_out[49] data_out[50]=if_id_out[50] data_out[51]=if_id_out[51] data_out[52]=if_id_out[52] data_out[53]=if_id_out[53] data_out[54]=if_id_out[54] data_out[55]=if_id_out[55] data_out[56]=if_id_out[56] data_out[57]=if_id_out[57] data_out[58]=if_id_out[58] data_out[59]=if_id_out[59] data_out[60]=if_id_out[60] data_out[61]=if_id_out[61] data_out[62]=if_id_out[62] data_out[63]=if_id_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:195.8-199.4"
.subckt imm_gen imm[0]=imm_out[0] imm[1]=imm_out[1] imm[2]=imm_out[2] imm[3]=imm_out[3] imm[4]=imm_out[4] imm[5]=imm_out[5] imm[6]=imm_out[6] imm[7]=imm_out[7] imm[8]=imm_out[8] imm[9]=imm_out[9] imm[10]=imm_out[10] imm[11]=imm_out[11] imm[12]=imm_out[12] imm[13]=imm_out[13] imm[14]=imm_out[14] imm[15]=imm_out[15] imm[16]=imm_out[16] imm[17]=imm_out[17] imm[18]=imm_out[18] imm[19]=imm_out[19] imm[20]=imm_out[20] imm[21]=imm_out[21] imm[22]=imm_out[22] imm[23]=imm_out[23] imm[24]=imm_out[24] imm[25]=imm_out[25] imm[26]=imm_out[26] imm[27]=imm_out[27] imm[28]=imm_out[28] imm[29]=imm_out[29] imm[30]=imm_out[30] imm[31]=imm_out[31] inst[0]=if_id_out[32] inst[1]=if_id_out[33] inst[2]=if_id_out[34] inst[3]=if_id_out[35] inst[4]=if_id_out[36] inst[5]=if_id_out[37] inst[6]=if_id_out[38] inst[7]=if_id_out[39] inst[8]=if_id_out[40] inst[9]=if_id_out[41] inst[10]=if_id_out[42] inst[11]=if_id_out[43] inst[12]=if_id_out[44] inst[13]=if_id_out[45] inst[14]=if_id_out[46] inst[15]=if_id_out[47] inst[16]=if_id_out[48] inst[17]=if_id_out[49] inst[18]=if_id_out[50] inst[19]=if_id_out[51] inst[20]=if_id_out[52] inst[21]=if_id_out[53] inst[22]=if_id_out[54] inst[23]=if_id_out[55] inst[24]=if_id_out[56] inst[25]=if_id_out[57] inst[26]=if_id_out[58] inst[27]=if_id_out[59] inst[28]=if_id_out[60] inst[29]=if_id_out[61] inst[30]=if_id_out[62] inst[31]=if_id_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:238.10-241.4"
.subckt mux2to1 input0[0]=inst_mem_out[0] input0[1]=inst_mem_out[1] input0[2]=inst_mem_out[2] input0[3]=inst_mem_out[3] input0[4]=inst_mem_out[4] input0[5]=inst_mem_out[5] input0[6]=inst_mem_out[6] input0[7]=inst_mem_out[7] input0[8]=inst_mem_out[8] input0[9]=inst_mem_out[9] input0[10]=inst_mem_out[10] input0[11]=inst_mem_out[11] input0[12]=inst_mem_out[12] input0[13]=inst_mem_out[13] input0[14]=inst_mem_out[14] input0[15]=inst_mem_out[15] input0[16]=inst_mem_out[16] input0[17]=inst_mem_out[17] input0[18]=inst_mem_out[18] input0[19]=inst_mem_out[19] input0[20]=inst_mem_out[20] input0[21]=inst_mem_out[21] input0[22]=inst_mem_out[22] input0[23]=inst_mem_out[23] input0[24]=inst_mem_out[24] input0[25]=inst_mem_out[25] input0[26]=inst_mem_out[26] input0[27]=inst_mem_out[27] input0[28]=inst_mem_out[28] input0[29]=inst_mem_out[29] input0[30]=inst_mem_out[30] input0[31]=inst_mem_out[31] input1[0]=$false input1[1]=$false input1[2]=$false input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false out[0]=inst_mux_out[0] out[1]=inst_mux_out[1] out[2]=inst_mux_out[2] out[3]=inst_mux_out[3] out[4]=inst_mux_out[4] out[5]=inst_mux_out[5] out[6]=inst_mux_out[6] out[7]=inst_mux_out[7] out[8]=inst_mux_out[8] out[9]=inst_mux_out[9] out[10]=inst_mux_out[10] out[11]=inst_mux_out[11] out[12]=inst_mux_out[12] out[13]=inst_mux_out[13] out[14]=inst_mux_out[14] out[15]=inst_mux_out[15] out[16]=inst_mux_out[16] out[17]=inst_mux_out[17] out[18]=inst_mux_out[18] out[19]=inst_mux_out[19] out[20]=inst_mux_out[20] out[21]=inst_mux_out[21] out[22]=inst_mux_out[22] out[23]=inst_mux_out[23] out[24]=inst_mux_out[24] out[25]=inst_mux_out[25] out[26]=inst_mux_out[26] out[27]=inst_mux_out[27] out[28]=inst_mux_out[28] out[29]=inst_mux_out[29] out[30]=inst_mux_out[30] out[31]=inst_mux_out[31] select=inst_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:178.10-183.4"
.gate SB_LUT4 I0=pcsrc I1=mistake_trigger I2=predict I3=Fence_signal O=inst_mux_sel
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111111110
.subckt mux2to1 input0[0]=alu_result[0] input0[1]=alu_result[1] input0[2]=alu_result[2] input0[3]=alu_result[3] input0[4]=alu_result[4] input0[5]=alu_result[5] input0[6]=alu_result[6] input0[7]=alu_result[7] input0[8]=alu_result[8] input0[9]=alu_result[9] input0[10]=alu_result[10] input0[11]=alu_result[11] input0[12]=alu_result[12] input0[13]=alu_result[13] input0[14]=alu_result[14] input0[15]=alu_result[15] input0[16]=alu_result[16] input0[17]=alu_result[17] input0[18]=alu_result[18] input0[19]=alu_result[19] input0[20]=alu_result[20] input0[21]=alu_result[21] input0[22]=alu_result[22] input0[23]=alu_result[23] input0[24]=alu_result[24] input0[25]=alu_result[25] input0[26]=alu_result[26] input0[27]=alu_result[27] input0[28]=alu_result[28] input0[29]=alu_result[29] input0[30]=alu_result[30] input0[31]=alu_result[31] input1[0]=id_ex_out[108] input1[1]=id_ex_out[109] input1[2]=id_ex_out[110] input1[3]=id_ex_out[111] input1[4]=id_ex_out[112] input1[5]=id_ex_out[113] input1[6]=id_ex_out[114] input1[7]=id_ex_out[115] input1[8]=id_ex_out[116] input1[9]=id_ex_out[117] input1[10]=id_ex_out[118] input1[11]=id_ex_out[119] input1[12]=id_ex_out[120] input1[13]=id_ex_out[121] input1[14]=id_ex_out[122] input1[15]=id_ex_out[123] input1[16]=id_ex_out[124] input1[17]=id_ex_out[125] input1[18]=id_ex_out[126] input1[19]=id_ex_out[127] input1[20]=id_ex_out[128] input1[21]=id_ex_out[129] input1[22]=id_ex_out[130] input1[23]=id_ex_out[131] input1[24]=id_ex_out[132] input1[25]=id_ex_out[133] input1[26]=id_ex_out[134] input1[27]=id_ex_out[135] input1[28]=id_ex_out[136] input1[29]=id_ex_out[137] input1[30]=id_ex_out[138] input1[31]=id_ex_out[139] out[0]=lui_result[0] out[1]=lui_result[1] out[2]=lui_result[2] out[3]=lui_result[3] out[4]=lui_result[4] out[5]=lui_result[5] out[6]=lui_result[6] out[7]=lui_result[7] out[8]=lui_result[8] out[9]=lui_result[9] out[10]=lui_result[10] out[11]=lui_result[11] out[12]=lui_result[12] out[13]=lui_result[13] out[14]=lui_result[14] out[15]=lui_result[15] out[16]=lui_result[16] out[17]=lui_result[17] out[18]=lui_result[18] out[19]=lui_result[19] out[20]=lui_result[20] out[21]=lui_result[21] out[22]=lui_result[22] out[23]=lui_result[23] out[24]=lui_result[24] out[25]=lui_result[25] out[26]=lui_result[26] out[27]=lui_result[27] out[28]=lui_result[28] out[29]=lui_result[29] out[30]=lui_result[30] out[31]=lui_result[31] select=id_ex_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:340.10-345.4"
.subckt mux2to1 input0[0]=auipc_mux_out[0] input0[1]=auipc_mux_out[1] input0[2]=auipc_mux_out[2] input0[3]=auipc_mux_out[3] input0[4]=auipc_mux_out[4] input0[5]=auipc_mux_out[5] input0[6]=auipc_mux_out[6] input0[7]=auipc_mux_out[7] input0[8]=auipc_mux_out[8] input0[9]=auipc_mux_out[9] input0[10]=auipc_mux_out[10] input0[11]=auipc_mux_out[11] input0[12]=auipc_mux_out[12] input0[13]=auipc_mux_out[13] input0[14]=auipc_mux_out[14] input0[15]=auipc_mux_out[15] input0[16]=auipc_mux_out[16] input0[17]=auipc_mux_out[17] input0[18]=auipc_mux_out[18] input0[19]=auipc_mux_out[19] input0[20]=auipc_mux_out[20] input0[21]=auipc_mux_out[21] input0[22]=auipc_mux_out[22] input0[23]=auipc_mux_out[23] input0[24]=auipc_mux_out[24] input0[25]=auipc_mux_out[25] input0[26]=auipc_mux_out[26] input0[27]=auipc_mux_out[27] input0[28]=auipc_mux_out[28] input0[29]=auipc_mux_out[29] input0[30]=auipc_mux_out[30] input0[31]=auipc_mux_out[31] input1[0]=ex_mem_out[72] input1[1]=ex_mem_out[73] input1[2]=ex_mem_out[74] input1[3]=ex_mem_out[75] input1[4]=ex_mem_out[76] input1[5]=ex_mem_out[77] input1[6]=ex_mem_out[78] input1[7]=ex_mem_out[79] input1[8]=ex_mem_out[80] input1[9]=ex_mem_out[81] input1[10]=ex_mem_out[82] input1[11]=ex_mem_out[83] input1[12]=ex_mem_out[84] input1[13]=ex_mem_out[85] input1[14]=ex_mem_out[86] input1[15]=ex_mem_out[87] input1[16]=ex_mem_out[88] input1[17]=ex_mem_out[89] input1[18]=ex_mem_out[90] input1[19]=ex_mem_out[91] input1[20]=ex_mem_out[92] input1[21]=ex_mem_out[93] input1[22]=ex_mem_out[94] input1[23]=ex_mem_out[95] input1[24]=ex_mem_out[96] input1[25]=ex_mem_out[97] input1[26]=ex_mem_out[98] input1[27]=ex_mem_out[99] input1[28]=ex_mem_out[100] input1[29]=ex_mem_out[101] input1[30]=ex_mem_out[102] input1[31]=ex_mem_out[103] out[0]=mem_csrr_mux_out[0] out[1]=mem_csrr_mux_out[1] out[2]=mem_csrr_mux_out[2] out[3]=mem_csrr_mux_out[3] out[4]=mem_csrr_mux_out[4] out[5]=mem_csrr_mux_out[5] out[6]=mem_csrr_mux_out[6] out[7]=mem_csrr_mux_out[7] out[8]=mem_csrr_mux_out[8] out[9]=mem_csrr_mux_out[9] out[10]=mem_csrr_mux_out[10] out[11]=mem_csrr_mux_out[11] out[12]=mem_csrr_mux_out[12] out[13]=mem_csrr_mux_out[13] out[14]=mem_csrr_mux_out[14] out[15]=mem_csrr_mux_out[15] out[16]=mem_csrr_mux_out[16] out[17]=mem_csrr_mux_out[17] out[18]=mem_csrr_mux_out[18] out[19]=mem_csrr_mux_out[19] out[20]=mem_csrr_mux_out[20] out[21]=mem_csrr_mux_out[21] out[22]=mem_csrr_mux_out[22] out[23]=mem_csrr_mux_out[23] out[24]=mem_csrr_mux_out[24] out[25]=mem_csrr_mux_out[25] out[26]=mem_csrr_mux_out[26] out[27]=mem_csrr_mux_out[27] out[28]=mem_csrr_mux_out[28] out[29]=mem_csrr_mux_out[29] out[30]=mem_csrr_mux_out[30] out[31]=mem_csrr_mux_out[31] select=ex_mem_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:384.10-389.4"
.subckt mux2to1 input0[0]=id_ex_out[44] input0[1]=id_ex_out[45] input0[2]=id_ex_out[46] input0[3]=id_ex_out[47] input0[4]=id_ex_out[48] input0[5]=id_ex_out[49] input0[6]=id_ex_out[50] input0[7]=id_ex_out[51] input0[8]=id_ex_out[52] input0[9]=id_ex_out[53] input0[10]=id_ex_out[54] input0[11]=id_ex_out[55] input0[12]=id_ex_out[56] input0[13]=id_ex_out[57] input0[14]=id_ex_out[58] input0[15]=id_ex_out[59] input0[16]=id_ex_out[60] input0[17]=id_ex_out[61] input0[18]=id_ex_out[62] input0[19]=id_ex_out[63] input0[20]=id_ex_out[64] input0[21]=id_ex_out[65] input0[22]=id_ex_out[66] input0[23]=id_ex_out[67] input0[24]=id_ex_out[68] input0[25]=id_ex_out[69] input0[26]=id_ex_out[70] input0[27]=id_ex_out[71] input0[28]=id_ex_out[72] input0[29]=id_ex_out[73] input0[30]=id_ex_out[74] input0[31]=id_ex_out[75] input1[0]=dataMemOut_fwd_mux_out[0] input1[1]=dataMemOut_fwd_mux_out[1] input1[2]=dataMemOut_fwd_mux_out[2] input1[3]=dataMemOut_fwd_mux_out[3] input1[4]=dataMemOut_fwd_mux_out[4] input1[5]=dataMemOut_fwd_mux_out[5] input1[6]=dataMemOut_fwd_mux_out[6] input1[7]=dataMemOut_fwd_mux_out[7] input1[8]=dataMemOut_fwd_mux_out[8] input1[9]=dataMemOut_fwd_mux_out[9] input1[10]=dataMemOut_fwd_mux_out[10] input1[11]=dataMemOut_fwd_mux_out[11] input1[12]=dataMemOut_fwd_mux_out[12] input1[13]=dataMemOut_fwd_mux_out[13] input1[14]=dataMemOut_fwd_mux_out[14] input1[15]=dataMemOut_fwd_mux_out[15] input1[16]=dataMemOut_fwd_mux_out[16] input1[17]=dataMemOut_fwd_mux_out[17] input1[18]=dataMemOut_fwd_mux_out[18] input1[19]=dataMemOut_fwd_mux_out[19] input1[20]=dataMemOut_fwd_mux_out[20] input1[21]=dataMemOut_fwd_mux_out[21] input1[22]=dataMemOut_fwd_mux_out[22] input1[23]=dataMemOut_fwd_mux_out[23] input1[24]=dataMemOut_fwd_mux_out[24] input1[25]=dataMemOut_fwd_mux_out[25] input1[26]=dataMemOut_fwd_mux_out[26] input1[27]=dataMemOut_fwd_mux_out[27] input1[28]=dataMemOut_fwd_mux_out[28] input1[29]=dataMemOut_fwd_mux_out[29] input1[30]=dataMemOut_fwd_mux_out[30] input1[31]=dataMemOut_fwd_mux_out[31] out[0]=mem_fwd1_mux_out[0] out[1]=mem_fwd1_mux_out[1] out[2]=mem_fwd1_mux_out[2] out[3]=mem_fwd1_mux_out[3] out[4]=mem_fwd1_mux_out[4] out[5]=mem_fwd1_mux_out[5] out[6]=mem_fwd1_mux_out[6] out[7]=mem_fwd1_mux_out[7] out[8]=mem_fwd1_mux_out[8] out[9]=mem_fwd1_mux_out[9] out[10]=mem_fwd1_mux_out[10] out[11]=mem_fwd1_mux_out[11] out[12]=mem_fwd1_mux_out[12] out[13]=mem_fwd1_mux_out[13] out[14]=mem_fwd1_mux_out[14] out[15]=mem_fwd1_mux_out[15] out[16]=mem_fwd1_mux_out[16] out[17]=mem_fwd1_mux_out[17] out[18]=mem_fwd1_mux_out[18] out[19]=mem_fwd1_mux_out[19] out[20]=mem_fwd1_mux_out[20] out[21]=mem_fwd1_mux_out[21] out[22]=mem_fwd1_mux_out[22] out[23]=mem_fwd1_mux_out[23] out[24]=mem_fwd1_mux_out[24] out[25]=mem_fwd1_mux_out[25] out[26]=mem_fwd1_mux_out[26] out[27]=mem_fwd1_mux_out[27] out[28]=mem_fwd1_mux_out[28] out[29]=mem_fwd1_mux_out[29] out[30]=mem_fwd1_mux_out[30] out[31]=mem_fwd1_mux_out[31] select=mfwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:438.10-443.4"
.subckt mux2to1 input0[0]=id_ex_out[76] input0[1]=id_ex_out[77] input0[2]=id_ex_out[78] input0[3]=id_ex_out[79] input0[4]=id_ex_out[80] input0[5]=id_ex_out[81] input0[6]=id_ex_out[82] input0[7]=id_ex_out[83] input0[8]=id_ex_out[84] input0[9]=id_ex_out[85] input0[10]=id_ex_out[86] input0[11]=id_ex_out[87] input0[12]=id_ex_out[88] input0[13]=id_ex_out[89] input0[14]=id_ex_out[90] input0[15]=id_ex_out[91] input0[16]=id_ex_out[92] input0[17]=id_ex_out[93] input0[18]=id_ex_out[94] input0[19]=id_ex_out[95] input0[20]=id_ex_out[96] input0[21]=id_ex_out[97] input0[22]=id_ex_out[98] input0[23]=id_ex_out[99] input0[24]=id_ex_out[100] input0[25]=id_ex_out[101] input0[26]=id_ex_out[102] input0[27]=id_ex_out[103] input0[28]=id_ex_out[104] input0[29]=id_ex_out[105] input0[30]=id_ex_out[106] input0[31]=id_ex_out[107] input1[0]=dataMemOut_fwd_mux_out[0] input1[1]=dataMemOut_fwd_mux_out[1] input1[2]=dataMemOut_fwd_mux_out[2] input1[3]=dataMemOut_fwd_mux_out[3] input1[4]=dataMemOut_fwd_mux_out[4] input1[5]=dataMemOut_fwd_mux_out[5] input1[6]=dataMemOut_fwd_mux_out[6] input1[7]=dataMemOut_fwd_mux_out[7] input1[8]=dataMemOut_fwd_mux_out[8] input1[9]=dataMemOut_fwd_mux_out[9] input1[10]=dataMemOut_fwd_mux_out[10] input1[11]=dataMemOut_fwd_mux_out[11] input1[12]=dataMemOut_fwd_mux_out[12] input1[13]=dataMemOut_fwd_mux_out[13] input1[14]=dataMemOut_fwd_mux_out[14] input1[15]=dataMemOut_fwd_mux_out[15] input1[16]=dataMemOut_fwd_mux_out[16] input1[17]=dataMemOut_fwd_mux_out[17] input1[18]=dataMemOut_fwd_mux_out[18] input1[19]=dataMemOut_fwd_mux_out[19] input1[20]=dataMemOut_fwd_mux_out[20] input1[21]=dataMemOut_fwd_mux_out[21] input1[22]=dataMemOut_fwd_mux_out[22] input1[23]=dataMemOut_fwd_mux_out[23] input1[24]=dataMemOut_fwd_mux_out[24] input1[25]=dataMemOut_fwd_mux_out[25] input1[26]=dataMemOut_fwd_mux_out[26] input1[27]=dataMemOut_fwd_mux_out[27] input1[28]=dataMemOut_fwd_mux_out[28] input1[29]=dataMemOut_fwd_mux_out[29] input1[30]=dataMemOut_fwd_mux_out[30] input1[31]=dataMemOut_fwd_mux_out[31] out[0]=mem_fwd2_mux_out[0] out[1]=mem_fwd2_mux_out[1] out[2]=mem_fwd2_mux_out[2] out[3]=mem_fwd2_mux_out[3] out[4]=mem_fwd2_mux_out[4] out[5]=mem_fwd2_mux_out[5] out[6]=mem_fwd2_mux_out[6] out[7]=mem_fwd2_mux_out[7] out[8]=mem_fwd2_mux_out[8] out[9]=mem_fwd2_mux_out[9] out[10]=mem_fwd2_mux_out[10] out[11]=mem_fwd2_mux_out[11] out[12]=mem_fwd2_mux_out[12] out[13]=mem_fwd2_mux_out[13] out[14]=mem_fwd2_mux_out[14] out[15]=mem_fwd2_mux_out[15] out[16]=mem_fwd2_mux_out[16] out[17]=mem_fwd2_mux_out[17] out[18]=mem_fwd2_mux_out[18] out[19]=mem_fwd2_mux_out[19] out[20]=mem_fwd2_mux_out[20] out[21]=mem_fwd2_mux_out[21] out[22]=mem_fwd2_mux_out[22] out[23]=mem_fwd2_mux_out[23] out[24]=mem_fwd2_mux_out[24] out[25]=mem_fwd2_mux_out[25] out[26]=mem_fwd2_mux_out[26] out[27]=mem_fwd2_mux_out[27] out[28]=mem_fwd2_mux_out[28] out[29]=mem_fwd2_mux_out[29] out[30]=mem_fwd2_mux_out[30] out[31]=mem_fwd2_mux_out[31] select=mfwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:445.10-450.4"
.subckt mux2to1 input0[0]=mem_csrr_mux_out[0] input0[1]=mem_csrr_mux_out[1] input0[2]=mem_csrr_mux_out[2] input0[3]=mem_csrr_mux_out[3] input0[4]=mem_csrr_mux_out[4] input0[5]=mem_csrr_mux_out[5] input0[6]=mem_csrr_mux_out[6] input0[7]=mem_csrr_mux_out[7] input0[8]=mem_csrr_mux_out[8] input0[9]=mem_csrr_mux_out[9] input0[10]=mem_csrr_mux_out[10] input0[11]=mem_csrr_mux_out[11] input0[12]=mem_csrr_mux_out[12] input0[13]=mem_csrr_mux_out[13] input0[14]=mem_csrr_mux_out[14] input0[15]=mem_csrr_mux_out[15] input0[16]=mem_csrr_mux_out[16] input0[17]=mem_csrr_mux_out[17] input0[18]=mem_csrr_mux_out[18] input0[19]=mem_csrr_mux_out[19] input0[20]=mem_csrr_mux_out[20] input0[21]=mem_csrr_mux_out[21] input0[22]=mem_csrr_mux_out[22] input0[23]=mem_csrr_mux_out[23] input0[24]=mem_csrr_mux_out[24] input0[25]=mem_csrr_mux_out[25] input0[26]=mem_csrr_mux_out[26] input0[27]=mem_csrr_mux_out[27] input0[28]=mem_csrr_mux_out[28] input0[29]=mem_csrr_mux_out[29] input0[30]=mem_csrr_mux_out[30] input0[31]=mem_csrr_mux_out[31] input1[0]=data_mem_out[0] input1[1]=data_mem_out[1] input1[2]=data_mem_out[2] input1[3]=data_mem_out[3] input1[4]=data_mem_out[4] input1[5]=data_mem_out[5] input1[6]=data_mem_out[6] input1[7]=data_mem_out[7] input1[8]=data_mem_out[8] input1[9]=data_mem_out[9] input1[10]=data_mem_out[10] input1[11]=data_mem_out[11] input1[12]=data_mem_out[12] input1[13]=data_mem_out[13] input1[14]=data_mem_out[14] input1[15]=data_mem_out[15] input1[16]=data_mem_out[16] input1[17]=data_mem_out[17] input1[18]=data_mem_out[18] input1[19]=data_mem_out[19] input1[20]=data_mem_out[20] input1[21]=data_mem_out[21] input1[22]=data_mem_out[22] input1[23]=data_mem_out[23] input1[24]=data_mem_out[24] input1[25]=data_mem_out[25] input1[26]=data_mem_out[26] input1[27]=data_mem_out[27] input1[28]=data_mem_out[28] input1[29]=data_mem_out[29] input1[30]=data_mem_out[30] input1[31]=data_mem_out[31] out[0]=mem_regwb_mux_out[0] out[1]=mem_regwb_mux_out[1] out[2]=mem_regwb_mux_out[2] out[3]=mem_regwb_mux_out[3] out[4]=mem_regwb_mux_out[4] out[5]=mem_regwb_mux_out[5] out[6]=mem_regwb_mux_out[6] out[7]=mem_regwb_mux_out[7] out[8]=mem_regwb_mux_out[8] out[9]=mem_regwb_mux_out[9] out[10]=mem_regwb_mux_out[10] out[11]=mem_regwb_mux_out[11] out[12]=mem_regwb_mux_out[12] out[13]=mem_regwb_mux_out[13] out[14]=mem_regwb_mux_out[14] out[15]=mem_regwb_mux_out[15] out[16]=mem_regwb_mux_out[16] out[17]=mem_regwb_mux_out[17] out[18]=mem_regwb_mux_out[18] out[19]=mem_regwb_mux_out[19] out[20]=mem_regwb_mux_out[20] out[21]=mem_regwb_mux_out[21] out[22]=mem_regwb_mux_out[22] out[23]=mem_regwb_mux_out[23] out[24]=mem_regwb_mux_out[24] out[25]=mem_regwb_mux_out[25] out[26]=mem_regwb_mux_out[26] out[27]=mem_regwb_mux_out[27] out[28]=mem_regwb_mux_out[28] out[29]=mem_regwb_mux_out[29] out[30]=mem_regwb_mux_out[30] out[31]=mem_regwb_mux_out[31] select=ex_mem_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:501.10-506.4"
.subckt mem_wb clk=clk data_in[0]=ex_mem_out[0] data_in[1]=ex_mem_out[1] data_in[2]=ex_mem_out[2] data_in[3]=ex_mem_out[3] data_in[4]=mem_csrr_mux_out[0] data_in[5]=mem_csrr_mux_out[1] data_in[6]=mem_csrr_mux_out[2] data_in[7]=mem_csrr_mux_out[3] data_in[8]=mem_csrr_mux_out[4] data_in[9]=mem_csrr_mux_out[5] data_in[10]=mem_csrr_mux_out[6] data_in[11]=mem_csrr_mux_out[7] data_in[12]=mem_csrr_mux_out[8] data_in[13]=mem_csrr_mux_out[9] data_in[14]=mem_csrr_mux_out[10] data_in[15]=mem_csrr_mux_out[11] data_in[16]=mem_csrr_mux_out[12] data_in[17]=mem_csrr_mux_out[13] data_in[18]=mem_csrr_mux_out[14] data_in[19]=mem_csrr_mux_out[15] data_in[20]=mem_csrr_mux_out[16] data_in[21]=mem_csrr_mux_out[17] data_in[22]=mem_csrr_mux_out[18] data_in[23]=mem_csrr_mux_out[19] data_in[24]=mem_csrr_mux_out[20] data_in[25]=mem_csrr_mux_out[21] data_in[26]=mem_csrr_mux_out[22] data_in[27]=mem_csrr_mux_out[23] data_in[28]=mem_csrr_mux_out[24] data_in[29]=mem_csrr_mux_out[25] data_in[30]=mem_csrr_mux_out[26] data_in[31]=mem_csrr_mux_out[27] data_in[32]=mem_csrr_mux_out[28] data_in[33]=mem_csrr_mux_out[29] data_in[34]=mem_csrr_mux_out[30] data_in[35]=mem_csrr_mux_out[31] data_in[36]=data_mem_out[0] data_in[37]=data_mem_out[1] data_in[38]=data_mem_out[2] data_in[39]=data_mem_out[3] data_in[40]=data_mem_out[4] data_in[41]=data_mem_out[5] data_in[42]=data_mem_out[6] data_in[43]=data_mem_out[7] data_in[44]=data_mem_out[8] data_in[45]=data_mem_out[9] data_in[46]=data_mem_out[10] data_in[47]=data_mem_out[11] data_in[48]=data_mem_out[12] data_in[49]=data_mem_out[13] data_in[50]=data_mem_out[14] data_in[51]=data_mem_out[15] data_in[52]=data_mem_out[16] data_in[53]=data_mem_out[17] data_in[54]=data_mem_out[18] data_in[55]=data_mem_out[19] data_in[56]=data_mem_out[20] data_in[57]=data_mem_out[21] data_in[58]=data_mem_out[22] data_in[59]=data_mem_out[23] data_in[60]=data_mem_out[24] data_in[61]=data_mem_out[25] data_in[62]=data_mem_out[26] data_in[63]=data_mem_out[27] data_in[64]=data_mem_out[28] data_in[65]=data_mem_out[29] data_in[66]=data_mem_out[30] data_in[67]=data_mem_out[31] data_in[68]=ex_mem_out[104] data_in[69]=ex_mem_out[105] data_in[70]=ex_mem_out[106] data_in[71]=ex_mem_out[107] data_in[72]=ex_mem_out[108] data_in[73]=ex_mem_out[109] data_in[74]=ex_mem_out[110] data_in[75]=ex_mem_out[111] data_in[76]=ex_mem_out[112] data_in[77]=ex_mem_out[113] data_in[78]=ex_mem_out[114] data_in[79]=ex_mem_out[115] data_in[80]=ex_mem_out[116] data_in[81]=ex_mem_out[117] data_in[82]=ex_mem_out[118] data_in[83]=ex_mem_out[119] data_in[84]=ex_mem_out[120] data_in[85]=$false data_in[86]=$false data_in[87]=$false data_in[88]=$false data_in[89]=$false data_in[90]=$false data_in[91]=$false data_in[92]=$false data_in[93]=$false data_in[94]=$false data_in[95]=$false data_in[96]=$false data_in[97]=$false data_in[98]=$false data_in[99]=$false data_in[100]=$false data_in[101]=$false data_in[102]=$false data_in[103]=$false data_in[104]=$false data_in[105]=$false data_in[106]=$false data_in[107]=$false data_in[108]=$false data_in[109]=$false data_in[110]=$false data_in[111]=$false data_in[112]=$false data_in[113]=$false data_in[114]=$false data_in[115]=$false data_in[116]=$false data_out[0]=mem_wb_out[0] data_out[1]=mem_wb_out[1] data_out[2]=mem_wb_out[2] data_out[3]=mem_wb_out[3] data_out[4]=mem_wb_out[4] data_out[5]=mem_wb_out[5] data_out[6]=mem_wb_out[6] data_out[7]=mem_wb_out[7] data_out[8]=mem_wb_out[8] data_out[9]=mem_wb_out[9] data_out[10]=mem_wb_out[10] data_out[11]=mem_wb_out[11] data_out[12]=mem_wb_out[12] data_out[13]=mem_wb_out[13] data_out[14]=mem_wb_out[14] data_out[15]=mem_wb_out[15] data_out[16]=mem_wb_out[16] data_out[17]=mem_wb_out[17] data_out[18]=mem_wb_out[18] data_out[19]=mem_wb_out[19] data_out[20]=mem_wb_out[20] data_out[21]=mem_wb_out[21] data_out[22]=mem_wb_out[22] data_out[23]=mem_wb_out[23] data_out[24]=mem_wb_out[24] data_out[25]=mem_wb_out[25] data_out[26]=mem_wb_out[26] data_out[27]=mem_wb_out[27] data_out[28]=mem_wb_out[28] data_out[29]=mem_wb_out[29] data_out[30]=mem_wb_out[30] data_out[31]=mem_wb_out[31] data_out[32]=mem_wb_out[32] data_out[33]=mem_wb_out[33] data_out[34]=mem_wb_out[34] data_out[35]=mem_wb_out[35] data_out[36]=mem_wb_out[36] data_out[37]=mem_wb_out[37] data_out[38]=mem_wb_out[38] data_out[39]=mem_wb_out[39] data_out[40]=mem_wb_out[40] data_out[41]=mem_wb_out[41] data_out[42]=mem_wb_out[42] data_out[43]=mem_wb_out[43] data_out[44]=mem_wb_out[44] data_out[45]=mem_wb_out[45] data_out[46]=mem_wb_out[46] data_out[47]=mem_wb_out[47] data_out[48]=mem_wb_out[48] data_out[49]=mem_wb_out[49] data_out[50]=mem_wb_out[50] data_out[51]=mem_wb_out[51] data_out[52]=mem_wb_out[52] data_out[53]=mem_wb_out[53] data_out[54]=mem_wb_out[54] data_out[55]=mem_wb_out[55] data_out[56]=mem_wb_out[56] data_out[57]=mem_wb_out[57] data_out[58]=mem_wb_out[58] data_out[59]=mem_wb_out[59] data_out[60]=mem_wb_out[60] data_out[61]=mem_wb_out[61] data_out[62]=mem_wb_out[62] data_out[63]=mem_wb_out[63] data_out[64]=mem_wb_out[64] data_out[65]=mem_wb_out[65] data_out[66]=mem_wb_out[66] data_out[67]=mem_wb_out[67] data_out[68]=mem_wb_out[68] data_out[69]=mem_wb_out[69] data_out[70]=mem_wb_out[70] data_out[71]=mem_wb_out[71] data_out[72]=mem_wb_out[72] data_out[73]=mem_wb_out[73] data_out[74]=mem_wb_out[74] data_out[75]=mem_wb_out[75] data_out[76]=mem_wb_out[76] data_out[77]=mem_wb_out[77] data_out[78]=mem_wb_out[78] data_out[79]=mem_wb_out[79] data_out[80]=mem_wb_out[80] data_out[81]=mem_wb_out[81] data_out[82]=mem_wb_out[82] data_out[83]=mem_wb_out[83] data_out[84]=mem_wb_out[84] data_out[85]=mem_wb_reg_data_out[0] data_out[86]=mem_wb_reg_data_out[1] data_out[87]=mem_wb_reg_data_out[2] data_out[88]=mem_wb_reg_data_out[3] data_out[89]=mem_wb_reg_data_out[4] data_out[90]=mem_wb_reg_data_out[5] data_out[91]=mem_wb_reg_data_out[6] data_out[92]=mem_wb_reg_data_out[7] data_out[93]=mem_wb_reg_data_out[8] data_out[94]=mem_wb_reg_data_out[9] data_out[95]=mem_wb_reg_data_out[10] data_out[96]=mem_wb_reg_data_out[11] data_out[97]=mem_wb_reg_data_out[12] data_out[98]=mem_wb_reg_data_out[13] data_out[99]=mem_wb_reg_data_out[14] data_out[100]=mem_wb_reg_data_out[15] data_out[101]=mem_wb_reg_data_out[16] data_out[102]=mem_wb_reg_data_out[17] data_out[103]=mem_wb_reg_data_out[18] data_out[104]=mem_wb_reg_data_out[19] data_out[105]=mem_wb_reg_data_out[20] data_out[106]=mem_wb_reg_data_out[21] data_out[107]=mem_wb_reg_data_out[22] data_out[108]=mem_wb_reg_data_out[23] data_out[109]=mem_wb_reg_data_out[24] data_out[110]=mem_wb_reg_data_out[25] data_out[111]=mem_wb_reg_data_out[26] data_out[112]=mem_wb_reg_data_out[27] data_out[113]=mem_wb_reg_data_out[28] data_out[114]=mem_wb_reg_data_out[29] data_out[115]=mem_wb_reg_data_out[30] data_out[116]=mem_wb_reg_data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:392.9-402.4"
.subckt mux2to1 input0[0]=branch_predictor_mux_out[0] input0[1]=branch_predictor_mux_out[1] input0[2]=branch_predictor_mux_out[2] input0[3]=branch_predictor_mux_out[3] input0[4]=branch_predictor_mux_out[4] input0[5]=branch_predictor_mux_out[5] input0[6]=branch_predictor_mux_out[6] input0[7]=branch_predictor_mux_out[7] input0[8]=branch_predictor_mux_out[8] input0[9]=branch_predictor_mux_out[9] input0[10]=branch_predictor_mux_out[10] input0[11]=branch_predictor_mux_out[11] input0[12]=branch_predictor_mux_out[12] input0[13]=branch_predictor_mux_out[13] input0[14]=branch_predictor_mux_out[14] input0[15]=branch_predictor_mux_out[15] input0[16]=branch_predictor_mux_out[16] input0[17]=branch_predictor_mux_out[17] input0[18]=branch_predictor_mux_out[18] input0[19]=branch_predictor_mux_out[19] input0[20]=branch_predictor_mux_out[20] input0[21]=branch_predictor_mux_out[21] input0[22]=branch_predictor_mux_out[22] input0[23]=branch_predictor_mux_out[23] input0[24]=branch_predictor_mux_out[24] input0[25]=branch_predictor_mux_out[25] input0[26]=branch_predictor_mux_out[26] input0[27]=branch_predictor_mux_out[27] input0[28]=branch_predictor_mux_out[28] input0[29]=branch_predictor_mux_out[29] input0[30]=branch_predictor_mux_out[30] input0[31]=branch_predictor_mux_out[31] input1[0]=id_ex_out[12] input1[1]=id_ex_out[13] input1[2]=id_ex_out[14] input1[3]=id_ex_out[15] input1[4]=id_ex_out[16] input1[5]=id_ex_out[17] input1[6]=id_ex_out[18] input1[7]=id_ex_out[19] input1[8]=id_ex_out[20] input1[9]=id_ex_out[21] input1[10]=id_ex_out[22] input1[11]=id_ex_out[23] input1[12]=id_ex_out[24] input1[13]=id_ex_out[25] input1[14]=id_ex_out[26] input1[15]=id_ex_out[27] input1[16]=id_ex_out[28] input1[17]=id_ex_out[29] input1[18]=id_ex_out[30] input1[19]=id_ex_out[31] input1[20]=id_ex_out[32] input1[21]=id_ex_out[33] input1[22]=id_ex_out[34] input1[23]=id_ex_out[35] input1[24]=id_ex_out[36] input1[25]=id_ex_out[37] input1[26]=id_ex_out[38] input1[27]=id_ex_out[39] input1[28]=id_ex_out[40] input1[29]=id_ex_out[41] input1[30]=id_ex_out[42] input1[31]=id_ex_out[43] out[0]=pc_mux0[0] out[1]=pc_mux0[1] out[2]=pc_mux0[2] out[3]=pc_mux0[3] out[4]=pc_mux0[4] out[5]=pc_mux0[5] out[6]=pc_mux0[6] out[7]=pc_mux0[7] out[8]=pc_mux0[8] out[9]=pc_mux0[9] out[10]=pc_mux0[10] out[11]=pc_mux0[11] out[12]=pc_mux0[12] out[13]=pc_mux0[13] out[14]=pc_mux0[14] out[15]=pc_mux0[15] out[16]=pc_mux0[16] out[17]=pc_mux0[17] out[18]=pc_mux0[18] out[19]=pc_mux0[19] out[20]=pc_mux0[20] out[21]=pc_mux0[21] out[22]=pc_mux0[22] out[23]=pc_mux0[23] out[24]=pc_mux0[24] out[25]=pc_mux0[25] out[26]=pc_mux0[26] out[27]=pc_mux0[27] out[28]=pc_mux0[28] out[29]=pc_mux0[29] out[30]=pc_mux0[30] out[31]=pc_mux0[31] select=mistake_trigger
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:492.10-497.4"
.subckt dsp_adder input1[0]=$false input1[1]=$false input1[2]=$true input1[3]=$false input1[4]=$false input1[5]=$false input1[6]=$false input1[7]=$false input1[8]=$false input1[9]=$false input1[10]=$false input1[11]=$false input1[12]=$false input1[13]=$false input1[14]=$false input1[15]=$false input1[16]=$false input1[17]=$false input1[18]=$false input1[19]=$false input1[20]=$false input1[21]=$false input1[22]=$false input1[23]=$false input1[24]=$false input1[25]=$false input1[26]=$false input1[27]=$false input1[28]=$false input1[29]=$false input1[30]=$false input1[31]=$false input2[0]=pc_out[0] input2[1]=pc_out[1] input2[2]=pc_out[2] input2[3]=pc_out[3] input2[4]=pc_out[4] input2[5]=pc_out[5] input2[6]=pc_out[6] input2[7]=pc_out[7] input2[8]=pc_out[8] input2[9]=pc_out[9] input2[10]=pc_out[10] input2[11]=pc_out[11] input2[12]=pc_out[12] input2[13]=pc_out[13] input2[14]=pc_out[14] input2[15]=pc_out[15] input2[16]=pc_out[16] input2[17]=pc_out[17] input2[18]=pc_out[18] input2[19]=pc_out[19] input2[20]=pc_out[20] input2[21]=pc_out[21] input2[22]=pc_out[22] input2[23]=pc_out[23] input2[24]=pc_out[24] input2[25]=pc_out[25] input2[26]=pc_out[26] input2[27]=pc_out[27] input2[28]=pc_out[28] input2[29]=pc_out[29] input2[30]=pc_out[30] input2[31]=pc_out[31] out[0]=pc_adder_out[0] out[1]=pc_adder_out[1] out[2]=pc_adder_out[2] out[3]=pc_adder_out[3] out[4]=pc_adder_out[4] out[5]=pc_adder_out[5] out[6]=pc_adder_out[6] out[7]=pc_adder_out[7] out[8]=pc_adder_out[8] out[9]=pc_adder_out[9] out[10]=pc_adder_out[10] out[11]=pc_adder_out[11] out[12]=pc_adder_out[12] out[13]=pc_adder_out[13] out[14]=pc_adder_out[14] out[15]=pc_adder_out[15] out[16]=pc_adder_out[16] out[17]=pc_adder_out[17] out[18]=pc_adder_out[18] out[19]=pc_adder_out[19] out[20]=pc_adder_out[20] out[21]=pc_adder_out[21] out[22]=pc_adder_out[22] out[23]=pc_adder_out[23] out[24]=pc_adder_out[24] out[25]=pc_adder_out[25] out[26]=pc_adder_out[26] out[27]=pc_adder_out[27] out[28]=pc_adder_out[28] out[29]=pc_adder_out[29] out[30]=pc_adder_out[30] out[31]=pc_adder_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:166.12-170.4"
.subckt mux2to1 input0[0]=pc_mux0[0] input0[1]=pc_mux0[1] input0[2]=pc_mux0[2] input0[3]=pc_mux0[3] input0[4]=pc_mux0[4] input0[5]=pc_mux0[5] input0[6]=pc_mux0[6] input0[7]=pc_mux0[7] input0[8]=pc_mux0[8] input0[9]=pc_mux0[9] input0[10]=pc_mux0[10] input0[11]=pc_mux0[11] input0[12]=pc_mux0[12] input0[13]=pc_mux0[13] input0[14]=pc_mux0[14] input0[15]=pc_mux0[15] input0[16]=pc_mux0[16] input0[17]=pc_mux0[17] input0[18]=pc_mux0[18] input0[19]=pc_mux0[19] input0[20]=pc_mux0[20] input0[21]=pc_mux0[21] input0[22]=pc_mux0[22] input0[23]=pc_mux0[23] input0[24]=pc_mux0[24] input0[25]=pc_mux0[25] input0[26]=pc_mux0[26] input0[27]=pc_mux0[27] input0[28]=pc_mux0[28] input0[29]=pc_mux0[29] input0[30]=pc_mux0[30] input0[31]=pc_mux0[31] input1[0]=ex_mem_out[7] input1[1]=ex_mem_out[8] input1[2]=ex_mem_out[9] input1[3]=ex_mem_out[10] input1[4]=ex_mem_out[11] input1[5]=ex_mem_out[12] input1[6]=ex_mem_out[13] input1[7]=ex_mem_out[14] input1[8]=ex_mem_out[15] input1[9]=ex_mem_out[16] input1[10]=ex_mem_out[17] input1[11]=ex_mem_out[18] input1[12]=ex_mem_out[19] input1[13]=ex_mem_out[20] input1[14]=ex_mem_out[21] input1[15]=ex_mem_out[22] input1[16]=ex_mem_out[23] input1[17]=ex_mem_out[24] input1[18]=ex_mem_out[25] input1[19]=ex_mem_out[26] input1[20]=ex_mem_out[27] input1[21]=ex_mem_out[28] input1[22]=ex_mem_out[29] input1[23]=ex_mem_out[30] input1[24]=ex_mem_out[31] input1[25]=ex_mem_out[32] input1[26]=ex_mem_out[33] input1[27]=ex_mem_out[34] input1[28]=ex_mem_out[35] input1[29]=ex_mem_out[36] input1[30]=ex_mem_out[37] input1[31]=ex_mem_out[38] out[0]=pc_in[0] out[1]=pc_in[1] out[2]=pc_in[2] out[3]=pc_in[3] out[4]=pc_in[4] out[5]=pc_in[5] out[6]=pc_in[6] out[7]=pc_in[7] out[8]=pc_in[8] out[9]=pc_in[9] out[10]=pc_in[10] out[11]=pc_in[11] out[12]=pc_in[12] out[13]=pc_in[13] out[14]=pc_in[14] out[15]=pc_in[15] out[16]=pc_in[16] out[17]=pc_in[17] out[18]=pc_in[18] out[19]=pc_in[19] out[20]=pc_in[20] out[21]=pc_in[21] out[22]=pc_in[22] out[23]=pc_in[23] out[24]=pc_in[24] out[25]=pc_in[25] out[26]=pc_in[26] out[27]=pc_in[27] out[28]=pc_in[28] out[29]=pc_in[29] out[30]=pc_in[30] out[31]=pc_in[31] select=pcsrc
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:159.10-164.4"
.subckt mux2to1 input0[0]=mem_regwb_mux_out[0] input0[1]=mem_regwb_mux_out[1] input0[2]=mem_regwb_mux_out[2] input0[3]=mem_regwb_mux_out[3] input0[4]=mem_regwb_mux_out[4] input0[5]=mem_regwb_mux_out[5] input0[6]=mem_regwb_mux_out[6] input0[7]=mem_regwb_mux_out[7] input0[8]=mem_regwb_mux_out[8] input0[9]=mem_regwb_mux_out[9] input0[10]=mem_regwb_mux_out[10] input0[11]=mem_regwb_mux_out[11] input0[12]=mem_regwb_mux_out[12] input0[13]=mem_regwb_mux_out[13] input0[14]=mem_regwb_mux_out[14] input0[15]=mem_regwb_mux_out[15] input0[16]=mem_regwb_mux_out[16] input0[17]=mem_regwb_mux_out[17] input0[18]=mem_regwb_mux_out[18] input0[19]=mem_regwb_mux_out[19] input0[20]=mem_regwb_mux_out[20] input0[21]=mem_regwb_mux_out[21] input0[22]=mem_regwb_mux_out[22] input0[23]=mem_regwb_mux_out[23] input0[24]=mem_regwb_mux_out[24] input0[25]=mem_regwb_mux_out[25] input0[26]=mem_regwb_mux_out[26] input0[27]=mem_regwb_mux_out[27] input0[28]=mem_regwb_mux_out[28] input0[29]=mem_regwb_mux_out[29] input0[30]=mem_regwb_mux_out[30] input0[31]=mem_regwb_mux_out[31] input1[0]=id_ex_out[12] input1[1]=id_ex_out[13] input1[2]=id_ex_out[14] input1[3]=id_ex_out[15] input1[4]=id_ex_out[16] input1[5]=id_ex_out[17] input1[6]=id_ex_out[18] input1[7]=id_ex_out[19] input1[8]=id_ex_out[20] input1[9]=id_ex_out[21] input1[10]=id_ex_out[22] input1[11]=id_ex_out[23] input1[12]=id_ex_out[24] input1[13]=id_ex_out[25] input1[14]=id_ex_out[26] input1[15]=id_ex_out[27] input1[16]=id_ex_out[28] input1[17]=id_ex_out[29] input1[18]=id_ex_out[30] input1[19]=id_ex_out[31] input1[20]=id_ex_out[32] input1[21]=id_ex_out[33] input1[22]=id_ex_out[34] input1[23]=id_ex_out[35] input1[24]=id_ex_out[36] input1[25]=id_ex_out[37] input1[26]=id_ex_out[38] input1[27]=id_ex_out[39] input1[28]=id_ex_out[40] input1[29]=id_ex_out[41] input1[30]=id_ex_out[42] input1[31]=id_ex_out[43] out[0]=reg_dat_mux_out[0] out[1]=reg_dat_mux_out[1] out[2]=reg_dat_mux_out[2] out[3]=reg_dat_mux_out[3] out[4]=reg_dat_mux_out[4] out[5]=reg_dat_mux_out[5] out[6]=reg_dat_mux_out[6] out[7]=reg_dat_mux_out[7] out[8]=reg_dat_mux_out[8] out[9]=reg_dat_mux_out[9] out[10]=reg_dat_mux_out[10] out[11]=reg_dat_mux_out[11] out[12]=reg_dat_mux_out[12] out[13]=reg_dat_mux_out[13] out[14]=reg_dat_mux_out[14] out[15]=reg_dat_mux_out[15] out[16]=reg_dat_mux_out[16] out[17]=reg_dat_mux_out[17] out[18]=reg_dat_mux_out[18] out[19]=reg_dat_mux_out[19] out[20]=reg_dat_mux_out[20] out[21]=reg_dat_mux_out[21] out[22]=reg_dat_mux_out[22] out[23]=reg_dat_mux_out[23] out[24]=reg_dat_mux_out[24] out[25]=reg_dat_mux_out[25] out[26]=reg_dat_mux_out[26] out[27]=reg_dat_mux_out[27] out[28]=reg_dat_mux_out[28] out[29]=reg_dat_mux_out[29] out[30]=reg_dat_mux_out[30] out[31]=reg_dat_mux_out[31] select=ex_mem_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:412.10-417.4"
.subckt regfile clk=clk rdAddrA[0]=inst_mux_out[15] rdAddrA[1]=inst_mux_out[16] rdAddrA[2]=inst_mux_out[17] rdAddrA[3]=inst_mux_out[18] rdAddrA[4]=inst_mux_out[19] rdAddrB[0]=inst_mux_out[20] rdAddrB[1]=inst_mux_out[21] rdAddrB[2]=inst_mux_out[22] rdAddrB[3]=inst_mux_out[23] rdAddrB[4]=inst_mux_out[24] rdDataA[0]=RegA_mux_out[0] rdDataA[1]=RegA_mux_out[1] rdDataA[2]=RegA_mux_out[2] rdDataA[3]=RegA_mux_out[3] rdDataA[4]=RegA_mux_out[4] rdDataA[5]=RegA_mux_out[5] rdDataA[6]=RegA_mux_out[6] rdDataA[7]=RegA_mux_out[7] rdDataA[8]=RegA_mux_out[8] rdDataA[9]=RegA_mux_out[9] rdDataA[10]=RegA_mux_out[10] rdDataA[11]=RegA_mux_out[11] rdDataA[12]=RegA_mux_out[12] rdDataA[13]=RegA_mux_out[13] rdDataA[14]=RegA_mux_out[14] rdDataA[15]=RegA_mux_out[15] rdDataA[16]=RegA_mux_out[16] rdDataA[17]=RegA_mux_out[17] rdDataA[18]=RegA_mux_out[18] rdDataA[19]=RegA_mux_out[19] rdDataA[20]=RegA_mux_out[20] rdDataA[21]=RegA_mux_out[21] rdDataA[22]=RegA_mux_out[22] rdDataA[23]=RegA_mux_out[23] rdDataA[24]=RegA_mux_out[24] rdDataA[25]=RegA_mux_out[25] rdDataA[26]=RegA_mux_out[26] rdDataA[27]=RegA_mux_out[27] rdDataA[28]=RegA_mux_out[28] rdDataA[29]=RegA_mux_out[29] rdDataA[30]=RegA_mux_out[30] rdDataA[31]=RegA_mux_out[31] rdDataB[0]=RegB_mux_out[0] rdDataB[1]=RegB_mux_out[1] rdDataB[2]=RegB_mux_out[2] rdDataB[3]=RegB_mux_out[3] rdDataB[4]=RegB_mux_out[4] rdDataB[5]=RegB_mux_out[5] rdDataB[6]=RegB_mux_out[6] rdDataB[7]=RegB_mux_out[7] rdDataB[8]=RegB_mux_out[8] rdDataB[9]=RegB_mux_out[9] rdDataB[10]=RegB_mux_out[10] rdDataB[11]=RegB_mux_out[11] rdDataB[12]=RegB_mux_out[12] rdDataB[13]=RegB_mux_out[13] rdDataB[14]=RegB_mux_out[14] rdDataB[15]=RegB_mux_out[15] rdDataB[16]=RegB_mux_out[16] rdDataB[17]=RegB_mux_out[17] rdDataB[18]=RegB_mux_out[18] rdDataB[19]=RegB_mux_out[19] rdDataB[20]=RegB_mux_out[20] rdDataB[21]=RegB_mux_out[21] rdDataB[22]=RegB_mux_out[22] rdDataB[23]=RegB_mux_out[23] rdDataB[24]=RegB_mux_out[24] rdDataB[25]=RegB_mux_out[25] rdDataB[26]=RegB_mux_out[26] rdDataB[27]=RegB_mux_out[27] rdDataB[28]=RegB_mux_out[28] rdDataB[29]=RegB_mux_out[29] rdDataB[30]=RegB_mux_out[30] rdDataB[31]=RegB_mux_out[31] wrAddr[0]=ex_mem_out[104] wrAddr[1]=ex_mem_out[105] wrAddr[2]=ex_mem_out[106] wrAddr[3]=ex_mem_out[107] wrAddr[4]=ex_mem_out[108] wrData[0]=reg_dat_mux_out[0] wrData[1]=reg_dat_mux_out[1] wrData[2]=reg_dat_mux_out[2] wrData[3]=reg_dat_mux_out[3] wrData[4]=reg_dat_mux_out[4] wrData[5]=reg_dat_mux_out[5] wrData[6]=reg_dat_mux_out[6] wrData[7]=reg_dat_mux_out[7] wrData[8]=reg_dat_mux_out[8] wrData[9]=reg_dat_mux_out[9] wrData[10]=reg_dat_mux_out[10] wrData[11]=reg_dat_mux_out[11] wrData[12]=reg_dat_mux_out[12] wrData[13]=reg_dat_mux_out[13] wrData[14]=reg_dat_mux_out[14] wrData[15]=reg_dat_mux_out[15] wrData[16]=reg_dat_mux_out[16] wrData[17]=reg_dat_mux_out[17] wrData[18]=reg_dat_mux_out[18] wrData[19]=reg_dat_mux_out[19] wrData[20]=reg_dat_mux_out[20] wrData[21]=reg_dat_mux_out[21] wrData[22]=reg_dat_mux_out[22] wrData[23]=reg_dat_mux_out[23] wrData[24]=reg_dat_mux_out[24] wrData[25]=reg_dat_mux_out[25] wrData[26]=reg_dat_mux_out[26] wrData[27]=reg_dat_mux_out[27] wrData[28]=reg_dat_mux_out[28] wrData[29]=reg_dat_mux_out[29] wrData[30]=reg_dat_mux_out[30] wrData[31]=reg_dat_mux_out[31] write=ex_mem_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:227.10-236.4"
.subckt sign_mask_gen func3[0]=if_id_out[44] func3[1]=if_id_out[45] func3[2]=if_id_out[46] sign_mask[0]=dataMem_sign_mask[0] sign_mask[1]=dataMem_sign_mask[1] sign_mask[2]=dataMem_sign_mask[2] sign_mask[3]=dataMem_sign_mask[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:249.16-252.4"
.subckt mux2to1 input0[0]=mem_fwd1_mux_out[0] input0[1]=mem_fwd1_mux_out[1] input0[2]=mem_fwd1_mux_out[2] input0[3]=mem_fwd1_mux_out[3] input0[4]=mem_fwd1_mux_out[4] input0[5]=mem_fwd1_mux_out[5] input0[6]=mem_fwd1_mux_out[6] input0[7]=mem_fwd1_mux_out[7] input0[8]=mem_fwd1_mux_out[8] input0[9]=mem_fwd1_mux_out[9] input0[10]=mem_fwd1_mux_out[10] input0[11]=mem_fwd1_mux_out[11] input0[12]=mem_fwd1_mux_out[12] input0[13]=mem_fwd1_mux_out[13] input0[14]=mem_fwd1_mux_out[14] input0[15]=mem_fwd1_mux_out[15] input0[16]=mem_fwd1_mux_out[16] input0[17]=mem_fwd1_mux_out[17] input0[18]=mem_fwd1_mux_out[18] input0[19]=mem_fwd1_mux_out[19] input0[20]=mem_fwd1_mux_out[20] input0[21]=mem_fwd1_mux_out[21] input0[22]=mem_fwd1_mux_out[22] input0[23]=mem_fwd1_mux_out[23] input0[24]=mem_fwd1_mux_out[24] input0[25]=mem_fwd1_mux_out[25] input0[26]=mem_fwd1_mux_out[26] input0[27]=mem_fwd1_mux_out[27] input0[28]=mem_fwd1_mux_out[28] input0[29]=mem_fwd1_mux_out[29] input0[30]=mem_fwd1_mux_out[30] input0[31]=mem_fwd1_mux_out[31] input1[0]=wb_mux_out[0] input1[1]=wb_mux_out[1] input1[2]=wb_mux_out[2] input1[3]=wb_mux_out[3] input1[4]=wb_mux_out[4] input1[5]=wb_mux_out[5] input1[6]=wb_mux_out[6] input1[7]=wb_mux_out[7] input1[8]=wb_mux_out[8] input1[9]=wb_mux_out[9] input1[10]=wb_mux_out[10] input1[11]=wb_mux_out[11] input1[12]=wb_mux_out[12] input1[13]=wb_mux_out[13] input1[14]=wb_mux_out[14] input1[15]=wb_mux_out[15] input1[16]=wb_mux_out[16] input1[17]=wb_mux_out[17] input1[18]=wb_mux_out[18] input1[19]=wb_mux_out[19] input1[20]=wb_mux_out[20] input1[21]=wb_mux_out[21] input1[22]=wb_mux_out[22] input1[23]=wb_mux_out[23] input1[24]=wb_mux_out[24] input1[25]=wb_mux_out[25] input1[26]=wb_mux_out[26] input1[27]=wb_mux_out[27] input1[28]=wb_mux_out[28] input1[29]=wb_mux_out[29] input1[30]=wb_mux_out[30] input1[31]=wb_mux_out[31] out[0]=wb_fwd1_mux_out[0] out[1]=wb_fwd1_mux_out[1] out[2]=wb_fwd1_mux_out[2] out[3]=wb_fwd1_mux_out[3] out[4]=wb_fwd1_mux_out[4] out[5]=wb_fwd1_mux_out[5] out[6]=wb_fwd1_mux_out[6] out[7]=wb_fwd1_mux_out[7] out[8]=wb_fwd1_mux_out[8] out[9]=wb_fwd1_mux_out[9] out[10]=wb_fwd1_mux_out[10] out[11]=wb_fwd1_mux_out[11] out[12]=wb_fwd1_mux_out[12] out[13]=wb_fwd1_mux_out[13] out[14]=wb_fwd1_mux_out[14] out[15]=wb_fwd1_mux_out[15] out[16]=wb_fwd1_mux_out[16] out[17]=wb_fwd1_mux_out[17] out[18]=wb_fwd1_mux_out[18] out[19]=wb_fwd1_mux_out[19] out[20]=wb_fwd1_mux_out[20] out[21]=wb_fwd1_mux_out[21] out[22]=wb_fwd1_mux_out[22] out[23]=wb_fwd1_mux_out[23] out[24]=wb_fwd1_mux_out[24] out[25]=wb_fwd1_mux_out[25] out[26]=wb_fwd1_mux_out[26] out[27]=wb_fwd1_mux_out[27] out[28]=wb_fwd1_mux_out[28] out[29]=wb_fwd1_mux_out[29] out[30]=wb_fwd1_mux_out[30] out[31]=wb_fwd1_mux_out[31] select=wfwd1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:452.10-457.4"
.subckt mux2to1 input0[0]=mem_fwd2_mux_out[0] input0[1]=mem_fwd2_mux_out[1] input0[2]=mem_fwd2_mux_out[2] input0[3]=mem_fwd2_mux_out[3] input0[4]=mem_fwd2_mux_out[4] input0[5]=mem_fwd2_mux_out[5] input0[6]=mem_fwd2_mux_out[6] input0[7]=mem_fwd2_mux_out[7] input0[8]=mem_fwd2_mux_out[8] input0[9]=mem_fwd2_mux_out[9] input0[10]=mem_fwd2_mux_out[10] input0[11]=mem_fwd2_mux_out[11] input0[12]=mem_fwd2_mux_out[12] input0[13]=mem_fwd2_mux_out[13] input0[14]=mem_fwd2_mux_out[14] input0[15]=mem_fwd2_mux_out[15] input0[16]=mem_fwd2_mux_out[16] input0[17]=mem_fwd2_mux_out[17] input0[18]=mem_fwd2_mux_out[18] input0[19]=mem_fwd2_mux_out[19] input0[20]=mem_fwd2_mux_out[20] input0[21]=mem_fwd2_mux_out[21] input0[22]=mem_fwd2_mux_out[22] input0[23]=mem_fwd2_mux_out[23] input0[24]=mem_fwd2_mux_out[24] input0[25]=mem_fwd2_mux_out[25] input0[26]=mem_fwd2_mux_out[26] input0[27]=mem_fwd2_mux_out[27] input0[28]=mem_fwd2_mux_out[28] input0[29]=mem_fwd2_mux_out[29] input0[30]=mem_fwd2_mux_out[30] input0[31]=mem_fwd2_mux_out[31] input1[0]=wb_mux_out[0] input1[1]=wb_mux_out[1] input1[2]=wb_mux_out[2] input1[3]=wb_mux_out[3] input1[4]=wb_mux_out[4] input1[5]=wb_mux_out[5] input1[6]=wb_mux_out[6] input1[7]=wb_mux_out[7] input1[8]=wb_mux_out[8] input1[9]=wb_mux_out[9] input1[10]=wb_mux_out[10] input1[11]=wb_mux_out[11] input1[12]=wb_mux_out[12] input1[13]=wb_mux_out[13] input1[14]=wb_mux_out[14] input1[15]=wb_mux_out[15] input1[16]=wb_mux_out[16] input1[17]=wb_mux_out[17] input1[18]=wb_mux_out[18] input1[19]=wb_mux_out[19] input1[20]=wb_mux_out[20] input1[21]=wb_mux_out[21] input1[22]=wb_mux_out[22] input1[23]=wb_mux_out[23] input1[24]=wb_mux_out[24] input1[25]=wb_mux_out[25] input1[26]=wb_mux_out[26] input1[27]=wb_mux_out[27] input1[28]=wb_mux_out[28] input1[29]=wb_mux_out[29] input1[30]=wb_mux_out[30] input1[31]=wb_mux_out[31] out[0]=wb_fwd2_mux_out[0] out[1]=wb_fwd2_mux_out[1] out[2]=wb_fwd2_mux_out[2] out[3]=wb_fwd2_mux_out[3] out[4]=wb_fwd2_mux_out[4] out[5]=wb_fwd2_mux_out[5] out[6]=wb_fwd2_mux_out[6] out[7]=wb_fwd2_mux_out[7] out[8]=wb_fwd2_mux_out[8] out[9]=wb_fwd2_mux_out[9] out[10]=wb_fwd2_mux_out[10] out[11]=wb_fwd2_mux_out[11] out[12]=wb_fwd2_mux_out[12] out[13]=wb_fwd2_mux_out[13] out[14]=wb_fwd2_mux_out[14] out[15]=wb_fwd2_mux_out[15] out[16]=wb_fwd2_mux_out[16] out[17]=wb_fwd2_mux_out[17] out[18]=wb_fwd2_mux_out[18] out[19]=wb_fwd2_mux_out[19] out[20]=wb_fwd2_mux_out[20] out[21]=wb_fwd2_mux_out[21] out[22]=wb_fwd2_mux_out[22] out[23]=wb_fwd2_mux_out[23] out[24]=wb_fwd2_mux_out[24] out[25]=wb_fwd2_mux_out[25] out[26]=wb_fwd2_mux_out[26] out[27]=wb_fwd2_mux_out[27] out[28]=wb_fwd2_mux_out[28] out[29]=wb_fwd2_mux_out[29] out[30]=wb_fwd2_mux_out[30] out[31]=wb_fwd2_mux_out[31] select=wfwd2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:459.10-464.4"
.subckt mux2to1 input0[0]=mem_wb_out[4] input0[1]=mem_wb_out[5] input0[2]=mem_wb_out[6] input0[3]=mem_wb_out[7] input0[4]=mem_wb_out[8] input0[5]=mem_wb_out[9] input0[6]=mem_wb_out[10] input0[7]=mem_wb_out[11] input0[8]=mem_wb_out[12] input0[9]=mem_wb_out[13] input0[10]=mem_wb_out[14] input0[11]=mem_wb_out[15] input0[12]=mem_wb_out[16] input0[13]=mem_wb_out[17] input0[14]=mem_wb_out[18] input0[15]=mem_wb_out[19] input0[16]=mem_wb_out[20] input0[17]=mem_wb_out[21] input0[18]=mem_wb_out[22] input0[19]=mem_wb_out[23] input0[20]=mem_wb_out[24] input0[21]=mem_wb_out[25] input0[22]=mem_wb_out[26] input0[23]=mem_wb_out[27] input0[24]=mem_wb_out[28] input0[25]=mem_wb_out[29] input0[26]=mem_wb_out[30] input0[27]=mem_wb_out[31] input0[28]=mem_wb_out[32] input0[29]=mem_wb_out[33] input0[30]=mem_wb_out[34] input0[31]=mem_wb_out[35] input1[0]=mem_wb_out[36] input1[1]=mem_wb_out[37] input1[2]=mem_wb_out[38] input1[3]=mem_wb_out[39] input1[4]=mem_wb_out[40] input1[5]=mem_wb_out[41] input1[6]=mem_wb_out[42] input1[7]=mem_wb_out[43] input1[8]=mem_wb_out[44] input1[9]=mem_wb_out[45] input1[10]=mem_wb_out[46] input1[11]=mem_wb_out[47] input1[12]=mem_wb_out[48] input1[13]=mem_wb_out[49] input1[14]=mem_wb_out[50] input1[15]=mem_wb_out[51] input1[16]=mem_wb_out[52] input1[17]=mem_wb_out[53] input1[18]=mem_wb_out[54] input1[19]=mem_wb_out[55] input1[20]=mem_wb_out[56] input1[21]=mem_wb_out[57] input1[22]=mem_wb_out[58] input1[23]=mem_wb_out[59] input1[24]=mem_wb_out[60] input1[25]=mem_wb_out[61] input1[26]=mem_wb_out[62] input1[27]=mem_wb_out[63] input1[28]=mem_wb_out[64] input1[29]=mem_wb_out[65] input1[30]=mem_wb_out[66] input1[31]=mem_wb_out[67] out[0]=wb_mux_out[0] out[1]=wb_mux_out[1] out[2]=wb_mux_out[2] out[3]=wb_mux_out[3] out[4]=wb_mux_out[4] out[5]=wb_mux_out[5] out[6]=wb_mux_out[6] out[7]=wb_mux_out[7] out[8]=wb_mux_out[8] out[9]=wb_mux_out[9] out[10]=wb_mux_out[10] out[11]=wb_mux_out[11] out[12]=wb_mux_out[12] out[13]=wb_mux_out[13] out[14]=wb_mux_out[14] out[15]=wb_mux_out[15] out[16]=wb_mux_out[16] out[17]=wb_mux_out[17] out[18]=wb_mux_out[18] out[19]=wb_mux_out[19] out[20]=wb_mux_out[20] out[21]=wb_mux_out[21] out[22]=wb_mux_out[22] out[23]=wb_mux_out[23] out[24]=wb_mux_out[24] out[25]=wb_mux_out[25] out[26]=wb_mux_out[26] out[27]=wb_mux_out[27] out[28]=wb_mux_out[28] out[29]=wb_mux_out[29] out[30]=wb_mux_out[30] out[31]=wb_mux_out[31] select=mem_wb_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/cpu.v:405.10-410.4"
.names if_id_out[47] RegA_AddrFwdFlush_mux_out[0]
1 1
.names if_id_out[48] RegA_AddrFwdFlush_mux_out[1]
1 1
.names if_id_out[49] RegA_AddrFwdFlush_mux_out[2]
1 1
.names if_id_out[50] RegA_AddrFwdFlush_mux_out[3]
1 1
.names if_id_out[51] RegA_AddrFwdFlush_mux_out[4]
1 1
.names if_id_out[52] RegB_AddrFwdFlush_mux_out[0]
1 1
.names if_id_out[53] RegB_AddrFwdFlush_mux_out[1]
1 1
.names if_id_out[54] RegB_AddrFwdFlush_mux_out[2]
1 1
.names if_id_out[55] RegB_AddrFwdFlush_mux_out[3]
1 1
.names if_id_out[56] RegB_AddrFwdFlush_mux_out[4]
1 1
.names wb_fwd2_mux_out[0] data_mem_WrData[0]
1 1
.names wb_fwd2_mux_out[1] data_mem_WrData[1]
1 1
.names wb_fwd2_mux_out[2] data_mem_WrData[2]
1 1
.names wb_fwd2_mux_out[3] data_mem_WrData[3]
1 1
.names wb_fwd2_mux_out[4] data_mem_WrData[4]
1 1
.names wb_fwd2_mux_out[5] data_mem_WrData[5]
1 1
.names wb_fwd2_mux_out[6] data_mem_WrData[6]
1 1
.names wb_fwd2_mux_out[7] data_mem_WrData[7]
1 1
.names wb_fwd2_mux_out[8] data_mem_WrData[8]
1 1
.names wb_fwd2_mux_out[9] data_mem_WrData[9]
1 1
.names wb_fwd2_mux_out[10] data_mem_WrData[10]
1 1
.names wb_fwd2_mux_out[11] data_mem_WrData[11]
1 1
.names wb_fwd2_mux_out[12] data_mem_WrData[12]
1 1
.names wb_fwd2_mux_out[13] data_mem_WrData[13]
1 1
.names wb_fwd2_mux_out[14] data_mem_WrData[14]
1 1
.names wb_fwd2_mux_out[15] data_mem_WrData[15]
1 1
.names wb_fwd2_mux_out[16] data_mem_WrData[16]
1 1
.names wb_fwd2_mux_out[17] data_mem_WrData[17]
1 1
.names wb_fwd2_mux_out[18] data_mem_WrData[18]
1 1
.names wb_fwd2_mux_out[19] data_mem_WrData[19]
1 1
.names wb_fwd2_mux_out[20] data_mem_WrData[20]
1 1
.names wb_fwd2_mux_out[21] data_mem_WrData[21]
1 1
.names wb_fwd2_mux_out[22] data_mem_WrData[22]
1 1
.names wb_fwd2_mux_out[23] data_mem_WrData[23]
1 1
.names wb_fwd2_mux_out[24] data_mem_WrData[24]
1 1
.names wb_fwd2_mux_out[25] data_mem_WrData[25]
1 1
.names wb_fwd2_mux_out[26] data_mem_WrData[26]
1 1
.names wb_fwd2_mux_out[27] data_mem_WrData[27]
1 1
.names wb_fwd2_mux_out[28] data_mem_WrData[28]
1 1
.names wb_fwd2_mux_out[29] data_mem_WrData[29]
1 1
.names wb_fwd2_mux_out[30] data_mem_WrData[30]
1 1
.names wb_fwd2_mux_out[31] data_mem_WrData[31]
1 1
.names lui_result[0] data_mem_addr[0]
1 1
.names lui_result[1] data_mem_addr[1]
1 1
.names lui_result[2] data_mem_addr[2]
1 1
.names lui_result[3] data_mem_addr[3]
1 1
.names lui_result[4] data_mem_addr[4]
1 1
.names lui_result[5] data_mem_addr[5]
1 1
.names lui_result[6] data_mem_addr[6]
1 1
.names lui_result[7] data_mem_addr[7]
1 1
.names lui_result[8] data_mem_addr[8]
1 1
.names lui_result[9] data_mem_addr[9]
1 1
.names lui_result[10] data_mem_addr[10]
1 1
.names lui_result[11] data_mem_addr[11]
1 1
.names lui_result[12] data_mem_addr[12]
1 1
.names lui_result[13] data_mem_addr[13]
1 1
.names lui_result[14] data_mem_addr[14]
1 1
.names lui_result[15] data_mem_addr[15]
1 1
.names lui_result[16] data_mem_addr[16]
1 1
.names lui_result[17] data_mem_addr[17]
1 1
.names lui_result[18] data_mem_addr[18]
1 1
.names lui_result[19] data_mem_addr[19]
1 1
.names lui_result[20] data_mem_addr[20]
1 1
.names lui_result[21] data_mem_addr[21]
1 1
.names lui_result[22] data_mem_addr[22]
1 1
.names lui_result[23] data_mem_addr[23]
1 1
.names lui_result[24] data_mem_addr[24]
1 1
.names lui_result[25] data_mem_addr[25]
1 1
.names lui_result[26] data_mem_addr[26]
1 1
.names lui_result[27] data_mem_addr[27]
1 1
.names lui_result[28] data_mem_addr[28]
1 1
.names lui_result[29] data_mem_addr[29]
1 1
.names lui_result[30] data_mem_addr[30]
1 1
.names lui_result[31] data_mem_addr[31]
1 1
.names ex_cont_mux_out[5] data_mem_memread
1 1
.names ex_cont_mux_out[4] data_mem_memwrite
1 1
.names id_ex_out[147] data_mem_sign_mask[0]
1 1
.names id_ex_out[148] data_mem_sign_mask[1]
1 1
.names id_ex_out[149] data_mem_sign_mask[2]
1 1
.names id_ex_out[150] data_mem_sign_mask[3]
1 1
.names pc_out[0] inst_mem_in[0]
1 1
.names pc_out[1] inst_mem_in[1]
1 1
.names pc_out[2] inst_mem_in[2]
1 1
.names pc_out[3] inst_mem_in[3]
1 1
.names pc_out[4] inst_mem_in[4]
1 1
.names pc_out[5] inst_mem_in[5]
1 1
.names pc_out[6] inst_mem_in[6]
1 1
.names pc_out[7] inst_mem_in[7]
1 1
.names pc_out[8] inst_mem_in[8]
1 1
.names pc_out[9] inst_mem_in[9]
1 1
.names pc_out[10] inst_mem_in[10]
1 1
.names pc_out[11] inst_mem_in[11]
1 1
.names pc_out[12] inst_mem_in[12]
1 1
.names pc_out[13] inst_mem_in[13]
1 1
.names pc_out[14] inst_mem_in[14]
1 1
.names pc_out[15] inst_mem_in[15]
1 1
.names pc_out[16] inst_mem_in[16]
1 1
.names pc_out[17] inst_mem_in[17]
1 1
.names pc_out[18] inst_mem_in[18]
1 1
.names pc_out[19] inst_mem_in[19]
1 1
.names pc_out[20] inst_mem_in[20]
1 1
.names pc_out[21] inst_mem_in[21]
1 1
.names pc_out[22] inst_mem_in[22]
1 1
.names pc_out[23] inst_mem_in[23]
1 1
.names pc_out[24] inst_mem_in[24]
1 1
.names pc_out[25] inst_mem_in[25]
1 1
.names pc_out[26] inst_mem_in[26]
1 1
.names pc_out[27] inst_mem_in[27]
1 1
.names pc_out[28] inst_mem_in[28]
1 1
.names pc_out[29] inst_mem_in[29]
1 1
.names pc_out[30] inst_mem_in[30]
1 1
.names pc_out[31] inst_mem_in[31]
1 1
.names RegA_mux_out[0] regA_out[0]
1 1
.names RegA_mux_out[1] regA_out[1]
1 1
.names RegA_mux_out[2] regA_out[2]
1 1
.names RegA_mux_out[3] regA_out[3]
1 1
.names RegA_mux_out[4] regA_out[4]
1 1
.names RegA_mux_out[5] regA_out[5]
1 1
.names RegA_mux_out[6] regA_out[6]
1 1
.names RegA_mux_out[7] regA_out[7]
1 1
.names RegA_mux_out[8] regA_out[8]
1 1
.names RegA_mux_out[9] regA_out[9]
1 1
.names RegA_mux_out[10] regA_out[10]
1 1
.names RegA_mux_out[11] regA_out[11]
1 1
.names RegA_mux_out[12] regA_out[12]
1 1
.names RegA_mux_out[13] regA_out[13]
1 1
.names RegA_mux_out[14] regA_out[14]
1 1
.names RegA_mux_out[15] regA_out[15]
1 1
.names RegA_mux_out[16] regA_out[16]
1 1
.names RegA_mux_out[17] regA_out[17]
1 1
.names RegA_mux_out[18] regA_out[18]
1 1
.names RegA_mux_out[19] regA_out[19]
1 1
.names RegA_mux_out[20] regA_out[20]
1 1
.names RegA_mux_out[21] regA_out[21]
1 1
.names RegA_mux_out[22] regA_out[22]
1 1
.names RegA_mux_out[23] regA_out[23]
1 1
.names RegA_mux_out[24] regA_out[24]
1 1
.names RegA_mux_out[25] regA_out[25]
1 1
.names RegA_mux_out[26] regA_out[26]
1 1
.names RegA_mux_out[27] regA_out[27]
1 1
.names RegA_mux_out[28] regA_out[28]
1 1
.names RegA_mux_out[29] regA_out[29]
1 1
.names RegA_mux_out[30] regA_out[30]
1 1
.names RegA_mux_out[31] regA_out[31]
1 1
.names RegB_mux_out[0] regB_out[0]
1 1
.names RegB_mux_out[1] regB_out[1]
1 1
.names RegB_mux_out[2] regB_out[2]
1 1
.names RegB_mux_out[3] regB_out[3]
1 1
.names RegB_mux_out[4] regB_out[4]
1 1
.names RegB_mux_out[5] regB_out[5]
1 1
.names RegB_mux_out[6] regB_out[6]
1 1
.names RegB_mux_out[7] regB_out[7]
1 1
.names RegB_mux_out[8] regB_out[8]
1 1
.names RegB_mux_out[9] regB_out[9]
1 1
.names RegB_mux_out[10] regB_out[10]
1 1
.names RegB_mux_out[11] regB_out[11]
1 1
.names RegB_mux_out[12] regB_out[12]
1 1
.names RegB_mux_out[13] regB_out[13]
1 1
.names RegB_mux_out[14] regB_out[14]
1 1
.names RegB_mux_out[15] regB_out[15]
1 1
.names RegB_mux_out[16] regB_out[16]
1 1
.names RegB_mux_out[17] regB_out[17]
1 1
.names RegB_mux_out[18] regB_out[18]
1 1
.names RegB_mux_out[19] regB_out[19]
1 1
.names RegB_mux_out[20] regB_out[20]
1 1
.names RegB_mux_out[21] regB_out[21]
1 1
.names RegB_mux_out[22] regB_out[22]
1 1
.names RegB_mux_out[23] regB_out[23]
1 1
.names RegB_mux_out[24] regB_out[24]
1 1
.names RegB_mux_out[25] regB_out[25]
1 1
.names RegB_mux_out[26] regB_out[26]
1 1
.names RegB_mux_out[27] regB_out[27]
1 1
.names RegB_mux_out[28] regB_out[28]
1 1
.names RegB_mux_out[29] regB_out[29]
1 1
.names RegB_mux_out[30] regB_out[30]
1 1
.names RegB_mux_out[31] regB_out[31]
1 1
.end

.model data_mem
.inputs clk addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] addr[15] addr[16] addr[17] addr[18] addr[19] addr[20] addr[21] addr[22] addr[23] addr[24] addr[25] addr[26] addr[27] addr[28] addr[29] addr[30] addr[31] write_data[0] write_data[1] write_data[2] write_data[3] write_data[4] write_data[5] write_data[6] write_data[7] write_data[8] write_data[9] write_data[10] write_data[11] write_data[12] write_data[13] write_data[14] write_data[15] write_data[16] write_data[17] write_data[18] write_data[19] write_data[20] write_data[21] write_data[22] write_data[23] write_data[24] write_data[25] write_data[26] write_data[27] write_data[28] write_data[29] write_data[30] write_data[31] memwrite memread sign_mask[0] sign_mask[1] sign_mask[2] sign_mask[3]
.outputs read_data[0] read_data[1] read_data[2] read_data[3] read_data[4] read_data[5] read_data[6] read_data[7] read_data[8] read_data[9] read_data[10] read_data[11] read_data[12] read_data[13] read_data[14] read_data[15] read_data[16] read_data[17] read_data[18] read_data[19] read_data[20] read_data[21] read_data[22] read_data[23] read_data[24] read_data[25] read_data[26] read_data[27] read_data[28] read_data[29] read_data[30] read_data[31] led[0] led[1] led[2] led[3] led[4] led[5] led[6] led[7] clk_stall
.names $false
.names $true
1
.names $undef
.gate SB_DFFE C=clk D=addr[10] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[9] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[0] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[8] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[7] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[6] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[5] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[4] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[3] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[2] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=addr[1] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=addr_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=clk_stall_SB_DFFE_Q_D E=clk_stall_SB_DFFE_Q_E Q=clk_stall
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=memread_SB_LUT4_I3_O I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O O=clk_stall_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3 I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$false I1=$false I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3 I3=state[1] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=state[0] I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=state[12] I1=state[13] I2=state[14] I3=state[15] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[8] I1=state[9] I2=state[10] I3=state[11] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=state[2] I2=state[3] I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 I3=state[1] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O I3=state[0] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[1] I1=state[2] I2=state[3] I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[0] I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3 I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O I3=state[0] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[4] I1=state[5] I2=state[6] I3=state[7] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[20] I1=state[21] I2=state[22] I3=state[23] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[16] I1=state[17] I2=state[18] I3=state[19] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[28] I1=state[29] I2=state[30] I3=state[31] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[24] I1=state[25] I2=state[26] I3=state[27] O=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=addr_buf[2] RADDR[1]=addr_buf[3] RADDR[2]=addr_buf[4] RADDR[3]=addr_buf[5] RADDR[4]=addr_buf[6] RADDR[5]=addr_buf[7] RADDR[6]=addr_buf[8] RADDR[7]=addr_buf[9] RADDR[8]=addr_buf[10] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O RDATA[0]=word_buf[0] RDATA[1]=data_block.0.0.0_RDATA[1] RDATA[2]=word_buf[1] RDATA[3]=data_block.0.0.0_RDATA[3] RDATA[4]=word_buf[2] RDATA[5]=data_block.0.0.0_RDATA[5] RDATA[6]=word_buf[3] RDATA[7]=data_block.0.0.0_RDATA[7] RDATA[8]=word_buf[4] RDATA[9]=data_block.0.0.0_RDATA[9] RDATA[10]=word_buf[5] RDATA[11]=data_block.0.0.0_RDATA[11] RDATA[12]=word_buf[6] RDATA[13]=data_block.0.0.0_RDATA[13] RDATA[14]=word_buf[7] RDATA[15]=data_block.0.0.0_RDATA[15] RE=$true WADDR[0]=addr_buf[2] WADDR[1]=addr_buf[3] WADDR[2]=addr_buf[4] WADDR[3]=addr_buf[5] WADDR[4]=addr_buf[6] WADDR[5]=addr_buf[7] WADDR[6]=addr_buf[8] WADDR[7]=addr_buf[9] WADDR[8]=addr_buf[10] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] WDATA[0]=replacement_word[0] WDATA[1]=$undef WDATA[2]=replacement_word[1] WDATA[3]=$undef WDATA[4]=replacement_word[2] WDATA[5]=$undef WDATA[6]=replacement_word[3] WDATA[7]=$undef WDATA[8]=replacement_word[4] WDATA[9]=$undef WDATA[10]=replacement_word[5] WDATA[11]=$undef WDATA[12]=replacement_word[6] WDATA[13]=$undef WDATA[14]=replacement_word[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=addr_buf[2] RADDR[1]=addr_buf[3] RADDR[2]=addr_buf[4] RADDR[3]=addr_buf[5] RADDR[4]=addr_buf[6] RADDR[5]=addr_buf[7] RADDR[6]=addr_buf[8] RADDR[7]=addr_buf[9] RADDR[8]=addr_buf[10] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O RDATA[0]=word_buf[8] RDATA[1]=data_block.1.0.0_RDATA[1] RDATA[2]=word_buf[9] RDATA[3]=data_block.1.0.0_RDATA[3] RDATA[4]=word_buf[10] RDATA[5]=data_block.1.0.0_RDATA[5] RDATA[6]=word_buf[11] RDATA[7]=data_block.1.0.0_RDATA[7] RDATA[8]=word_buf[12] RDATA[9]=data_block.1.0.0_RDATA[9] RDATA[10]=word_buf[13] RDATA[11]=data_block.1.0.0_RDATA[11] RDATA[12]=word_buf[14] RDATA[13]=data_block.1.0.0_RDATA[13] RDATA[14]=word_buf[15] RDATA[15]=data_block.1.0.0_RDATA[15] RE=$true WADDR[0]=addr_buf[2] WADDR[1]=addr_buf[3] WADDR[2]=addr_buf[4] WADDR[3]=addr_buf[5] WADDR[4]=addr_buf[6] WADDR[5]=addr_buf[7] WADDR[6]=addr_buf[8] WADDR[7]=addr_buf[9] WADDR[8]=addr_buf[10] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] WDATA[0]=replacement_word[8] WDATA[1]=$undef WDATA[2]=replacement_word[9] WDATA[3]=$undef WDATA[4]=replacement_word[10] WDATA[5]=$undef WDATA[6]=replacement_word[11] WDATA[7]=$undef WDATA[8]=replacement_word[12] WDATA[9]=$undef WDATA[10]=replacement_word[13] WDATA[11]=$undef WDATA[12]=replacement_word[14] WDATA[13]=$undef WDATA[14]=replacement_word[15] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=addr_buf[2] RADDR[1]=addr_buf[3] RADDR[2]=addr_buf[4] RADDR[3]=addr_buf[5] RADDR[4]=addr_buf[6] RADDR[5]=addr_buf[7] RADDR[6]=addr_buf[8] RADDR[7]=addr_buf[9] RADDR[8]=addr_buf[10] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O RDATA[0]=word_buf[16] RDATA[1]=data_block.2.0.0_RDATA[1] RDATA[2]=word_buf[17] RDATA[3]=data_block.2.0.0_RDATA[3] RDATA[4]=word_buf[18] RDATA[5]=data_block.2.0.0_RDATA[5] RDATA[6]=word_buf[19] RDATA[7]=data_block.2.0.0_RDATA[7] RDATA[8]=word_buf[20] RDATA[9]=data_block.2.0.0_RDATA[9] RDATA[10]=word_buf[21] RDATA[11]=data_block.2.0.0_RDATA[11] RDATA[12]=word_buf[22] RDATA[13]=data_block.2.0.0_RDATA[13] RDATA[14]=word_buf[23] RDATA[15]=data_block.2.0.0_RDATA[15] RE=$true WADDR[0]=addr_buf[2] WADDR[1]=addr_buf[3] WADDR[2]=addr_buf[4] WADDR[3]=addr_buf[5] WADDR[4]=addr_buf[6] WADDR[5]=addr_buf[7] WADDR[6]=addr_buf[8] WADDR[7]=addr_buf[9] WADDR[8]=addr_buf[10] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] WDATA[0]=replacement_word[16] WDATA[1]=$undef WDATA[2]=replacement_word[17] WDATA[3]=$undef WDATA[4]=replacement_word[18] WDATA[5]=$undef WDATA[6]=replacement_word[19] WDATA[7]=$undef WDATA[8]=replacement_word[20] WDATA[9]=$undef WDATA[10]=replacement_word[21] WDATA[11]=$undef WDATA[12]=replacement_word[22] WDATA[13]=$undef WDATA[14]=replacement_word[23] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=addr_buf[2] RADDR[1]=addr_buf[3] RADDR[2]=addr_buf[4] RADDR[3]=addr_buf[5] RADDR[4]=addr_buf[6] RADDR[5]=addr_buf[7] RADDR[6]=addr_buf[8] RADDR[7]=addr_buf[9] RADDR[8]=addr_buf[10] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O RDATA[0]=word_buf[24] RDATA[1]=data_block.3.0.0_RDATA[1] RDATA[2]=word_buf[25] RDATA[3]=data_block.3.0.0_RDATA[3] RDATA[4]=word_buf[26] RDATA[5]=data_block.3.0.0_RDATA[5] RDATA[6]=word_buf[27] RDATA[7]=data_block.3.0.0_RDATA[7] RDATA[8]=word_buf[28] RDATA[9]=data_block.3.0.0_RDATA[9] RDATA[10]=word_buf[29] RDATA[11]=data_block.3.0.0_RDATA[11] RDATA[12]=word_buf[30] RDATA[13]=data_block.3.0.0_RDATA[13] RDATA[14]=word_buf[31] RDATA[15]=data_block.3.0.0_RDATA[15] RE=$true WADDR[0]=addr_buf[2] WADDR[1]=addr_buf[3] WADDR[2]=addr_buf[4] WADDR[3]=addr_buf[5] WADDR[4]=addr_buf[6] WADDR[5]=addr_buf[7] WADDR[6]=addr_buf[8] WADDR[7]=addr_buf[9] WADDR[8]=addr_buf[10] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] WDATA[0]=replacement_word[24] WDATA[1]=$undef WDATA[2]=replacement_word[25] WDATA[3]=$undef WDATA[4]=replacement_word[26] WDATA[5]=$undef WDATA[6]=replacement_word[27] WDATA[7]=$undef WDATA[8]=replacement_word[28] WDATA[9]=$undef WDATA[10]=replacement_word[29] WDATA[11]=$undef WDATA[12]=replacement_word[30] WDATA[13]=$undef WDATA[14]=replacement_word[31] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:298.4-309.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFFE C=clk D=write_data[7] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[6] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[5] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[4] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[3] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[2] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[1] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[0] E=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O Q=led_reg[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:231.2-235.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=state[0] I2=memwrite I3=memread O=memread_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=clk D=memread E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=memread_buf
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=memread_SB_LUT4_I3_O I1=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O I2=memread_buf I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O O=state_SB_DFFE_Q_31_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$false I1=addr[30] I2=addr[31] I3=memwrite O=memwrite_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 I1=memwrite_SB_LUT4_I3_O I2=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I2 I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=addr[0] I1=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1 I2=addr[13] I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=addr[1] I1=addr[2] I2=addr[3] I3=addr[4] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3 O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=addr[9] I1=addr[10] I2=addr[11] I3=addr[12] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[5] I1=addr[6] I2=addr[7] I3=addr[8] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[18] I1=addr[19] I2=addr[20] I3=addr[21] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[14] I1=addr[15] I2=addr[16] I3=addr[17] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[26] I1=addr[27] I2=addr[28] I3=addr[29] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=addr[22] I1=addr[23] I2=addr[24] I3=addr[25] O=memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=clk D=memwrite E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=memwrite_buf
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=memread_buf I2=memwrite_buf I3=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O O=state_SB_DFFE_Q_31_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_I1 I2=word_buf[4] I3=write_select1 O=read_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_1_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_10_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[22] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_10_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_11_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[21] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_11_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_12_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[20] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_12_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_13_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[19] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_13_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_29_I0 I1=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_15_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[17] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_16_I0 I1=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I2=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I3=word_buf[16] O=read_buf_SB_LUT4_O_16_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=sign_mask_buf_SB_LUT4_I3_1_O I3=read_buf_SB_LUT4_O_17_I3 O=read_buf[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=word_buf[31] I1=word_buf[15] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=select2 O=read_buf_SB_LUT4_O_17_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_18_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[30] I2=word_buf[14] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_19_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[29] I2=word_buf[13] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[31] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_2_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_20_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[28] I2=word_buf[12] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_21_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[27] I2=word_buf[11] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_22_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[26] I2=word_buf[10] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_22_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_23_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[25] I2=word_buf[9] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_24_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=word_buf[24] I2=word_buf[8] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_24_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_25_I0 I1=read_buf_SB_LUT4_O_25_I1 I2=read_buf_SB_LUT4_O_25_I2 I3=select2 O=read_buf[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=word_buf[15] I1=word_buf[7] I2=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_25_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=word_buf[31] I1=word_buf[23] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$false I1=word_buf[23] I2=word_buf[7] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=word_buf[6] I1=read_buf_SB_LUT4_O_26_I1 I2=read_buf_SB_LUT4_O_26_I2 I3=read_buf_SB_LUT4_O_30_I3 O=read_buf[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=word_buf[30] I1=word_buf[22] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_26_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=word_buf[22] I1=word_buf[14] I2=select2 I3=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=word_buf[5] I1=read_buf_SB_LUT4_O_27_I1 I2=read_buf_SB_LUT4_O_27_I2 I3=read_buf_SB_LUT4_O_30_I3 O=read_buf[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=word_buf[29] I1=word_buf[21] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_27_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=word_buf[21] I1=word_buf[13] I2=select2 I3=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_27_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=word_buf[3] I1=read_buf_SB_LUT4_O_28_I1 I2=read_buf_SB_LUT4_O_28_I2 I3=read_buf_SB_LUT4_O_30_I3 O=read_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=word_buf[27] I1=word_buf[19] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_28_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=word_buf[19] I1=word_buf[11] I2=select2 I3=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_28_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_29_I0 I1=read_buf_SB_LUT4_O_29_I1 I2=read_buf_SB_LUT4_O_29_I2 I3=read_buf_SB_LUT4_O_29_I3 O=read_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I2=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I3=word_buf[18] O=read_buf_SB_LUT4_O_29_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I1=word_buf[2] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=select2 O=read_buf_SB_LUT4_O_29_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=word_buf[10] I1=word_buf[26] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_29_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=word_buf[18] I2=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3 I3=read_buf_SB_LUT4_O_29_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_29_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=word_buf[2] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=select2 O=read_buf_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[30] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_2_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_3_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=word_buf[1] I1=read_buf_SB_LUT4_O_30_I1 I2=read_buf_SB_LUT4_O_30_I2 I3=read_buf_SB_LUT4_O_30_I3 O=read_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101011110011
.gate SB_LUT4 I0=word_buf[25] I1=word_buf[17] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=word_buf[17] I1=word_buf[9] I2=select2 I3=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_30_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=select2 I2=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_30_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=select2 I1=read_buf_SB_LUT4_O_31_I1 I2=read_buf_SB_LUT4_O_31_I2 I3=read_buf_SB_LUT4_O_31_I3 O=read_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I1=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I2=word_buf[24] I3=read_buf_SB_LUT4_O_16_I0 O=read_buf_SB_LUT4_O_31_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=addr_buf[0] I1=addr_buf[1] I2=write_select1 I3=select2 O=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$false I1=$false I2=write_select1 I3=addr_buf[1] O=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=select2 I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[0] I3=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 O=read_buf_SB_LUT4_O_31_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=word_buf[16] I1=word_buf[8] I2=select2 I3=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_31_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 O=read_buf_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[29] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_4_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[28] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_4_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_5_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[27] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_6_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[26] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_7_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[25] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_8_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[24] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1 I2=select2 I3=sign_mask_buf_SB_LUT4_I3_1_O O=read_buf[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=$false I1=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1 I2=word_buf[23] I3=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O O=read_buf_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=word_buf[4] I1=word_buf[12] I2=addr_buf[1] I3=read_buf_SB_LUT4_O_I1_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=word_buf[20] I1=word_buf[28] I2=addr_buf[1] I3=read_buf_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 O=read_buf_SB_LUT4_O_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=$false I2=select2 I3=addr_buf[0] O=read_buf_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFE C=clk D=read_buf[31] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[30] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[21] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[20] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[19] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[18] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[17] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[16] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[15] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[14] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[13] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[12] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[29] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[11] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[10] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[9] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[8] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[7] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[6] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[5] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[4] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[3] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[2] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[28] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[1] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[0] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[27] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[26] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[25] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[24] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[23] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=read_buf[22] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O Q=read_data[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_I2 I3=replacement_word_SB_LUT4_O_I3 O=replacement_word[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_1_I2 I3=replacement_word_SB_LUT4_O_1_I3 O=replacement_word[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_10_I2 I3=replacement_word_SB_LUT4_O_10_I3 O=replacement_word[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[5] O=replacement_word_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[21] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[21] O=replacement_word_SB_LUT4_O_10_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_11_I2 I3=replacement_word_SB_LUT4_O_11_I3 O=replacement_word[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[4] O=replacement_word_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[20] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[20] O=replacement_word_SB_LUT4_O_11_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_12_I2 I3=replacement_word_SB_LUT4_O_12_I3 O=replacement_word[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[3] O=replacement_word_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[19] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[19] O=replacement_word_SB_LUT4_O_12_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_13_I2 I3=replacement_word_SB_LUT4_O_13_I3 O=replacement_word[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[2] O=replacement_word_SB_LUT4_O_13_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[18] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[18] O=replacement_word_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_14_I2 I3=replacement_word_SB_LUT4_O_14_I3 O=replacement_word[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[1] O=replacement_word_SB_LUT4_O_14_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[17] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[17] O=replacement_word_SB_LUT4_O_14_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_15_I2 I3=replacement_word_SB_LUT4_O_15_I3 O=replacement_word[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[0] O=replacement_word_SB_LUT4_O_15_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[16] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[16] O=replacement_word_SB_LUT4_O_15_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_16_I2 I3=replacement_word_SB_LUT4_O_16_I3 O=replacement_word[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[15] O=replacement_word_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[7] I1=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_20_I1 I3=word_buf[15] O=replacement_word_SB_LUT4_O_16_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_17_I2 I3=replacement_word_SB_LUT4_O_17_I3 O=replacement_word[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[14] O=replacement_word_SB_LUT4_O_17_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[6] I1=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_20_I1 I3=word_buf[14] O=replacement_word_SB_LUT4_O_17_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_18_I2 I3=replacement_word_SB_LUT4_O_18_I3 O=replacement_word[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[13] O=replacement_word_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[5] I1=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_20_I1 I3=word_buf[13] O=replacement_word_SB_LUT4_O_18_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=replacement_word_SB_LUT4_O_20_I1 I2=word_buf[12] I3=replacement_word_SB_LUT4_O_19_I3 O=replacement_word[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=write_data_buffer[4] I2=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I3=replacement_word_SB_LUT4_O_19_I3_SB_LUT4_O_I3 O=replacement_word_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[12] O=replacement_word_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[6] I1=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[14] O=replacement_word_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=write_data_buffer[30] I1=write_select1 I2=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=word_buf[30] O=replacement_word_SB_LUT4_O_1_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_2_I2 I3=replacement_word_SB_LUT4_O_2_I3 O=replacement_word[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=replacement_word_SB_LUT4_O_20_I1 I2=word_buf[11] I3=replacement_word_SB_LUT4_O_20_I3 O=replacement_word[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=select2 I1=addr_buf[0] I2=addr_buf[1] I3=write_select1 O=replacement_word_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111100001110
.gate SB_LUT4 I0=$false I1=write_data_buffer[3] I2=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I3=replacement_word_SB_LUT4_O_20_I3_SB_LUT4_O_I3 O=replacement_word_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[11] O=replacement_word_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_21_I2 I3=replacement_word_SB_LUT4_O_21_I3 O=replacement_word[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[10] O=replacement_word_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[2] I1=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_20_I1 I3=word_buf[10] O=replacement_word_SB_LUT4_O_21_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_22_I2 I3=replacement_word_SB_LUT4_O_22_I3 O=replacement_word[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[9] O=replacement_word_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[1] I1=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_20_I1 I3=word_buf[9] O=replacement_word_SB_LUT4_O_22_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=addr_buf[1] I1=write_select1 I2=select2 I3=addr_buf[0] O=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_23_I2 I3=replacement_word_SB_LUT4_O_23_I3 O=replacement_word[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[1] I1=select2 I2=write_select1 I3=write_data_buffer[8] O=replacement_word_SB_LUT4_O_23_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=write_data_buffer[0] I1=replacement_word_SB_LUT4_O_22_I3_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_20_I1 I3=word_buf[8] O=replacement_word_SB_LUT4_O_23_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=word_buf[7] I2=write_data_buffer[7] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=word_buf[6] I2=write_data_buffer[6] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=word_buf[5] I2=write_data_buffer[5] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=word_buf[4] I2=write_data_buffer[4] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=word_buf[3] I2=write_data_buffer[3] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=word_buf[2] I2=write_data_buffer[2] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=write_data_buffer[29] I1=write_select1 I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=write_data_buffer[5] O=replacement_word_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=word_buf[29] I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[13] O=replacement_word_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=write_data_buffer[28] I2=write_select1 I3=replacement_word_SB_LUT4_O_3_I3 O=replacement_word[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=$false I1=word_buf[1] I2=write_data_buffer[1] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=word_buf[0] I2=write_data_buffer[0] I3=read_buf_SB_LUT4_O_30_I3 O=replacement_word[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=word_buf[28] I1=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=replacement_word_SB_LUT4_O_3_I3_SB_LUT4_O_I2 I3=replacement_word_SB_LUT4_O_3_I3_SB_LUT4_O_I3 O=replacement_word_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=write_data_buffer[4] O=replacement_word_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[12] O=replacement_word_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=write_data_buffer[27] I2=write_select1 I3=replacement_word_SB_LUT4_O_4_I3 O=replacement_word[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000011111111
.gate SB_LUT4 I0=word_buf[27] I1=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I2=replacement_word_SB_LUT4_O_4_I3_SB_LUT4_O_I2 I3=replacement_word_SB_LUT4_O_4_I3_SB_LUT4_O_I3 O=replacement_word_SB_LUT4_O_4_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=write_data_buffer[3] O=replacement_word_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[11] O=replacement_word_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_5_I2 I3=replacement_word_SB_LUT4_O_5_I3 O=replacement_word[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=write_data_buffer[2] I1=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[10] O=replacement_word_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=write_data_buffer[26] I1=write_select1 I2=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=word_buf[26] O=replacement_word_SB_LUT4_O_5_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_6_I2 I3=replacement_word_SB_LUT4_O_6_I3 O=replacement_word[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=write_data_buffer[25] I1=write_select1 I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=write_data_buffer[1] O=replacement_word_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=word_buf[25] I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[9] O=replacement_word_SB_LUT4_O_6_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_7_I2 I3=replacement_word_SB_LUT4_O_7_I3 O=replacement_word[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=write_data_buffer[24] I1=write_select1 I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I3=write_data_buffer[0] O=replacement_word_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I1=word_buf[24] I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[8] O=replacement_word_SB_LUT4_O_7_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_8_I2 I3=replacement_word_SB_LUT4_O_8_I3 O=replacement_word[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[7] O=replacement_word_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[23] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[23] O=replacement_word_SB_LUT4_O_8_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$false I1=$false I2=replacement_word_SB_LUT4_O_9_I2 I3=replacement_word_SB_LUT4_O_9_I3 O=replacement_word[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=addr_buf[0] I1=select2 I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I1 I3=write_data_buffer[6] O=replacement_word_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=write_data_buffer[22] I1=write_select1 I2=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2 I3=word_buf[22] O=replacement_word_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=select2 I1=addr_buf[0] I2=addr_buf[1] I3=write_select1 O=replacement_word_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=write_data_buffer[7] I1=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=write_data_buffer[15] O=replacement_word_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=write_select1 I1=select2 I2=addr_buf[1] I3=addr_buf[0] O=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=write_select1 I2=addr_buf[1] I3=select2 O=replacement_word_SB_LUT4_O_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=write_data_buffer[31] I1=write_select1 I2=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=word_buf[31] O=replacement_word_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=select2 I1=addr_buf[0] I2=addr_buf[1] I3=write_select1 O=replacement_word_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111100000
.gate SB_DFFE C=clk D=sign_mask[1] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=select2
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=sign_mask[3] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=sign_mask_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=addr_buf[1] I1=write_select1 I2=select2 I3=sign_mask_buf[3] O=sign_mask_buf_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011110100000000
.gate SB_LUT4 I0=read_buf_SB_LUT4_O_25_I1 I1=read_buf_SB_LUT4_O_25_I0 I2=select2 I3=sign_mask_buf[3] O=sign_mask_buf_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=word_buf[31] I1=word_buf[15] I2=read_buf_SB_LUT4_O_31_I1_SB_LUT4_O_I0 I3=sign_mask_buf_SB_LUT4_I3_O O=sign_mask_buf_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=state_SB_DFFE_Q_31_D[1] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=state_SB_DFFE_Q_31_D[0] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=$false E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O Q=state[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[31] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[30] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[21] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[20] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[19] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[18] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[17] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[16] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[15] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[14] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[13] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[12] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[29] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[11] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[10] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[9] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[8] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[7] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[6] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[5] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[4] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[3] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[2] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[28] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[1] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[0] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[27] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[26] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[25] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[24] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[23] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=write_data[22] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_data_buffer[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_DFFE C=clk D=sign_mask[2] E=clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O Q=write_select1
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/data_mem.v:240.2-288.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:8.57-8.103"
.gate SB_LUT4 I0=$false I1=addr_buf[1] I2=write_select1 I3=select2 O=read_buf_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000000001100
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[4]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[5]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[6]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[7]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[8]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[9]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[10]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[11]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[12]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[13]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[14]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[15]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[16]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[17]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[18]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[19]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[20]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[21]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[22]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[23]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[24]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[25]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[26]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[27]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[28]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[29]
1 1
.names clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[31] clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[30]
1 1
.names $false state_SB_DFFE_Q_31_D[2]
1 1
.names $false state_SB_DFFE_Q_31_D[3]
1 1
.names $false state_SB_DFFE_Q_31_D[4]
1 1
.names $false state_SB_DFFE_Q_31_D[5]
1 1
.names $false state_SB_DFFE_Q_31_D[6]
1 1
.names $false state_SB_DFFE_Q_31_D[7]
1 1
.names $false state_SB_DFFE_Q_31_D[8]
1 1
.names $false state_SB_DFFE_Q_31_D[9]
1 1
.names $false state_SB_DFFE_Q_31_D[10]
1 1
.names $false state_SB_DFFE_Q_31_D[11]
1 1
.names $false state_SB_DFFE_Q_31_D[12]
1 1
.names $false state_SB_DFFE_Q_31_D[13]
1 1
.names $false state_SB_DFFE_Q_31_D[14]
1 1
.names $false state_SB_DFFE_Q_31_D[15]
1 1
.names $false state_SB_DFFE_Q_31_D[16]
1 1
.names $false state_SB_DFFE_Q_31_D[17]
1 1
.names $false state_SB_DFFE_Q_31_D[18]
1 1
.names $false state_SB_DFFE_Q_31_D[19]
1 1
.names $false state_SB_DFFE_Q_31_D[20]
1 1
.names $false state_SB_DFFE_Q_31_D[21]
1 1
.names $false state_SB_DFFE_Q_31_D[22]
1 1
.names $false state_SB_DFFE_Q_31_D[23]
1 1
.names $false state_SB_DFFE_Q_31_D[24]
1 1
.names $false state_SB_DFFE_Q_31_D[25]
1 1
.names $false state_SB_DFFE_Q_31_D[26]
1 1
.names $false state_SB_DFFE_Q_31_D[27]
1 1
.names $false state_SB_DFFE_Q_31_D[28]
1 1
.names $false state_SB_DFFE_Q_31_D[29]
1 1
.names $false state_SB_DFFE_Q_31_D[30]
1 1
.names $false state_SB_DFFE_Q_31_D[31]
1 1
.names word_buf[16] data_block.2.0.0_RDATA[0]
1 1
.names word_buf[17] data_block.2.0.0_RDATA[2]
1 1
.names word_buf[18] data_block.2.0.0_RDATA[4]
1 1
.names word_buf[19] data_block.2.0.0_RDATA[6]
1 1
.names word_buf[20] data_block.2.0.0_RDATA[8]
1 1
.names word_buf[21] data_block.2.0.0_RDATA[10]
1 1
.names word_buf[22] data_block.2.0.0_RDATA[12]
1 1
.names word_buf[23] data_block.2.0.0_RDATA[14]
1 1
.names word_buf[0] data_block.0.0.0_RDATA[0]
1 1
.names word_buf[1] data_block.0.0.0_RDATA[2]
1 1
.names word_buf[2] data_block.0.0.0_RDATA[4]
1 1
.names word_buf[3] data_block.0.0.0_RDATA[6]
1 1
.names word_buf[4] data_block.0.0.0_RDATA[8]
1 1
.names word_buf[5] data_block.0.0.0_RDATA[10]
1 1
.names word_buf[6] data_block.0.0.0_RDATA[12]
1 1
.names word_buf[7] data_block.0.0.0_RDATA[14]
1 1
.names word_buf[8] data_block.1.0.0_RDATA[0]
1 1
.names word_buf[9] data_block.1.0.0_RDATA[2]
1 1
.names word_buf[10] data_block.1.0.0_RDATA[4]
1 1
.names word_buf[11] data_block.1.0.0_RDATA[6]
1 1
.names word_buf[12] data_block.1.0.0_RDATA[8]
1 1
.names word_buf[13] data_block.1.0.0_RDATA[10]
1 1
.names word_buf[14] data_block.1.0.0_RDATA[12]
1 1
.names word_buf[15] data_block.1.0.0_RDATA[14]
1 1
.names word_buf[24] data_block.3.0.0_RDATA[0]
1 1
.names word_buf[25] data_block.3.0.0_RDATA[2]
1 1
.names word_buf[26] data_block.3.0.0_RDATA[4]
1 1
.names word_buf[27] data_block.3.0.0_RDATA[6]
1 1
.names word_buf[28] data_block.3.0.0_RDATA[8]
1 1
.names word_buf[29] data_block.3.0.0_RDATA[10]
1 1
.names word_buf[30] data_block.3.0.0_RDATA[12]
1 1
.names word_buf[31] data_block.3.0.0_RDATA[14]
1 1
.names $undef addr_buf[11]
1 1
.names $undef addr_buf[12]
1 1
.names $undef addr_buf[13]
1 1
.names $undef addr_buf[14]
1 1
.names $undef addr_buf[15]
1 1
.names $undef addr_buf[16]
1 1
.names $undef addr_buf[17]
1 1
.names $undef addr_buf[18]
1 1
.names $undef addr_buf[19]
1 1
.names $undef addr_buf[20]
1 1
.names $undef addr_buf[21]
1 1
.names $undef addr_buf[22]
1 1
.names $undef addr_buf[23]
1 1
.names $undef addr_buf[24]
1 1
.names $undef addr_buf[25]
1 1
.names $undef addr_buf[26]
1 1
.names $undef addr_buf[27]
1 1
.names $undef addr_buf[28]
1 1
.names $undef addr_buf[29]
1 1
.names $undef addr_buf[30]
1 1
.names $undef addr_buf[31]
1 1
.names addr_buf[2] addr_buf_block_addr[0]
1 1
.names addr_buf[3] addr_buf_block_addr[1]
1 1
.names addr_buf[4] addr_buf_block_addr[2]
1 1
.names addr_buf[5] addr_buf_block_addr[3]
1 1
.names addr_buf[6] addr_buf_block_addr[4]
1 1
.names addr_buf[7] addr_buf_block_addr[5]
1 1
.names addr_buf[8] addr_buf_block_addr[6]
1 1
.names addr_buf[9] addr_buf_block_addr[7]
1 1
.names addr_buf[10] addr_buf_block_addr[8]
1 1
.names $undef addr_buf_block_addr[9]
1 1
.names addr_buf[0] addr_buf_byte_offset[0]
1 1
.names addr_buf[1] addr_buf_byte_offset[1]
1 1
.names word_buf[0] buf0[0]
1 1
.names word_buf[1] buf0[1]
1 1
.names word_buf[2] buf0[2]
1 1
.names word_buf[3] buf0[3]
1 1
.names word_buf[4] buf0[4]
1 1
.names word_buf[5] buf0[5]
1 1
.names word_buf[6] buf0[6]
1 1
.names word_buf[7] buf0[7]
1 1
.names word_buf[8] buf1[0]
1 1
.names word_buf[9] buf1[1]
1 1
.names word_buf[10] buf1[2]
1 1
.names word_buf[11] buf1[3]
1 1
.names word_buf[12] buf1[4]
1 1
.names word_buf[13] buf1[5]
1 1
.names word_buf[14] buf1[6]
1 1
.names word_buf[15] buf1[7]
1 1
.names word_buf[16] buf2[0]
1 1
.names word_buf[17] buf2[1]
1 1
.names word_buf[18] buf2[2]
1 1
.names word_buf[19] buf2[3]
1 1
.names word_buf[20] buf2[4]
1 1
.names word_buf[21] buf2[5]
1 1
.names word_buf[22] buf2[6]
1 1
.names word_buf[23] buf2[7]
1 1
.names word_buf[24] buf3[0]
1 1
.names word_buf[25] buf3[1]
1 1
.names word_buf[26] buf3[2]
1 1
.names word_buf[27] buf3[3]
1 1
.names word_buf[28] buf3[4]
1 1
.names word_buf[29] buf3[5]
1 1
.names word_buf[30] buf3[6]
1 1
.names word_buf[31] buf3[7]
1 1
.names led_reg[0] led[0]
1 1
.names led_reg[1] led[1]
1 1
.names led_reg[2] led[2]
1 1
.names led_reg[3] led[3]
1 1
.names led_reg[4] led[4]
1 1
.names led_reg[5] led[5]
1 1
.names led_reg[6] led[6]
1 1
.names led_reg[7] led[7]
1 1
.names $undef led_reg[8]
1 1
.names $undef led_reg[9]
1 1
.names $undef led_reg[10]
1 1
.names $undef led_reg[11]
1 1
.names $undef led_reg[12]
1 1
.names $undef led_reg[13]
1 1
.names $undef led_reg[14]
1 1
.names $undef led_reg[15]
1 1
.names $undef led_reg[16]
1 1
.names $undef led_reg[17]
1 1
.names $undef led_reg[18]
1 1
.names $undef led_reg[19]
1 1
.names $undef led_reg[20]
1 1
.names $undef led_reg[21]
1 1
.names $undef led_reg[22]
1 1
.names $undef led_reg[23]
1 1
.names $undef led_reg[24]
1 1
.names $undef led_reg[25]
1 1
.names $undef led_reg[26]
1 1
.names $undef led_reg[27]
1 1
.names $undef led_reg[28]
1 1
.names $undef led_reg[29]
1 1
.names $undef led_reg[30]
1 1
.names $undef led_reg[31]
1 1
.names out1[31] out1[8]
1 1
.names out1[31] out1[9]
1 1
.names out1[31] out1[10]
1 1
.names out1[31] out1[11]
1 1
.names out1[31] out1[12]
1 1
.names out1[31] out1[13]
1 1
.names out1[31] out1[14]
1 1
.names out1[31] out1[15]
1 1
.names out1[31] out1[16]
1 1
.names out1[31] out1[17]
1 1
.names out1[31] out1[18]
1 1
.names out1[31] out1[19]
1 1
.names out1[31] out1[20]
1 1
.names out1[31] out1[21]
1 1
.names out1[31] out1[22]
1 1
.names out1[31] out1[23]
1 1
.names out1[31] out1[24]
1 1
.names out1[31] out1[25]
1 1
.names out1[31] out1[26]
1 1
.names out1[31] out1[27]
1 1
.names out1[31] out1[28]
1 1
.names out1[31] out1[29]
1 1
.names out1[31] out1[30]
1 1
.names out2[31] out2[8]
1 1
.names out2[31] out2[9]
1 1
.names out2[31] out2[10]
1 1
.names out2[31] out2[11]
1 1
.names out2[31] out2[12]
1 1
.names out2[31] out2[13]
1 1
.names out2[31] out2[14]
1 1
.names out2[31] out2[15]
1 1
.names out2[31] out2[16]
1 1
.names out2[31] out2[17]
1 1
.names out2[31] out2[18]
1 1
.names out2[31] out2[19]
1 1
.names out2[31] out2[20]
1 1
.names out2[31] out2[21]
1 1
.names out2[31] out2[22]
1 1
.names out2[31] out2[23]
1 1
.names out2[31] out2[24]
1 1
.names out2[31] out2[25]
1 1
.names out2[31] out2[26]
1 1
.names out2[31] out2[27]
1 1
.names out2[31] out2[28]
1 1
.names out2[31] out2[29]
1 1
.names out2[31] out2[30]
1 1
.names out3[31] out3[16]
1 1
.names out3[31] out3[17]
1 1
.names out3[31] out3[18]
1 1
.names out3[31] out3[19]
1 1
.names out3[31] out3[20]
1 1
.names out3[31] out3[21]
1 1
.names out3[31] out3[22]
1 1
.names out3[31] out3[23]
1 1
.names out3[31] out3[24]
1 1
.names out3[31] out3[25]
1 1
.names out3[31] out3[26]
1 1
.names out3[31] out3[27]
1 1
.names out3[31] out3[28]
1 1
.names out3[31] out3[29]
1 1
.names out3[31] out3[30]
1 1
.names out5[31] out5[8]
1 1
.names out5[31] out5[9]
1 1
.names out5[31] out5[10]
1 1
.names out5[31] out5[11]
1 1
.names out5[31] out5[12]
1 1
.names out5[31] out5[13]
1 1
.names out5[31] out5[14]
1 1
.names out5[31] out5[15]
1 1
.names out5[31] out5[16]
1 1
.names out5[31] out5[17]
1 1
.names out5[31] out5[18]
1 1
.names out5[31] out5[19]
1 1
.names out5[31] out5[20]
1 1
.names out5[31] out5[21]
1 1
.names out5[31] out5[22]
1 1
.names out5[31] out5[23]
1 1
.names out5[31] out5[24]
1 1
.names out5[31] out5[25]
1 1
.names out5[31] out5[26]
1 1
.names out5[31] out5[27]
1 1
.names out5[31] out5[28]
1 1
.names out5[31] out5[29]
1 1
.names out5[31] out5[30]
1 1
.names $undef sign_mask_buf[0]
1 1
.names select2 sign_mask_buf[1]
1 1
.names write_select1 sign_mask_buf[2]
1 1
.end

.model dsp_adder
.inputs input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] input1[11] input1[12] input1[13] input1[14] input1[15] input1[16] input1[17] input1[18] input1[19] input1[20] input1[21] input1[22] input1[23] input1[24] input1[25] input1[26] input1[27] input1[28] input1[29] input1[30] input1[31] input2[0] input2[1] input2[2] input2[3] input2[4] input2[5] input2[6] input2[7] input2[8] input2[9] input2[10] input2[11] input2[12] input2[13] input2[14] input2[15] input2[16] input2[17] input2[18] input2[19] input2[20] input2[21] input2[22] input2[23] input2[24] input2[25] input2[26] input2[27] input2[28] input2[29] input2[30] input2[31]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.subckt adder_dsp input1[0]=input1[0] input1[1]=input1[1] input1[2]=input1[2] input1[3]=input1[3] input1[4]=input1[4] input1[5]=input1[5] input1[6]=input1[6] input1[7]=input1[7] input1[8]=input1[8] input1[9]=input1[9] input1[10]=input1[10] input1[11]=input1[11] input1[12]=input1[12] input1[13]=input1[13] input1[14]=input1[14] input1[15]=input1[15] input1[16]=input1[16] input1[17]=input1[17] input1[18]=input1[18] input1[19]=input1[19] input1[20]=input1[20] input1[21]=input1[21] input1[22]=input1[22] input1[23]=input1[23] input1[24]=input1[24] input1[25]=input1[25] input1[26]=input1[26] input1[27]=input1[27] input1[28]=input1[28] input1[29]=input1[29] input1[30]=input1[30] input1[31]=input1[31] input2[0]=input2[0] input2[1]=input2[1] input2[2]=input2[2] input2[3]=input2[3] input2[4]=input2[4] input2[5]=input2[5] input2[6]=input2[6] input2[7]=input2[7] input2[8]=input2[8] input2[9]=input2[9] input2[10]=input2[10] input2[11]=input2[11] input2[12]=input2[12] input2[13]=input2[13] input2[14]=input2[14] input2[15]=input2[15] input2[16]=input2[16] input2[17]=input2[17] input2[18]=input2[18] input2[19]=input2[19] input2[20]=input2[20] input2[21]=input2[21] input2[22]=input2[22] input2[23]=input2[23] input2[24]=input2[24] input2[25]=input2[25] input2[26]=input2[26] input2[27]=input2[27] input2[28]=input2[28] input2[29]=input2[29] input2[30]=input2[30] input2[31]=input2[31] is_sub=$false out[0]=out[0] out[1]=out[1] out[2]=out[2] out[3]=out[3] out[4]=out[4] out[5]=out[5] out[6]=out[6] out[7]=out[7] out[8]=out[8] out[9]=out[9] out[10]=out[10] out[11]=out[11] out[12]=out[12] out[13]=out[13] out[14]=out[14] out[15]=out[15] out[16]=out[16] out[17]=out[17] out[18]=out[18] out[19]=out[19] out[20]=out[20] out[21]=out[21] out[22]=out[22] out[23]=out[23] out[24]=out[24] out[25]=out[25] out[26]=out[26] out[27]=out[27] out[28]=out[28] out[29]=out[29] out[30]=out[30] out[31]=out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:9.12-14.6"
.names out[0] O[0]
1 1
.names out[1] O[1]
1 1
.names out[2] O[2]
1 1
.names out[3] O[3]
1 1
.names out[4] O[4]
1 1
.names out[5] O[5]
1 1
.names out[6] O[6]
1 1
.names out[7] O[7]
1 1
.names out[8] O[8]
1 1
.names out[9] O[9]
1 1
.names out[10] O[10]
1 1
.names out[11] O[11]
1 1
.names out[12] O[12]
1 1
.names out[13] O[13]
1 1
.names out[14] O[14]
1 1
.names out[15] O[15]
1 1
.names out[16] O[16]
1 1
.names out[17] O[17]
1 1
.names out[18] O[18]
1 1
.names out[19] O[19]
1 1
.names out[20] O[20]
1 1
.names out[21] O[21]
1 1
.names out[22] O[22]
1 1
.names out[23] O[23]
1 1
.names out[24] O[24]
1 1
.names out[25] O[25]
1 1
.names out[26] O[26]
1 1
.names out[27] O[27]
1 1
.names out[28] O[28]
1 1
.names out[29] O[29]
1 1
.names out[30] O[30]
1 1
.names out[31] O[31]
1 1
.end

.model ex_mem
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63] data_in[64] data_in[65] data_in[66] data_in[67] data_in[68] data_in[69] data_in[70] data_in[71] data_in[72] data_in[73] data_in[74] data_in[75] data_in[76] data_in[77] data_in[78] data_in[79] data_in[80] data_in[81] data_in[82] data_in[83] data_in[84] data_in[85] data_in[86] data_in[87] data_in[88] data_in[89] data_in[90] data_in[91] data_in[92] data_in[93] data_in[94] data_in[95] data_in[96] data_in[97] data_in[98] data_in[99] data_in[100] data_in[101] data_in[102] data_in[103] data_in[104] data_in[105] data_in[106] data_in[107] data_in[108] data_in[109] data_in[110] data_in[111] data_in[112] data_in[113] data_in[114] data_in[115] data_in[116] data_in[117] data_in[118] data_in[119] data_in[120] data_in[121] data_in[122] data_in[123] data_in[124] data_in[125] data_in[126] data_in[127] data_in[128] data_in[129] data_in[130] data_in[131] data_in[132] data_in[133] data_in[134] data_in[135] data_in[136] data_in[137] data_in[138] data_in[139] data_in[140] data_in[141] data_in[142] data_in[143] data_in[144] data_in[145] data_in[146] data_in[147] data_in[148] data_in[149] data_in[150] data_in[151] data_in[152] data_in[153] data_in[154]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63] data_out[64] data_out[65] data_out[66] data_out[67] data_out[68] data_out[69] data_out[70] data_out[71] data_out[72] data_out[73] data_out[74] data_out[75] data_out[76] data_out[77] data_out[78] data_out[79] data_out[80] data_out[81] data_out[82] data_out[83] data_out[84] data_out[85] data_out[86] data_out[87] data_out[88] data_out[89] data_out[90] data_out[91] data_out[92] data_out[93] data_out[94] data_out[95] data_out[96] data_out[97] data_out[98] data_out[99] data_out[100] data_out[101] data_out[102] data_out[103] data_out[104] data_out[105] data_out[106] data_out[107] data_out[108] data_out[109] data_out[110] data_out[111] data_out[112] data_out[113] data_out[114] data_out[115] data_out[116] data_out[117] data_out[118] data_out[119] data_out[120] data_out[121] data_out[122] data_out[123] data_out[124] data_out[125] data_out[126] data_out[127] data_out[128] data_out[129] data_out[130] data_out[131] data_out[132] data_out[133] data_out[134] data_out[135] data_out[136] data_out[137] data_out[138] data_out[139] data_out[140] data_out[141] data_out[142] data_out[143] data_out[144] data_out[145] data_out[146] data_out[147] data_out[148] data_out[149] data_out[150] data_out[151] data_out[152] data_out[153] data_out[154]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[154] Q=data_out[154]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[153] Q=data_out[153]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[144] Q=data_out[144]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[143] Q=data_out[143]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[142] Q=data_out[142]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[141] Q=data_out[141]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[140] Q=data_out[140]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[139] Q=data_out[139]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[138] Q=data_out[138]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[137] Q=data_out[137]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[136] Q=data_out[136]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[135] Q=data_out[135]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[152] Q=data_out[152]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[134] Q=data_out[134]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[133] Q=data_out[133]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[132] Q=data_out[132]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[131] Q=data_out[131]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[130] Q=data_out[130]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[129] Q=data_out[129]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[128] Q=data_out[128]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[127] Q=data_out[127]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[126] Q=data_out[126]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[125] Q=data_out[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[151] Q=data_out[151]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[124] Q=data_out[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[123] Q=data_out[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[122] Q=data_out[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[121] Q=data_out[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[120] Q=data_out[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[119] Q=data_out[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[118] Q=data_out[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[117] Q=data_out[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[116] Q=data_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[115] Q=data_out[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[150] Q=data_out[150]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[114] Q=data_out[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[113] Q=data_out[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[112] Q=data_out[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[111] Q=data_out[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[110] Q=data_out[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[109] Q=data_out[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[108] Q=data_out[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[107] Q=data_out[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[106] Q=data_out[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[105] Q=data_out[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[149] Q=data_out[149]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[104] Q=data_out[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[103] Q=data_out[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[102] Q=data_out[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[101] Q=data_out[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[100] Q=data_out[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[99] Q=data_out[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[98] Q=data_out[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[97] Q=data_out[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[96] Q=data_out[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[95] Q=data_out[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[148] Q=data_out[148]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[94] Q=data_out[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[93] Q=data_out[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[92] Q=data_out[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[91] Q=data_out[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[90] Q=data_out[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[89] Q=data_out[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[88] Q=data_out[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[87] Q=data_out[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[86] Q=data_out[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[85] Q=data_out[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[147] Q=data_out[147]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[84] Q=data_out[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[83] Q=data_out[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[82] Q=data_out[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[81] Q=data_out[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[80] Q=data_out[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[79] Q=data_out[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[78] Q=data_out[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[77] Q=data_out[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[76] Q=data_out[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[75] Q=data_out[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[146] Q=data_out[146]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[74] Q=data_out[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[73] Q=data_out[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[72] Q=data_out[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[71] Q=data_out[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[70] Q=data_out[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[69] Q=data_out[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[68] Q=data_out[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[67] Q=data_out[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[66] Q=data_out[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[65] Q=data_out[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[145] Q=data_out[145]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[64] Q=data_out[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:118.2-120.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model full_adder
.inputs carry_in input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] input1[11] input1[12] input1[13] input1[14] input1[15] input1[16] input1[17] input1[18] input1[19] input1[20] input1[21] input1[22] input1[23] input1[24] input1[25] input1[26] input1[27] input1[28] input1[29] input1[30] input1[31] input2[0] input2[1] input2[2] input2[3] input2[4] input2[5] input2[6] input2[7] input2[8] input2[9] input2[10] input2[11] input2[12] input2[13] input2[14] input2[15] input2[16] input2[17] input2[18] input2[19] input2[20] input2[21] input2[22] input2[23] input2[24] input2[25] input2[26] input2[27] input2[28] input2[29] input2[30] input2[31]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.gate SB_CARRY CI=carry_in CO=carry_in_SB_CARRY_CI_CO[1] I0=input1[0] I1=input2[0]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[9] CO=carry_in_SB_CARRY_CI_CO[10] I0=input1[9] I1=input2[9]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[8] CO=carry_in_SB_CARRY_CI_CO[9] I0=input1[8] I1=input2[8]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[28] CO=carry_in_SB_CARRY_CI_CO[29] I0=input1[28] I1=input2[28]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[27] CO=carry_in_SB_CARRY_CI_CO[28] I0=input1[27] I1=input2[27]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[26] CO=carry_in_SB_CARRY_CI_CO[27] I0=input1[26] I1=input2[26]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[25] CO=carry_in_SB_CARRY_CI_CO[26] I0=input1[25] I1=input2[25]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[24] CO=carry_in_SB_CARRY_CI_CO[25] I0=input1[24] I1=input2[24]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[23] CO=carry_in_SB_CARRY_CI_CO[24] I0=input1[23] I1=input2[23]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[22] CO=carry_in_SB_CARRY_CI_CO[23] I0=input1[22] I1=input2[22]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[21] CO=carry_in_SB_CARRY_CI_CO[22] I0=input1[21] I1=input2[21]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[20] CO=carry_in_SB_CARRY_CI_CO[21] I0=input1[20] I1=input2[20]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[1] CO=carry_in_SB_CARRY_CI_CO[2] I0=input1[1] I1=input2[1]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[7] CO=carry_in_SB_CARRY_CI_CO[8] I0=input1[7] I1=input2[7]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[19] CO=carry_in_SB_CARRY_CI_CO[20] I0=input1[19] I1=input2[19]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[18] CO=carry_in_SB_CARRY_CI_CO[19] I0=input1[18] I1=input2[18]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[17] CO=carry_in_SB_CARRY_CI_CO[18] I0=input1[17] I1=input2[17]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[16] CO=carry_in_SB_CARRY_CI_CO[17] I0=input1[16] I1=input2[16]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[15] CO=carry_in_SB_CARRY_CI_CO[16] I0=input1[15] I1=input2[15]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[14] CO=carry_in_SB_CARRY_CI_CO[15] I0=input1[14] I1=input2[14]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[13] CO=carry_in_SB_CARRY_CI_CO[14] I0=input1[13] I1=input2[13]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[12] CO=carry_in_SB_CARRY_CI_CO[13] I0=input1[12] I1=input2[12]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[11] CO=carry_in_SB_CARRY_CI_CO[12] I0=input1[11] I1=input2[11]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[10] CO=carry_in_SB_CARRY_CI_CO[11] I0=input1[10] I1=input2[10]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[6] CO=carry_in_SB_CARRY_CI_CO[7] I0=input1[6] I1=input2[6]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[5] CO=carry_in_SB_CARRY_CI_CO[6] I0=input1[5] I1=input2[5]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[4] CO=carry_in_SB_CARRY_CI_CO[5] I0=input1[4] I1=input2[4]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[3] CO=carry_in_SB_CARRY_CI_CO[4] I0=input1[3] I1=input2[3]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[30] CO=carry_in_SB_CARRY_CI_CO[31] I0=input1[30] I1=input2[30]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[2] CO=carry_in_SB_CARRY_CI_CO[3] I0=input1[2] I1=input2[2]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_CARRY CI=carry_in_SB_CARRY_CI_CO[29] CO=carry_in_SB_CARRY_CI_CO[30] I0=input1[29] I1=input2[29]
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4"
.gate SB_LUT4 I0=$false I1=input1[9] I2=input2[9] I3=carry_in_SB_CARRY_CI_CO[9] O=out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[8] I2=input2[8] I3=carry_in_SB_CARRY_CI_CO[8] O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[29] I2=input2[29] I3=carry_in_SB_CARRY_CI_CO[29] O=out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[28] I2=input2[28] I3=carry_in_SB_CARRY_CI_CO[28] O=out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[27] I2=input2[27] I3=carry_in_SB_CARRY_CI_CO[27] O=out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[26] I2=input2[26] I3=carry_in_SB_CARRY_CI_CO[26] O=out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[25] I2=input2[25] I3=carry_in_SB_CARRY_CI_CO[25] O=out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[24] I2=input2[24] I3=carry_in_SB_CARRY_CI_CO[24] O=out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[23] I2=input2[23] I3=carry_in_SB_CARRY_CI_CO[23] O=out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[22] I2=input2[22] I3=carry_in_SB_CARRY_CI_CO[22] O=out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[21] I2=input2[21] I3=carry_in_SB_CARRY_CI_CO[21] O=out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[20] I2=input2[20] I3=carry_in_SB_CARRY_CI_CO[20] O=out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[7] I2=input2[7] I3=carry_in_SB_CARRY_CI_CO[7] O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[1] I2=input2[1] I3=carry_in_SB_CARRY_CI_CO[1] O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[19] I2=input2[19] I3=carry_in_SB_CARRY_CI_CO[19] O=out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[18] I2=input2[18] I3=carry_in_SB_CARRY_CI_CO[18] O=out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[17] I2=input2[17] I3=carry_in_SB_CARRY_CI_CO[17] O=out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[16] I2=input2[16] I3=carry_in_SB_CARRY_CI_CO[16] O=out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[15] I2=input2[15] I3=carry_in_SB_CARRY_CI_CO[15] O=out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[14] I2=input2[14] I3=carry_in_SB_CARRY_CI_CO[14] O=out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[13] I2=input2[13] I3=carry_in_SB_CARRY_CI_CO[13] O=out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[12] I2=input2[12] I3=carry_in_SB_CARRY_CI_CO[12] O=out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[11] I2=input2[11] I3=carry_in_SB_CARRY_CI_CO[11] O=out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[6] I2=input2[6] I3=carry_in_SB_CARRY_CI_CO[6] O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[10] I2=input2[10] I3=carry_in_SB_CARRY_CI_CO[10] O=out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[0] I2=input2[0] I3=carry_in O=out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[5] I2=input2[5] I3=carry_in_SB_CARRY_CI_CO[5] O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[4] I2=input2[4] I3=carry_in_SB_CARRY_CI_CO[4] O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[3] I2=input2[3] I3=carry_in_SB_CARRY_CI_CO[3] O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[31] I2=input2[31] I3=carry_in_SB_CARRY_CI_CO[31] O=out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[30] I2=input2[30] I3=carry_in_SB_CARRY_CI_CO[30] O=out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=input1[2] I2=input2[2] I3=carry_in_SB_CARRY_CI_CO[2] O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/adder.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:54.5-62.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110100110010110
.names carry_in carry_in_SB_CARRY_CI_CO[0]
1 1
.end

.model id_ex
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63] data_in[64] data_in[65] data_in[66] data_in[67] data_in[68] data_in[69] data_in[70] data_in[71] data_in[72] data_in[73] data_in[74] data_in[75] data_in[76] data_in[77] data_in[78] data_in[79] data_in[80] data_in[81] data_in[82] data_in[83] data_in[84] data_in[85] data_in[86] data_in[87] data_in[88] data_in[89] data_in[90] data_in[91] data_in[92] data_in[93] data_in[94] data_in[95] data_in[96] data_in[97] data_in[98] data_in[99] data_in[100] data_in[101] data_in[102] data_in[103] data_in[104] data_in[105] data_in[106] data_in[107] data_in[108] data_in[109] data_in[110] data_in[111] data_in[112] data_in[113] data_in[114] data_in[115] data_in[116] data_in[117] data_in[118] data_in[119] data_in[120] data_in[121] data_in[122] data_in[123] data_in[124] data_in[125] data_in[126] data_in[127] data_in[128] data_in[129] data_in[130] data_in[131] data_in[132] data_in[133] data_in[134] data_in[135] data_in[136] data_in[137] data_in[138] data_in[139] data_in[140] data_in[141] data_in[142] data_in[143] data_in[144] data_in[145] data_in[146] data_in[147] data_in[148] data_in[149] data_in[150] data_in[151] data_in[152] data_in[153] data_in[154] data_in[155] data_in[156] data_in[157] data_in[158] data_in[159] data_in[160] data_in[161] data_in[162] data_in[163] data_in[164] data_in[165] data_in[166] data_in[167] data_in[168] data_in[169] data_in[170] data_in[171] data_in[172] data_in[173] data_in[174] data_in[175] data_in[176] data_in[177]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63] data_out[64] data_out[65] data_out[66] data_out[67] data_out[68] data_out[69] data_out[70] data_out[71] data_out[72] data_out[73] data_out[74] data_out[75] data_out[76] data_out[77] data_out[78] data_out[79] data_out[80] data_out[81] data_out[82] data_out[83] data_out[84] data_out[85] data_out[86] data_out[87] data_out[88] data_out[89] data_out[90] data_out[91] data_out[92] data_out[93] data_out[94] data_out[95] data_out[96] data_out[97] data_out[98] data_out[99] data_out[100] data_out[101] data_out[102] data_out[103] data_out[104] data_out[105] data_out[106] data_out[107] data_out[108] data_out[109] data_out[110] data_out[111] data_out[112] data_out[113] data_out[114] data_out[115] data_out[116] data_out[117] data_out[118] data_out[119] data_out[120] data_out[121] data_out[122] data_out[123] data_out[124] data_out[125] data_out[126] data_out[127] data_out[128] data_out[129] data_out[130] data_out[131] data_out[132] data_out[133] data_out[134] data_out[135] data_out[136] data_out[137] data_out[138] data_out[139] data_out[140] data_out[141] data_out[142] data_out[143] data_out[144] data_out[145] data_out[146] data_out[147] data_out[148] data_out[149] data_out[150] data_out[151] data_out[152] data_out[153] data_out[154] data_out[155] data_out[156] data_out[157] data_out[158] data_out[159] data_out[160] data_out[161] data_out[162] data_out[163] data_out[164] data_out[165] data_out[166] data_out[167] data_out[168] data_out[169] data_out[170] data_out[171] data_out[172] data_out[173] data_out[174] data_out[175] data_out[176] data_out[177]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[177] Q=data_out[177]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[176] Q=data_out[176]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[167] Q=data_out[167]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[77] Q=data_out[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[76] Q=data_out[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[75] Q=data_out[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[74] Q=data_out[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[73] Q=data_out[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[72] Q=data_out[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[71] Q=data_out[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[70] Q=data_out[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[69] Q=data_out[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[68] Q=data_out[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[166] Q=data_out[166]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[67] Q=data_out[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[66] Q=data_out[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[65] Q=data_out[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[64] Q=data_out[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[165] Q=data_out[165]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[164] Q=data_out[164]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[163] Q=data_out[163]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[162] Q=data_out[162]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[161] Q=data_out[161]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[160] Q=data_out[160]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[159] Q=data_out[159]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[158] Q=data_out[158]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[175] Q=data_out[175]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[157] Q=data_out[157]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[156] Q=data_out[156]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[155] Q=data_out[155]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[154] Q=data_out[154]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[153] Q=data_out[153]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[152] Q=data_out[152]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[151] Q=data_out[151]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[150] Q=data_out[150]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[149] Q=data_out[149]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[148] Q=data_out[148]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[174] Q=data_out[174]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[147] Q=data_out[147]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[146] Q=data_out[146]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[145] Q=data_out[145]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[144] Q=data_out[144]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[143] Q=data_out[143]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[142] Q=data_out[142]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[141] Q=data_out[141]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[140] Q=data_out[140]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[139] Q=data_out[139]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[138] Q=data_out[138]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[173] Q=data_out[173]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[137] Q=data_out[137]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[136] Q=data_out[136]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[135] Q=data_out[135]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[134] Q=data_out[134]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[133] Q=data_out[133]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[132] Q=data_out[132]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[131] Q=data_out[131]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[130] Q=data_out[130]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[129] Q=data_out[129]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[128] Q=data_out[128]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[172] Q=data_out[172]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[127] Q=data_out[127]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[126] Q=data_out[126]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[125] Q=data_out[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[124] Q=data_out[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[123] Q=data_out[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[122] Q=data_out[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[121] Q=data_out[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[120] Q=data_out[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[119] Q=data_out[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[118] Q=data_out[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[171] Q=data_out[171]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[117] Q=data_out[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[116] Q=data_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[115] Q=data_out[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[114] Q=data_out[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[113] Q=data_out[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[112] Q=data_out[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[111] Q=data_out[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[110] Q=data_out[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[109] Q=data_out[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[108] Q=data_out[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[170] Q=data_out[170]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[107] Q=data_out[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[106] Q=data_out[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[105] Q=data_out[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[104] Q=data_out[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[103] Q=data_out[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[102] Q=data_out[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[101] Q=data_out[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[100] Q=data_out[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[99] Q=data_out[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[98] Q=data_out[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[169] Q=data_out[169]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[97] Q=data_out[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[96] Q=data_out[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[95] Q=data_out[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[94] Q=data_out[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[93] Q=data_out[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[92] Q=data_out[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[91] Q=data_out[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[90] Q=data_out[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[89] Q=data_out[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[88] Q=data_out[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[168] Q=data_out[168]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[87] Q=data_out[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[86] Q=data_out[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[85] Q=data_out[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[84] Q=data_out[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[83] Q=data_out[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[82] Q=data_out[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[81] Q=data_out[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[80] Q=data_out[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[79] Q=data_out[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[78] Q=data_out[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:91.2-93.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model if_id
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:64.2-66.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model imm_gen
.inputs inst[0] inst[1] inst[2] inst[3] inst[4] inst[5] inst[6] inst[7] inst[8] inst[9] inst[10] inst[11] inst[12] inst[13] inst[14] inst[15] inst[16] inst[17] inst[18] inst[19] inst[20] inst[21] inst[22] inst[23] inst[24] inst[25] inst[26] inst[27] inst[28] inst[29] inst[30] inst[31]
.outputs imm[0] imm[1] imm[2] imm[3] imm[4] imm[5] imm[6] imm[7] imm[8] imm[9] imm[10] imm[11] imm[12] imm[13] imm[14] imm[15] imm[16] imm[17] imm[18] imm[19] imm[20] imm[21] imm[22] imm[23] imm[24] imm[25] imm[26] imm[27] imm[28] imm[29] imm[30] imm[31]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_1_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_10_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[20] O=imm_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[19] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[18] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[17] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[16] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[15] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[14] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[13] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_18_I1 I2=inst[12] I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=imm_SB_LUT4_O_I1 O=imm_SB_LUT4_O_18_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_19_I2 I3=imm_SB_LUT4_O_19_I3 O=imm[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000011111111
.gate SB_LUT4 I0=inst[31] I1=inst[7] I2=inst[6] I3=imm_SB_LUT4_O_28_I3 O=imm_SB_LUT4_O_19_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I1=inst[31] I2=imm_SB_LUT4_O_I1 I3=inst[20] O=imm_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_28_I3 I2=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I3=inst[31] O=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011111111
.gate SB_LUT4 I0=inst[6] I1=inst[5] I2=inst[3] I3=inst[2] O=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000010100001100
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[29] O=imm_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_2_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[30] O=imm[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[29] O=imm[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[28] O=imm[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[27] O=imm[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[26] O=imm[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[25] O=imm[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[24] I2=inst[11] I3=imm_SB_LUT4_O_28_I3 O=imm[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[23] I2=inst[10] I3=imm_SB_LUT4_O_28_I3 O=imm[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[22] I2=inst[9] I3=imm_SB_LUT4_O_28_I3 O=imm[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$false I1=inst[3] I2=inst[6] I3=inst[2] O=imm_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=inst[3] I2=inst[2] I3=inst[5] O=imm_SB_LUT4_O_28_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=imm_SB_LUT4_O_28_I0 I1=inst[21] I2=inst[8] I3=imm_SB_LUT4_O_28_I3 O=imm[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[28] O=imm_SB_LUT4_O_2_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_3_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=imm_SB_LUT4_O_30_I1 I2=inst[20] I3=imm_SB_LUT4_O_30_I3 O=imm[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111111000000
.gate SB_LUT4 I0=inst[3] I1=inst[5] I2=inst[6] I3=inst[2] O=imm_SB_LUT4_O_30_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011101010111011
.gate SB_LUT4 I0=$false I1=inst[6] I2=imm_SB_LUT4_O_28_I3 I3=inst[7] O=imm_SB_LUT4_O_30_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[27] O=imm_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_4_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[26] O=imm_SB_LUT4_O_4_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_5_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[25] O=imm_SB_LUT4_O_5_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_6_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[24] O=imm_SB_LUT4_O_6_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_7_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[23] O=imm_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_8_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[22] O=imm_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[31] I1=imm_SB_LUT4_O_I1 I2=imm_SB_LUT4_O_9_I2 I3=imm_SB_LUT4_O_19_I3_SB_LUT4_O_I0_SB_LUT4_I2_O O=imm[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[21] O=imm_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=inst[3] I1=inst[2] I2=inst[5] I3=inst[6] O=imm_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=imm_SB_LUT4_O_28_I0 I3=inst[30] O=imm_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.names inst[31] imm[31]
1 1
.end

.model instruction_memory
.inputs addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9] addr[10] addr[11] addr[12] addr[13] addr[14] addr[15] addr[16] addr[17] addr[18] addr[19] addr[20] addr[21] addr[22] addr[23] addr[24] addr[25] addr[26] addr[27] addr[28] addr[29] addr[30] addr[31]
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=out_SB_LUT4_O_I0 I1=out_SB_LUT4_O_I1 I2=out_SB_LUT4_O_I2 I3=out_SB_LUT4_O_I3 O=out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=out_SB_LUT4_O_1_I0 I1=out_SB_LUT4_O_1_I1 I2=out_SB_LUT4_O_1_I2 I3=out_SB_LUT4_O_9_I3 O=out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=out_SB_LUT4_O_10_I0 I1=out_SB_LUT4_O_14_I0 I2=out_SB_LUT4_O_10_I2 I3=out_SB_LUT4_O_I3 O=out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=addr[5] I2=out_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I3=out_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_10_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=addr[4] I1=out_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=out_SB_LUT4_O_8_I1 I3=out_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_10_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_11_I2 I3=out_SB_LUT4_O_I3 O=out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=out_SB_LUT4_O_11_I2_SB_LUT4_O_I0 I1=out_SB_LUT4_O_6_I1 I2=out_SB_LUT4_O_11_I2_SB_LUT4_O_I2 I3=out_SB_LUT4_O_11_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_11_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=addr[5] I1=addr[3] I2=addr[4] I3=addr[2] O=out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110100111111
.gate SB_LUT4 I0=out_SB_LUT4_O_16_I2_SB_LUT4_O_I0 I1=out_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=addr[5] I3=out_SB_LUT4_O_14_I0 O=out_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=addr[4] I1=addr[5] I2=addr[3] I3=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_12_I0 I1=out_SB_LUT4_O_6_I1 I2=out_SB_LUT4_O_12_I2 I3=out_SB_LUT4_O_I3 O=out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_12_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101111010110111
.gate SB_LUT4 I0=addr[5] I1=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 I2=out_SB_LUT4_O_8_I1 I3=out_SB_LUT4_O_12_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_12_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[4] I3=out_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 O=out_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100000100000000
.gate SB_LUT4 I0=$false I1=$false I2=out[15] I3=out_SB_LUT4_O_13_I3 O=out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=out_SB_LUT4_O_13_I3_SB_LUT4_O_I0 I1=out_SB_LUT4_O_8_I1 I2=out_SB_LUT4_O_18_I0 I3=out_SB_LUT4_O_9_I3 O=out_SB_LUT4_O_13_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_13_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=out_SB_LUT4_O_14_I0 I1=out_SB_LUT4_O_14_I1 I2=out_SB_LUT4_O_23_I1 I3=out_SB_LUT4_O_I3 O=out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$false I1=$false I2=addr[7] I3=addr[6] O=out_SB_LUT4_O_14_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=addr[3] I1=addr[2] I2=addr[4] I3=addr[5] O=out_SB_LUT4_O_14_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_15_I1 I2=out_SB_LUT4_O_23_I1 I3=out_SB_LUT4_O_I3 O=out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_15_I1_SB_LUT4_O_I1 I2=out_SB_LUT4_O_14_I0 I3=addr[5] O=out_SB_LUT4_O_15_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=addr[3] I3=addr[2] O=out_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=out_SB_LUT4_O_16_I0 I1=out_SB_LUT4_O_1_I1 I2=out_SB_LUT4_O_16_I2 I3=out_SB_LUT4_O_16_I3 O=out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=addr[5] I1=addr[3] I2=addr[2] I3=addr[4] O=out_SB_LUT4_O_16_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011001100110000
.gate SB_LUT4 I0=out_SB_LUT4_O_16_I2_SB_LUT4_O_I0 I1=out_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=addr[6] I3=addr[5] O=out_SB_LUT4_O_16_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=addr[2] I2=addr[4] I3=addr[3] O=out_SB_LUT4_O_16_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111110000111111
.gate SB_LUT4 I0=out_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I1=addr[3] I2=addr[6] I3=out_SB_LUT4_O_9_I3 O=out_SB_LUT4_O_16_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_26_I0 I2=out_SB_LUT4_O_I3 I3=out_SB_LUT4_O_6_I1 O=out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_18_I0 I1=out_SB_LUT4_O_9_I3 I2=out_SB_LUT4_O_18_I2 I3=out[19] O=out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$false I1=$false I2=addr[6] I3=addr[5] O=out_SB_LUT4_O_18_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=addr[3] I2=addr[4] I3=addr[2] O=out_SB_LUT4_O_18_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_19_I1 I2=out_SB_LUT4_O_1_I1 I3=out_SB_LUT4_O_19_I3 O=out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=addr[3] I1=addr[2] I2=addr[5] I3=addr[4] O=out_SB_LUT4_O_19_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110000000000100
.gate SB_LUT4 I0=out_SB_LUT4_O_19_I3_SB_LUT4_O_I0 I1=out_SB_LUT4_O_19_I3_SB_LUT4_O_I1 I2=addr[6] I3=out_SB_LUT4_O_9_I3 O=out_SB_LUT4_O_19_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=addr[5] I1=addr[3] I2=addr[4] I3=addr[2] O=out_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111110011111111
.gate SB_LUT4 I0=addr[3] I1=addr[4] I2=addr[5] I3=addr[2] O=out_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001110011101000
.gate SB_LUT4 I0=addr[2] I1=addr[5] I2=addr[4] I3=addr[3] O=out_SB_LUT4_O_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000101000111111
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_I3 I3=out_SB_LUT4_O_6_I1 O=out_SB_LUT4_O_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_8_I2_SB_LUT4_O_I0 I1=out_SB_LUT4_O_1_I2_SB_LUT4_O_I1 I2=out_SB_LUT4_O_1_I2_SB_LUT4_O_I2 I3=addr[6] O=out_SB_LUT4_O_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[4] I3=addr[5] O=out_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111010011111011
.gate SB_LUT4 I0=addr[4] I1=addr[2] I2=addr[5] I3=addr[3] O=out_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101110101111
.gate SB_LUT4 I0=out_SB_LUT4_O_2_I0 I1=addr[7] I2=out_SB_LUT4_O_I3 I3=out_SB_LUT4_O_2_I3 O=out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_20_I0 I1=out_SB_LUT4_O_20_I1 I2=out_SB_LUT4_O_9_I3 I3=out_SB_LUT4_O_20_I3 O=out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$false I1=$false I2=addr[6] I3=out_SB_LUT4_O_20_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_20_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=addr[5] I1=addr[3] I2=addr[4] I3=addr[2] O=out_SB_LUT4_O_20_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111011110011
.gate SB_LUT4 I0=addr[5] I1=out_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=addr[6] I3=out_SB_LUT4_O_9_I2_SB_LUT4_O_I1 O=out_SB_LUT4_O_20_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$false I1=$false I2=addr[2] I3=addr[4] O=out_SB_LUT4_O_20_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=addr[3] I1=addr[5] I2=out_SB_LUT4_O_20_I3_SB_LUT4_O_I2 I3=out_SB_LUT4_O_1_I1 O=out_SB_LUT4_O_20_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=addr[2] I1=addr[5] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000011
.gate SB_LUT4 I0=out_SB_LUT4_O_1_I1 I1=out_SB_LUT4_O_21_I1 I2=out_SB_LUT4_O_21_I2 I3=out_SB_LUT4_O_9_I3 O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=addr[5] I1=addr[3] I2=addr[4] I3=addr[2] O=out_SB_LUT4_O_21_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001100000000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_21_I2_SB_LUT4_O_I1 I2=out_SB_LUT4_O_21_I2_SB_LUT4_O_I2 I3=addr[2] O=out_SB_LUT4_O_21_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=addr[5] I1=addr[6] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000110110100
.gate SB_LUT4 I0=addr[3] I1=addr[5] I2=addr[6] I3=addr[4] O=out_SB_LUT4_O_21_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110000000000001
.gate SB_LUT4 I0=out_SB_LUT4_O_22_I0 I1=out_SB_LUT4_O_6_I1 I2=out_SB_LUT4_O_22_I2 I3=out_SB_LUT4_O_I3 O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=addr[3] I1=addr[2] I2=addr[5] I3=addr[4] O=out_SB_LUT4_O_22_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111001111111
.gate SB_LUT4 I0=out_SB_LUT4_O_9_I1_SB_LUT4_O_I3 I1=out_SB_LUT4_O_22_I2_SB_LUT4_O_I1 I2=addr[7] I3=addr[6] O=out_SB_LUT4_O_22_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=addr[4] I1=addr[5] I2=addr[2] I3=addr[3] O=out_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101101100111110
.gate SB_LUT4 I0=out_SB_LUT4_O_23_I0 I1=out_SB_LUT4_O_23_I1 I2=out_SB_LUT4_O_26_I2 I3=out_SB_LUT4_O_I3 O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=$false I2=addr[4] I3=out_SB_LUT4_O_15_I1 O=out_SB_LUT4_O_23_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_6_I1 I3=out_SB_LUT4_O_23_I1_SB_LUT4_O_I3 O=out_SB_LUT4_O_23_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[5] I3=addr[4] O=out_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_24_I0 I1=out_SB_LUT4_O_1_I1 I2=out_SB_LUT4_O_24_I2 I3=out_SB_LUT4_O_9_I3 O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=addr[2] I1=addr[4] I2=addr[5] I3=addr[3] O=out_SB_LUT4_O_24_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010001100111100
.gate SB_LUT4 I0=$false I1=addr[4] I2=out_SB_LUT4_O_24_I2_SB_LUT4_O_I2 I3=out_SB_LUT4_O_24_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_24_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000011001111
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[3] I3=addr[6] O=out_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101010001000
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[5] I3=addr[6] O=out_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000010000111010
.gate SB_LUT4 I0=out_SB_LUT4_O_25_I0 I1=out_SB_LUT4_O_25_I1 I2=out_SB_LUT4_O_25_I2 I3=out_SB_LUT4_O_I3 O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_27_I0_SB_LUT4_O_I2 I1=out_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I2=addr[5] I3=out_SB_LUT4_O_25_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_25_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=out_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I1=out_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=out_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I3=out_SB_LUT4_O_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_25_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=addr[3] I1=addr[5] I2=addr[7] I3=addr[6] O=out_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[4] I3=out_SB_LUT4_O_25_I1_SB_LUT4_O_I3 O=out_SB_LUT4_O_25_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101011100000000
.gate SB_LUT4 I0=addr[4] I1=addr[3] I2=addr[5] I3=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_6_I1 I3=out_SB_LUT4_O_14_I1 O=out_SB_LUT4_O_25_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_26_I0 I1=out_SB_LUT4_O_6_I1 I2=out_SB_LUT4_O_26_I2 I3=out_SB_LUT4_O_I3 O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_27_I3_SB_LUT4_O_I0 I2=addr[5] I3=addr[3] O=out_SB_LUT4_O_26_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 I2=out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 I3=out_SB_LUT4_O_I0 O=out_SB_LUT4_O_26_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000011110011
.gate SB_LUT4 I0=out_SB_LUT4_O_27_I0 I1=out_SB_LUT4_O_27_I1 I2=out_SB_LUT4_O_9_I3 I3=out_SB_LUT4_O_27_I3 O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$false I1=addr[5] I2=out_SB_LUT4_O_27_I0_SB_LUT4_O_I2 I3=addr[6] O=out_SB_LUT4_O_27_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=addr[2] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=addr[2] I1=out_SB_LUT4_O_27_I1_SB_LUT4_O_I1 I2=addr[5] I3=addr[6] O=out_SB_LUT4_O_27_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=$false I1=$false I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_27_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=out_SB_LUT4_O_27_I3_SB_LUT4_O_I0 I1=out_SB_LUT4_O_18_I2 I2=addr[5] I3=out_SB_LUT4_O_1_I1 O=out_SB_LUT4_O_27_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$false I2=addr[2] I3=addr[4] O=out_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=out_SB_LUT4_O_28_I0 I1=addr[6] I2=addr[7] I3=out_SB_LUT4_O_I3 O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_20_I1_SB_LUT4_O_I1 I2=addr[5] I3=addr[3] O=out_SB_LUT4_O_28_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=addr[4] I1=addr[3] I2=addr[2] I3=addr[5] O=out_SB_LUT4_O_2_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001000110000
.gate SB_LUT4 I0=out_SB_LUT4_O_2_I3_SB_LUT4_O_I0 I1=out_SB_LUT4_O_2_I3_SB_LUT4_O_I1 I2=addr[7] I3=addr[6] O=out_SB_LUT4_O_2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000010111111100
.gate SB_LUT4 I0=addr[2] I1=out_SB_LUT4_O_13_I3_SB_LUT4_O_I0 I2=out_SB_LUT4_O_27_I0_SB_LUT4_O_I2 I3=addr[5] O=out_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_16_I2_SB_LUT4_O_I0 I3=addr[5] O=out_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_3_I2 I3=out_SB_LUT4_O_3_I3 O=out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=addr[4] I1=addr[5] I2=addr[2] I3=addr[3] O=out_SB_LUT4_O_3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0011001111010000
.gate SB_LUT4 I0=out_SB_LUT4_O_14_I0 I1=out_SB_LUT4_O_6_I1 I2=addr[4] I3=out_SB_LUT4_O_I3 O=out_SB_LUT4_O_3_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_4_I0 I1=out_SB_LUT4_O_5_I1 I2=out_SB_LUT4_O_7_I1 I3=out_SB_LUT4_O_I3 O=out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 I3=out_SB_LUT4_O_4_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_4_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[4] I3=addr[3] O=out_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_5_I1 I2=out_SB_LUT4_O_7_I1 I3=out_SB_LUT4_O_I3 O=out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_5_I1_SB_LUT4_O_I1 I2=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 I3=out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_5_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0010001100001010
.gate SB_LUT4 I0=out_SB_LUT4_O_6_I0 I1=out_SB_LUT4_O_6_I1 I2=out_SB_LUT4_O_7_I2 I3=out_SB_LUT4_O_I3 O=out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[5] I3=addr[4] O=out_SB_LUT4_O_6_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101001100101010
.gate SB_LUT4 I0=$false I1=$false I2=addr[6] I3=addr[7] O=out_SB_LUT4_O_6_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_7_I1 I2=out_SB_LUT4_O_7_I2 I3=out_SB_LUT4_O_I3 O=out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=addr[2] I1=addr[4] I2=out_SB_LUT4_O_I0_SB_LUT4_O_I3 I3=out_SB_LUT4_O_I1 O=out_SB_LUT4_O_7_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_7_I2_SB_LUT4_O_I1 I2=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 I3=out_SB_LUT4_O_7_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_7_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000111111
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0010001100101010
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=out_SB_LUT4_O_14_I0 O=out_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=addr[4] I1=addr[5] I2=addr[3] I3=addr[2] O=out_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000001100001101
.gate SB_LUT4 I0=out_SB_LUT4_O_8_I0 I1=out_SB_LUT4_O_8_I1 I2=out_SB_LUT4_O_8_I2 I3=out_SB_LUT4_O_I3 O=out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=addr[4] I1=out_SB_LUT4_O_I0_SB_LUT4_O_I3 I2=out_SB_LUT4_O_8_I0_SB_LUT4_O_I2 I3=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_8_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[4] I3=addr[5] O=out_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=$false I2=addr[7] I3=addr[6] O=out_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=addr[2] I3=addr[3] O=out_SB_LUT4_O_8_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=out_SB_LUT4_O_8_I2_SB_LUT4_O_I0 I1=out_SB_LUT4_O_8_I2_SB_LUT4_O_I1 I2=addr[7] I3=addr[6] O=out_SB_LUT4_O_8_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111101000111111
.gate SB_LUT4 I0=addr[4] I1=addr[3] I2=addr[5] I3=addr[2] O=out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1101011101110101
.gate SB_LUT4 I0=addr[2] I1=addr[4] I2=addr[3] I3=addr[5] O=out_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000100000000
.gate SB_LUT4 I0=addr[6] I1=out_SB_LUT4_O_9_I1 I2=out_SB_LUT4_O_9_I2 I3=out_SB_LUT4_O_9_I3 O=out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_9_I1_SB_LUT4_O_I2 I3=out_SB_LUT4_O_9_I1_SB_LUT4_O_I3 O=out_SB_LUT4_O_9_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=addr[5] I2=addr[2] I3=addr[4] O=out_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=addr[2] I1=addr[4] I2=addr[3] I3=addr[5] O=out_SB_LUT4_O_9_I1_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=out_SB_LUT4_O_9_I2_SB_LUT4_O_I1 I2=addr[6] I3=out_SB_LUT4_O_9_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_9_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=addr[2] I1=addr[3] I2=addr[4] I3=addr[5] O=out_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=addr[5] I1=addr[4] I2=addr[3] I3=addr[2] O=out_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1110011111111111
.gate SB_LUT4 I0=$false I1=$false I2=addr[7] I3=out_SB_LUT4_O_I3 O=out_SB_LUT4_O_9_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_18_I2 I3=out_SB_LUT4_O_I0_SB_LUT4_O_I3 O=out_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=addr[6] I2=addr[5] I3=addr[7] O=out_SB_LUT4_O_I0_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=$false I2=out_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=out_SB_LUT4_O_6_I1 O=out_SB_LUT4_O_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=addr[5] I1=addr[2] I2=addr[3] I3=addr[4] O=out_SB_LUT4_O_I1_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1000011101011101
.gate SB_LUT4 I0=out_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=addr[6] I2=addr[7] I3=out_SB_LUT4_O_I2_SB_LUT4_O_I3 O=out_SB_LUT4_O_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=addr[3] I1=addr[5] I2=addr[4] I3=addr[2] O=out_SB_LUT4_O_I2_SB_LUT4_O_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0001001111000101
.gate SB_LUT4 I0=addr[5] I1=out_SB_LUT4_O_15_I1_SB_LUT4_O_I1 I2=addr[6] I3=addr[4] O=out_SB_LUT4_O_I2_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000001100001101
.gate SB_LUT4 I0=$false I1=$false I2=addr[9] I3=addr[8] O=out_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.names $true instruction_memory[0][0]
1 1
.names $true instruction_memory[0][1]
1 1
.names $false instruction_memory[0][2]
1 1
.names $false instruction_memory[0][3]
1 1
.names $true instruction_memory[0][4]
1 1
.names $false instruction_memory[0][5]
1 1
.names $false instruction_memory[0][6]
1 1
.names $false instruction_memory[0][7]
1 1
.names $false instruction_memory[0][8]
1 1
.names $false instruction_memory[0][9]
1 1
.names $false instruction_memory[0][10]
1 1
.names $false instruction_memory[0][11]
1 1
.names $false instruction_memory[0][12]
1 1
.names $false instruction_memory[0][13]
1 1
.names $false instruction_memory[0][14]
1 1
.names $false instruction_memory[0][15]
1 1
.names $false instruction_memory[0][16]
1 1
.names $false instruction_memory[0][17]
1 1
.names $false instruction_memory[0][18]
1 1
.names $false instruction_memory[0][19]
1 1
.names $false instruction_memory[0][20]
1 1
.names $false instruction_memory[0][21]
1 1
.names $false instruction_memory[0][22]
1 1
.names $false instruction_memory[0][23]
1 1
.names $false instruction_memory[0][24]
1 1
.names $false instruction_memory[0][25]
1 1
.names $false instruction_memory[0][26]
1 1
.names $false instruction_memory[0][27]
1 1
.names $false instruction_memory[0][28]
1 1
.names $false instruction_memory[0][29]
1 1
.names $false instruction_memory[0][30]
1 1
.names $false instruction_memory[0][31]
1 1
.names $false instruction_memory[100][0]
1 1
.names $false instruction_memory[100][1]
1 1
.names $false instruction_memory[100][2]
1 1
.names $false instruction_memory[100][3]
1 1
.names $false instruction_memory[100][4]
1 1
.names $false instruction_memory[100][5]
1 1
.names $false instruction_memory[100][6]
1 1
.names $false instruction_memory[100][7]
1 1
.names $false instruction_memory[100][8]
1 1
.names $false instruction_memory[100][9]
1 1
.names $false instruction_memory[100][10]
1 1
.names $false instruction_memory[100][11]
1 1
.names $false instruction_memory[100][12]
1 1
.names $false instruction_memory[100][13]
1 1
.names $false instruction_memory[100][14]
1 1
.names $false instruction_memory[100][15]
1 1
.names $false instruction_memory[100][16]
1 1
.names $false instruction_memory[100][17]
1 1
.names $false instruction_memory[100][18]
1 1
.names $false instruction_memory[100][19]
1 1
.names $false instruction_memory[100][20]
1 1
.names $false instruction_memory[100][21]
1 1
.names $false instruction_memory[100][22]
1 1
.names $false instruction_memory[100][23]
1 1
.names $false instruction_memory[100][24]
1 1
.names $false instruction_memory[100][25]
1 1
.names $false instruction_memory[100][26]
1 1
.names $false instruction_memory[100][27]
1 1
.names $false instruction_memory[100][28]
1 1
.names $false instruction_memory[100][29]
1 1
.names $false instruction_memory[100][30]
1 1
.names $false instruction_memory[100][31]
1 1
.names $false instruction_memory[101][0]
1 1
.names $false instruction_memory[101][1]
1 1
.names $false instruction_memory[101][2]
1 1
.names $false instruction_memory[101][3]
1 1
.names $false instruction_memory[101][4]
1 1
.names $false instruction_memory[101][5]
1 1
.names $false instruction_memory[101][6]
1 1
.names $false instruction_memory[101][7]
1 1
.names $false instruction_memory[101][8]
1 1
.names $false instruction_memory[101][9]
1 1
.names $false instruction_memory[101][10]
1 1
.names $false instruction_memory[101][11]
1 1
.names $false instruction_memory[101][12]
1 1
.names $false instruction_memory[101][13]
1 1
.names $false instruction_memory[101][14]
1 1
.names $false instruction_memory[101][15]
1 1
.names $false instruction_memory[101][16]
1 1
.names $false instruction_memory[101][17]
1 1
.names $false instruction_memory[101][18]
1 1
.names $false instruction_memory[101][19]
1 1
.names $false instruction_memory[101][20]
1 1
.names $false instruction_memory[101][21]
1 1
.names $false instruction_memory[101][22]
1 1
.names $false instruction_memory[101][23]
1 1
.names $false instruction_memory[101][24]
1 1
.names $false instruction_memory[101][25]
1 1
.names $false instruction_memory[101][26]
1 1
.names $false instruction_memory[101][27]
1 1
.names $false instruction_memory[101][28]
1 1
.names $false instruction_memory[101][29]
1 1
.names $false instruction_memory[101][30]
1 1
.names $false instruction_memory[101][31]
1 1
.names $false instruction_memory[102][0]
1 1
.names $false instruction_memory[102][1]
1 1
.names $false instruction_memory[102][2]
1 1
.names $false instruction_memory[102][3]
1 1
.names $false instruction_memory[102][4]
1 1
.names $false instruction_memory[102][5]
1 1
.names $false instruction_memory[102][6]
1 1
.names $false instruction_memory[102][7]
1 1
.names $false instruction_memory[102][8]
1 1
.names $false instruction_memory[102][9]
1 1
.names $false instruction_memory[102][10]
1 1
.names $false instruction_memory[102][11]
1 1
.names $false instruction_memory[102][12]
1 1
.names $false instruction_memory[102][13]
1 1
.names $false instruction_memory[102][14]
1 1
.names $false instruction_memory[102][15]
1 1
.names $false instruction_memory[102][16]
1 1
.names $false instruction_memory[102][17]
1 1
.names $false instruction_memory[102][18]
1 1
.names $false instruction_memory[102][19]
1 1
.names $false instruction_memory[102][20]
1 1
.names $false instruction_memory[102][21]
1 1
.names $false instruction_memory[102][22]
1 1
.names $false instruction_memory[102][23]
1 1
.names $false instruction_memory[102][24]
1 1
.names $false instruction_memory[102][25]
1 1
.names $false instruction_memory[102][26]
1 1
.names $false instruction_memory[102][27]
1 1
.names $false instruction_memory[102][28]
1 1
.names $false instruction_memory[102][29]
1 1
.names $false instruction_memory[102][30]
1 1
.names $false instruction_memory[102][31]
1 1
.names $false instruction_memory[103][0]
1 1
.names $false instruction_memory[103][1]
1 1
.names $false instruction_memory[103][2]
1 1
.names $false instruction_memory[103][3]
1 1
.names $false instruction_memory[103][4]
1 1
.names $false instruction_memory[103][5]
1 1
.names $false instruction_memory[103][6]
1 1
.names $false instruction_memory[103][7]
1 1
.names $false instruction_memory[103][8]
1 1
.names $false instruction_memory[103][9]
1 1
.names $false instruction_memory[103][10]
1 1
.names $false instruction_memory[103][11]
1 1
.names $false instruction_memory[103][12]
1 1
.names $false instruction_memory[103][13]
1 1
.names $false instruction_memory[103][14]
1 1
.names $false instruction_memory[103][15]
1 1
.names $false instruction_memory[103][16]
1 1
.names $false instruction_memory[103][17]
1 1
.names $false instruction_memory[103][18]
1 1
.names $false instruction_memory[103][19]
1 1
.names $false instruction_memory[103][20]
1 1
.names $false instruction_memory[103][21]
1 1
.names $false instruction_memory[103][22]
1 1
.names $false instruction_memory[103][23]
1 1
.names $false instruction_memory[103][24]
1 1
.names $false instruction_memory[103][25]
1 1
.names $false instruction_memory[103][26]
1 1
.names $false instruction_memory[103][27]
1 1
.names $false instruction_memory[103][28]
1 1
.names $false instruction_memory[103][29]
1 1
.names $false instruction_memory[103][30]
1 1
.names $false instruction_memory[103][31]
1 1
.names $false instruction_memory[104][0]
1 1
.names $false instruction_memory[104][1]
1 1
.names $false instruction_memory[104][2]
1 1
.names $false instruction_memory[104][3]
1 1
.names $false instruction_memory[104][4]
1 1
.names $false instruction_memory[104][5]
1 1
.names $false instruction_memory[104][6]
1 1
.names $false instruction_memory[104][7]
1 1
.names $false instruction_memory[104][8]
1 1
.names $false instruction_memory[104][9]
1 1
.names $false instruction_memory[104][10]
1 1
.names $false instruction_memory[104][11]
1 1
.names $false instruction_memory[104][12]
1 1
.names $false instruction_memory[104][13]
1 1
.names $false instruction_memory[104][14]
1 1
.names $false instruction_memory[104][15]
1 1
.names $false instruction_memory[104][16]
1 1
.names $false instruction_memory[104][17]
1 1
.names $false instruction_memory[104][18]
1 1
.names $false instruction_memory[104][19]
1 1
.names $false instruction_memory[104][20]
1 1
.names $false instruction_memory[104][21]
1 1
.names $false instruction_memory[104][22]
1 1
.names $false instruction_memory[104][23]
1 1
.names $false instruction_memory[104][24]
1 1
.names $false instruction_memory[104][25]
1 1
.names $false instruction_memory[104][26]
1 1
.names $false instruction_memory[104][27]
1 1
.names $false instruction_memory[104][28]
1 1
.names $false instruction_memory[104][29]
1 1
.names $false instruction_memory[104][30]
1 1
.names $false instruction_memory[104][31]
1 1
.names $false instruction_memory[105][0]
1 1
.names $false instruction_memory[105][1]
1 1
.names $false instruction_memory[105][2]
1 1
.names $false instruction_memory[105][3]
1 1
.names $false instruction_memory[105][4]
1 1
.names $false instruction_memory[105][5]
1 1
.names $false instruction_memory[105][6]
1 1
.names $false instruction_memory[105][7]
1 1
.names $false instruction_memory[105][8]
1 1
.names $false instruction_memory[105][9]
1 1
.names $false instruction_memory[105][10]
1 1
.names $false instruction_memory[105][11]
1 1
.names $false instruction_memory[105][12]
1 1
.names $false instruction_memory[105][13]
1 1
.names $false instruction_memory[105][14]
1 1
.names $false instruction_memory[105][15]
1 1
.names $false instruction_memory[105][16]
1 1
.names $false instruction_memory[105][17]
1 1
.names $false instruction_memory[105][18]
1 1
.names $false instruction_memory[105][19]
1 1
.names $false instruction_memory[105][20]
1 1
.names $false instruction_memory[105][21]
1 1
.names $false instruction_memory[105][22]
1 1
.names $false instruction_memory[105][23]
1 1
.names $false instruction_memory[105][24]
1 1
.names $false instruction_memory[105][25]
1 1
.names $false instruction_memory[105][26]
1 1
.names $false instruction_memory[105][27]
1 1
.names $false instruction_memory[105][28]
1 1
.names $false instruction_memory[105][29]
1 1
.names $false instruction_memory[105][30]
1 1
.names $false instruction_memory[105][31]
1 1
.names $false instruction_memory[106][0]
1 1
.names $false instruction_memory[106][1]
1 1
.names $false instruction_memory[106][2]
1 1
.names $false instruction_memory[106][3]
1 1
.names $false instruction_memory[106][4]
1 1
.names $false instruction_memory[106][5]
1 1
.names $false instruction_memory[106][6]
1 1
.names $false instruction_memory[106][7]
1 1
.names $false instruction_memory[106][8]
1 1
.names $false instruction_memory[106][9]
1 1
.names $false instruction_memory[106][10]
1 1
.names $false instruction_memory[106][11]
1 1
.names $false instruction_memory[106][12]
1 1
.names $false instruction_memory[106][13]
1 1
.names $false instruction_memory[106][14]
1 1
.names $false instruction_memory[106][15]
1 1
.names $false instruction_memory[106][16]
1 1
.names $false instruction_memory[106][17]
1 1
.names $false instruction_memory[106][18]
1 1
.names $false instruction_memory[106][19]
1 1
.names $false instruction_memory[106][20]
1 1
.names $false instruction_memory[106][21]
1 1
.names $false instruction_memory[106][22]
1 1
.names $false instruction_memory[106][23]
1 1
.names $false instruction_memory[106][24]
1 1
.names $false instruction_memory[106][25]
1 1
.names $false instruction_memory[106][26]
1 1
.names $false instruction_memory[106][27]
1 1
.names $false instruction_memory[106][28]
1 1
.names $false instruction_memory[106][29]
1 1
.names $false instruction_memory[106][30]
1 1
.names $false instruction_memory[106][31]
1 1
.names $false instruction_memory[107][0]
1 1
.names $false instruction_memory[107][1]
1 1
.names $false instruction_memory[107][2]
1 1
.names $false instruction_memory[107][3]
1 1
.names $false instruction_memory[107][4]
1 1
.names $false instruction_memory[107][5]
1 1
.names $false instruction_memory[107][6]
1 1
.names $false instruction_memory[107][7]
1 1
.names $false instruction_memory[107][8]
1 1
.names $false instruction_memory[107][9]
1 1
.names $false instruction_memory[107][10]
1 1
.names $false instruction_memory[107][11]
1 1
.names $false instruction_memory[107][12]
1 1
.names $false instruction_memory[107][13]
1 1
.names $false instruction_memory[107][14]
1 1
.names $false instruction_memory[107][15]
1 1
.names $false instruction_memory[107][16]
1 1
.names $false instruction_memory[107][17]
1 1
.names $false instruction_memory[107][18]
1 1
.names $false instruction_memory[107][19]
1 1
.names $false instruction_memory[107][20]
1 1
.names $false instruction_memory[107][21]
1 1
.names $false instruction_memory[107][22]
1 1
.names $false instruction_memory[107][23]
1 1
.names $false instruction_memory[107][24]
1 1
.names $false instruction_memory[107][25]
1 1
.names $false instruction_memory[107][26]
1 1
.names $false instruction_memory[107][27]
1 1
.names $false instruction_memory[107][28]
1 1
.names $false instruction_memory[107][29]
1 1
.names $false instruction_memory[107][30]
1 1
.names $false instruction_memory[107][31]
1 1
.names $false instruction_memory[108][0]
1 1
.names $false instruction_memory[108][1]
1 1
.names $false instruction_memory[108][2]
1 1
.names $false instruction_memory[108][3]
1 1
.names $false instruction_memory[108][4]
1 1
.names $false instruction_memory[108][5]
1 1
.names $false instruction_memory[108][6]
1 1
.names $false instruction_memory[108][7]
1 1
.names $false instruction_memory[108][8]
1 1
.names $false instruction_memory[108][9]
1 1
.names $false instruction_memory[108][10]
1 1
.names $false instruction_memory[108][11]
1 1
.names $false instruction_memory[108][12]
1 1
.names $false instruction_memory[108][13]
1 1
.names $false instruction_memory[108][14]
1 1
.names $false instruction_memory[108][15]
1 1
.names $false instruction_memory[108][16]
1 1
.names $false instruction_memory[108][17]
1 1
.names $false instruction_memory[108][18]
1 1
.names $false instruction_memory[108][19]
1 1
.names $false instruction_memory[108][20]
1 1
.names $false instruction_memory[108][21]
1 1
.names $false instruction_memory[108][22]
1 1
.names $false instruction_memory[108][23]
1 1
.names $false instruction_memory[108][24]
1 1
.names $false instruction_memory[108][25]
1 1
.names $false instruction_memory[108][26]
1 1
.names $false instruction_memory[108][27]
1 1
.names $false instruction_memory[108][28]
1 1
.names $false instruction_memory[108][29]
1 1
.names $false instruction_memory[108][30]
1 1
.names $false instruction_memory[108][31]
1 1
.names $false instruction_memory[109][0]
1 1
.names $false instruction_memory[109][1]
1 1
.names $false instruction_memory[109][2]
1 1
.names $false instruction_memory[109][3]
1 1
.names $false instruction_memory[109][4]
1 1
.names $false instruction_memory[109][5]
1 1
.names $false instruction_memory[109][6]
1 1
.names $false instruction_memory[109][7]
1 1
.names $false instruction_memory[109][8]
1 1
.names $false instruction_memory[109][9]
1 1
.names $false instruction_memory[109][10]
1 1
.names $false instruction_memory[109][11]
1 1
.names $false instruction_memory[109][12]
1 1
.names $false instruction_memory[109][13]
1 1
.names $false instruction_memory[109][14]
1 1
.names $false instruction_memory[109][15]
1 1
.names $false instruction_memory[109][16]
1 1
.names $false instruction_memory[109][17]
1 1
.names $false instruction_memory[109][18]
1 1
.names $false instruction_memory[109][19]
1 1
.names $false instruction_memory[109][20]
1 1
.names $false instruction_memory[109][21]
1 1
.names $false instruction_memory[109][22]
1 1
.names $false instruction_memory[109][23]
1 1
.names $false instruction_memory[109][24]
1 1
.names $false instruction_memory[109][25]
1 1
.names $false instruction_memory[109][26]
1 1
.names $false instruction_memory[109][27]
1 1
.names $false instruction_memory[109][28]
1 1
.names $false instruction_memory[109][29]
1 1
.names $false instruction_memory[109][30]
1 1
.names $false instruction_memory[109][31]
1 1
.names $true instruction_memory[10][0]
1 1
.names $true instruction_memory[10][1]
1 1
.names $false instruction_memory[10][2]
1 1
.names $false instruction_memory[10][3]
1 1
.names $true instruction_memory[10][4]
1 1
.names $false instruction_memory[10][5]
1 1
.names $false instruction_memory[10][6]
1 1
.names $true instruction_memory[10][7]
1 1
.names $true instruction_memory[10][8]
1 1
.names $false instruction_memory[10][9]
1 1
.names $true instruction_memory[10][10]
1 1
.names $false instruction_memory[10][11]
1 1
.names $false instruction_memory[10][12]
1 1
.names $false instruction_memory[10][13]
1 1
.names $false instruction_memory[10][14]
1 1
.names $false instruction_memory[10][15]
1 1
.names $false instruction_memory[10][16]
1 1
.names $false instruction_memory[10][17]
1 1
.names $false instruction_memory[10][18]
1 1
.names $false instruction_memory[10][19]
1 1
.names $true instruction_memory[10][20]
1 1
.names $true instruction_memory[10][21]
1 1
.names $true instruction_memory[10][22]
1 1
.names $true instruction_memory[10][23]
1 1
.names $true instruction_memory[10][24]
1 1
.names $true instruction_memory[10][25]
1 1
.names $true instruction_memory[10][26]
1 1
.names $true instruction_memory[10][27]
1 1
.names $false instruction_memory[10][28]
1 1
.names $false instruction_memory[10][29]
1 1
.names $false instruction_memory[10][30]
1 1
.names $false instruction_memory[10][31]
1 1
.names $false instruction_memory[110][0]
1 1
.names $false instruction_memory[110][1]
1 1
.names $false instruction_memory[110][2]
1 1
.names $false instruction_memory[110][3]
1 1
.names $false instruction_memory[110][4]
1 1
.names $false instruction_memory[110][5]
1 1
.names $false instruction_memory[110][6]
1 1
.names $false instruction_memory[110][7]
1 1
.names $false instruction_memory[110][8]
1 1
.names $false instruction_memory[110][9]
1 1
.names $false instruction_memory[110][10]
1 1
.names $false instruction_memory[110][11]
1 1
.names $false instruction_memory[110][12]
1 1
.names $false instruction_memory[110][13]
1 1
.names $false instruction_memory[110][14]
1 1
.names $false instruction_memory[110][15]
1 1
.names $false instruction_memory[110][16]
1 1
.names $false instruction_memory[110][17]
1 1
.names $false instruction_memory[110][18]
1 1
.names $false instruction_memory[110][19]
1 1
.names $false instruction_memory[110][20]
1 1
.names $false instruction_memory[110][21]
1 1
.names $false instruction_memory[110][22]
1 1
.names $false instruction_memory[110][23]
1 1
.names $false instruction_memory[110][24]
1 1
.names $false instruction_memory[110][25]
1 1
.names $false instruction_memory[110][26]
1 1
.names $false instruction_memory[110][27]
1 1
.names $false instruction_memory[110][28]
1 1
.names $false instruction_memory[110][29]
1 1
.names $false instruction_memory[110][30]
1 1
.names $false instruction_memory[110][31]
1 1
.names $false instruction_memory[111][0]
1 1
.names $false instruction_memory[111][1]
1 1
.names $false instruction_memory[111][2]
1 1
.names $false instruction_memory[111][3]
1 1
.names $false instruction_memory[111][4]
1 1
.names $false instruction_memory[111][5]
1 1
.names $false instruction_memory[111][6]
1 1
.names $false instruction_memory[111][7]
1 1
.names $false instruction_memory[111][8]
1 1
.names $false instruction_memory[111][9]
1 1
.names $false instruction_memory[111][10]
1 1
.names $false instruction_memory[111][11]
1 1
.names $false instruction_memory[111][12]
1 1
.names $false instruction_memory[111][13]
1 1
.names $false instruction_memory[111][14]
1 1
.names $false instruction_memory[111][15]
1 1
.names $false instruction_memory[111][16]
1 1
.names $false instruction_memory[111][17]
1 1
.names $false instruction_memory[111][18]
1 1
.names $false instruction_memory[111][19]
1 1
.names $false instruction_memory[111][20]
1 1
.names $false instruction_memory[111][21]
1 1
.names $false instruction_memory[111][22]
1 1
.names $false instruction_memory[111][23]
1 1
.names $false instruction_memory[111][24]
1 1
.names $false instruction_memory[111][25]
1 1
.names $false instruction_memory[111][26]
1 1
.names $false instruction_memory[111][27]
1 1
.names $false instruction_memory[111][28]
1 1
.names $false instruction_memory[111][29]
1 1
.names $false instruction_memory[111][30]
1 1
.names $false instruction_memory[111][31]
1 1
.names $false instruction_memory[112][0]
1 1
.names $false instruction_memory[112][1]
1 1
.names $false instruction_memory[112][2]
1 1
.names $false instruction_memory[112][3]
1 1
.names $false instruction_memory[112][4]
1 1
.names $false instruction_memory[112][5]
1 1
.names $false instruction_memory[112][6]
1 1
.names $false instruction_memory[112][7]
1 1
.names $false instruction_memory[112][8]
1 1
.names $false instruction_memory[112][9]
1 1
.names $false instruction_memory[112][10]
1 1
.names $false instruction_memory[112][11]
1 1
.names $false instruction_memory[112][12]
1 1
.names $false instruction_memory[112][13]
1 1
.names $false instruction_memory[112][14]
1 1
.names $false instruction_memory[112][15]
1 1
.names $false instruction_memory[112][16]
1 1
.names $false instruction_memory[112][17]
1 1
.names $false instruction_memory[112][18]
1 1
.names $false instruction_memory[112][19]
1 1
.names $false instruction_memory[112][20]
1 1
.names $false instruction_memory[112][21]
1 1
.names $false instruction_memory[112][22]
1 1
.names $false instruction_memory[112][23]
1 1
.names $false instruction_memory[112][24]
1 1
.names $false instruction_memory[112][25]
1 1
.names $false instruction_memory[112][26]
1 1
.names $false instruction_memory[112][27]
1 1
.names $false instruction_memory[112][28]
1 1
.names $false instruction_memory[112][29]
1 1
.names $false instruction_memory[112][30]
1 1
.names $false instruction_memory[112][31]
1 1
.names $false instruction_memory[113][0]
1 1
.names $false instruction_memory[113][1]
1 1
.names $false instruction_memory[113][2]
1 1
.names $false instruction_memory[113][3]
1 1
.names $false instruction_memory[113][4]
1 1
.names $false instruction_memory[113][5]
1 1
.names $false instruction_memory[113][6]
1 1
.names $false instruction_memory[113][7]
1 1
.names $false instruction_memory[113][8]
1 1
.names $false instruction_memory[113][9]
1 1
.names $false instruction_memory[113][10]
1 1
.names $false instruction_memory[113][11]
1 1
.names $false instruction_memory[113][12]
1 1
.names $false instruction_memory[113][13]
1 1
.names $false instruction_memory[113][14]
1 1
.names $false instruction_memory[113][15]
1 1
.names $false instruction_memory[113][16]
1 1
.names $false instruction_memory[113][17]
1 1
.names $false instruction_memory[113][18]
1 1
.names $false instruction_memory[113][19]
1 1
.names $false instruction_memory[113][20]
1 1
.names $false instruction_memory[113][21]
1 1
.names $false instruction_memory[113][22]
1 1
.names $false instruction_memory[113][23]
1 1
.names $false instruction_memory[113][24]
1 1
.names $false instruction_memory[113][25]
1 1
.names $false instruction_memory[113][26]
1 1
.names $false instruction_memory[113][27]
1 1
.names $false instruction_memory[113][28]
1 1
.names $false instruction_memory[113][29]
1 1
.names $false instruction_memory[113][30]
1 1
.names $false instruction_memory[113][31]
1 1
.names $false instruction_memory[114][0]
1 1
.names $false instruction_memory[114][1]
1 1
.names $false instruction_memory[114][2]
1 1
.names $false instruction_memory[114][3]
1 1
.names $false instruction_memory[114][4]
1 1
.names $false instruction_memory[114][5]
1 1
.names $false instruction_memory[114][6]
1 1
.names $false instruction_memory[114][7]
1 1
.names $false instruction_memory[114][8]
1 1
.names $false instruction_memory[114][9]
1 1
.names $false instruction_memory[114][10]
1 1
.names $false instruction_memory[114][11]
1 1
.names $false instruction_memory[114][12]
1 1
.names $false instruction_memory[114][13]
1 1
.names $false instruction_memory[114][14]
1 1
.names $false instruction_memory[114][15]
1 1
.names $false instruction_memory[114][16]
1 1
.names $false instruction_memory[114][17]
1 1
.names $false instruction_memory[114][18]
1 1
.names $false instruction_memory[114][19]
1 1
.names $false instruction_memory[114][20]
1 1
.names $false instruction_memory[114][21]
1 1
.names $false instruction_memory[114][22]
1 1
.names $false instruction_memory[114][23]
1 1
.names $false instruction_memory[114][24]
1 1
.names $false instruction_memory[114][25]
1 1
.names $false instruction_memory[114][26]
1 1
.names $false instruction_memory[114][27]
1 1
.names $false instruction_memory[114][28]
1 1
.names $false instruction_memory[114][29]
1 1
.names $false instruction_memory[114][30]
1 1
.names $false instruction_memory[114][31]
1 1
.names $false instruction_memory[115][0]
1 1
.names $false instruction_memory[115][1]
1 1
.names $false instruction_memory[115][2]
1 1
.names $false instruction_memory[115][3]
1 1
.names $false instruction_memory[115][4]
1 1
.names $false instruction_memory[115][5]
1 1
.names $false instruction_memory[115][6]
1 1
.names $false instruction_memory[115][7]
1 1
.names $false instruction_memory[115][8]
1 1
.names $false instruction_memory[115][9]
1 1
.names $false instruction_memory[115][10]
1 1
.names $false instruction_memory[115][11]
1 1
.names $false instruction_memory[115][12]
1 1
.names $false instruction_memory[115][13]
1 1
.names $false instruction_memory[115][14]
1 1
.names $false instruction_memory[115][15]
1 1
.names $false instruction_memory[115][16]
1 1
.names $false instruction_memory[115][17]
1 1
.names $false instruction_memory[115][18]
1 1
.names $false instruction_memory[115][19]
1 1
.names $false instruction_memory[115][20]
1 1
.names $false instruction_memory[115][21]
1 1
.names $false instruction_memory[115][22]
1 1
.names $false instruction_memory[115][23]
1 1
.names $false instruction_memory[115][24]
1 1
.names $false instruction_memory[115][25]
1 1
.names $false instruction_memory[115][26]
1 1
.names $false instruction_memory[115][27]
1 1
.names $false instruction_memory[115][28]
1 1
.names $false instruction_memory[115][29]
1 1
.names $false instruction_memory[115][30]
1 1
.names $false instruction_memory[115][31]
1 1
.names $false instruction_memory[116][0]
1 1
.names $false instruction_memory[116][1]
1 1
.names $false instruction_memory[116][2]
1 1
.names $false instruction_memory[116][3]
1 1
.names $false instruction_memory[116][4]
1 1
.names $false instruction_memory[116][5]
1 1
.names $false instruction_memory[116][6]
1 1
.names $false instruction_memory[116][7]
1 1
.names $false instruction_memory[116][8]
1 1
.names $false instruction_memory[116][9]
1 1
.names $false instruction_memory[116][10]
1 1
.names $false instruction_memory[116][11]
1 1
.names $false instruction_memory[116][12]
1 1
.names $false instruction_memory[116][13]
1 1
.names $false instruction_memory[116][14]
1 1
.names $false instruction_memory[116][15]
1 1
.names $false instruction_memory[116][16]
1 1
.names $false instruction_memory[116][17]
1 1
.names $false instruction_memory[116][18]
1 1
.names $false instruction_memory[116][19]
1 1
.names $false instruction_memory[116][20]
1 1
.names $false instruction_memory[116][21]
1 1
.names $false instruction_memory[116][22]
1 1
.names $false instruction_memory[116][23]
1 1
.names $false instruction_memory[116][24]
1 1
.names $false instruction_memory[116][25]
1 1
.names $false instruction_memory[116][26]
1 1
.names $false instruction_memory[116][27]
1 1
.names $false instruction_memory[116][28]
1 1
.names $false instruction_memory[116][29]
1 1
.names $false instruction_memory[116][30]
1 1
.names $false instruction_memory[116][31]
1 1
.names $false instruction_memory[117][0]
1 1
.names $false instruction_memory[117][1]
1 1
.names $false instruction_memory[117][2]
1 1
.names $false instruction_memory[117][3]
1 1
.names $false instruction_memory[117][4]
1 1
.names $false instruction_memory[117][5]
1 1
.names $false instruction_memory[117][6]
1 1
.names $false instruction_memory[117][7]
1 1
.names $false instruction_memory[117][8]
1 1
.names $false instruction_memory[117][9]
1 1
.names $false instruction_memory[117][10]
1 1
.names $false instruction_memory[117][11]
1 1
.names $false instruction_memory[117][12]
1 1
.names $false instruction_memory[117][13]
1 1
.names $false instruction_memory[117][14]
1 1
.names $false instruction_memory[117][15]
1 1
.names $false instruction_memory[117][16]
1 1
.names $false instruction_memory[117][17]
1 1
.names $false instruction_memory[117][18]
1 1
.names $false instruction_memory[117][19]
1 1
.names $false instruction_memory[117][20]
1 1
.names $false instruction_memory[117][21]
1 1
.names $false instruction_memory[117][22]
1 1
.names $false instruction_memory[117][23]
1 1
.names $false instruction_memory[117][24]
1 1
.names $false instruction_memory[117][25]
1 1
.names $false instruction_memory[117][26]
1 1
.names $false instruction_memory[117][27]
1 1
.names $false instruction_memory[117][28]
1 1
.names $false instruction_memory[117][29]
1 1
.names $false instruction_memory[117][30]
1 1
.names $false instruction_memory[117][31]
1 1
.names $false instruction_memory[118][0]
1 1
.names $false instruction_memory[118][1]
1 1
.names $false instruction_memory[118][2]
1 1
.names $false instruction_memory[118][3]
1 1
.names $false instruction_memory[118][4]
1 1
.names $false instruction_memory[118][5]
1 1
.names $false instruction_memory[118][6]
1 1
.names $false instruction_memory[118][7]
1 1
.names $false instruction_memory[118][8]
1 1
.names $false instruction_memory[118][9]
1 1
.names $false instruction_memory[118][10]
1 1
.names $false instruction_memory[118][11]
1 1
.names $false instruction_memory[118][12]
1 1
.names $false instruction_memory[118][13]
1 1
.names $false instruction_memory[118][14]
1 1
.names $false instruction_memory[118][15]
1 1
.names $false instruction_memory[118][16]
1 1
.names $false instruction_memory[118][17]
1 1
.names $false instruction_memory[118][18]
1 1
.names $false instruction_memory[118][19]
1 1
.names $false instruction_memory[118][20]
1 1
.names $false instruction_memory[118][21]
1 1
.names $false instruction_memory[118][22]
1 1
.names $false instruction_memory[118][23]
1 1
.names $false instruction_memory[118][24]
1 1
.names $false instruction_memory[118][25]
1 1
.names $false instruction_memory[118][26]
1 1
.names $false instruction_memory[118][27]
1 1
.names $false instruction_memory[118][28]
1 1
.names $false instruction_memory[118][29]
1 1
.names $false instruction_memory[118][30]
1 1
.names $false instruction_memory[118][31]
1 1
.names $false instruction_memory[119][0]
1 1
.names $false instruction_memory[119][1]
1 1
.names $false instruction_memory[119][2]
1 1
.names $false instruction_memory[119][3]
1 1
.names $false instruction_memory[119][4]
1 1
.names $false instruction_memory[119][5]
1 1
.names $false instruction_memory[119][6]
1 1
.names $false instruction_memory[119][7]
1 1
.names $false instruction_memory[119][8]
1 1
.names $false instruction_memory[119][9]
1 1
.names $false instruction_memory[119][10]
1 1
.names $false instruction_memory[119][11]
1 1
.names $false instruction_memory[119][12]
1 1
.names $false instruction_memory[119][13]
1 1
.names $false instruction_memory[119][14]
1 1
.names $false instruction_memory[119][15]
1 1
.names $false instruction_memory[119][16]
1 1
.names $false instruction_memory[119][17]
1 1
.names $false instruction_memory[119][18]
1 1
.names $false instruction_memory[119][19]
1 1
.names $false instruction_memory[119][20]
1 1
.names $false instruction_memory[119][21]
1 1
.names $false instruction_memory[119][22]
1 1
.names $false instruction_memory[119][23]
1 1
.names $false instruction_memory[119][24]
1 1
.names $false instruction_memory[119][25]
1 1
.names $false instruction_memory[119][26]
1 1
.names $false instruction_memory[119][27]
1 1
.names $false instruction_memory[119][28]
1 1
.names $false instruction_memory[119][29]
1 1
.names $false instruction_memory[119][30]
1 1
.names $false instruction_memory[119][31]
1 1
.names $true instruction_memory[11][0]
1 1
.names $true instruction_memory[11][1]
1 1
.names $false instruction_memory[11][2]
1 1
.names $false instruction_memory[11][3]
1 1
.names $false instruction_memory[11][4]
1 1
.names $true instruction_memory[11][5]
1 1
.names $false instruction_memory[11][6]
1 1
.names $false instruction_memory[11][7]
1 1
.names $false instruction_memory[11][8]
1 1
.names $false instruction_memory[11][9]
1 1
.names $false instruction_memory[11][10]
1 1
.names $false instruction_memory[11][11]
1 1
.names $false instruction_memory[11][12]
1 1
.names $true instruction_memory[11][13]
1 1
.names $false instruction_memory[11][14]
1 1
.names $false instruction_memory[11][15]
1 1
.names $false instruction_memory[11][16]
1 1
.names $true instruction_memory[11][17]
1 1
.names $true instruction_memory[11][18]
1 1
.names $false instruction_memory[11][19]
1 1
.names $true instruction_memory[11][20]
1 1
.names $true instruction_memory[11][21]
1 1
.names $false instruction_memory[11][22]
1 1
.names $true instruction_memory[11][23]
1 1
.names $false instruction_memory[11][24]
1 1
.names $false instruction_memory[11][25]
1 1
.names $false instruction_memory[11][26]
1 1
.names $false instruction_memory[11][27]
1 1
.names $false instruction_memory[11][28]
1 1
.names $false instruction_memory[11][29]
1 1
.names $false instruction_memory[11][30]
1 1
.names $false instruction_memory[11][31]
1 1
.names $false instruction_memory[120][0]
1 1
.names $false instruction_memory[120][1]
1 1
.names $false instruction_memory[120][2]
1 1
.names $false instruction_memory[120][3]
1 1
.names $false instruction_memory[120][4]
1 1
.names $false instruction_memory[120][5]
1 1
.names $false instruction_memory[120][6]
1 1
.names $false instruction_memory[120][7]
1 1
.names $false instruction_memory[120][8]
1 1
.names $false instruction_memory[120][9]
1 1
.names $false instruction_memory[120][10]
1 1
.names $false instruction_memory[120][11]
1 1
.names $false instruction_memory[120][12]
1 1
.names $false instruction_memory[120][13]
1 1
.names $false instruction_memory[120][14]
1 1
.names $false instruction_memory[120][15]
1 1
.names $false instruction_memory[120][16]
1 1
.names $false instruction_memory[120][17]
1 1
.names $false instruction_memory[120][18]
1 1
.names $false instruction_memory[120][19]
1 1
.names $false instruction_memory[120][20]
1 1
.names $false instruction_memory[120][21]
1 1
.names $false instruction_memory[120][22]
1 1
.names $false instruction_memory[120][23]
1 1
.names $false instruction_memory[120][24]
1 1
.names $false instruction_memory[120][25]
1 1
.names $false instruction_memory[120][26]
1 1
.names $false instruction_memory[120][27]
1 1
.names $false instruction_memory[120][28]
1 1
.names $false instruction_memory[120][29]
1 1
.names $false instruction_memory[120][30]
1 1
.names $false instruction_memory[120][31]
1 1
.names $false instruction_memory[121][0]
1 1
.names $false instruction_memory[121][1]
1 1
.names $false instruction_memory[121][2]
1 1
.names $false instruction_memory[121][3]
1 1
.names $false instruction_memory[121][4]
1 1
.names $false instruction_memory[121][5]
1 1
.names $false instruction_memory[121][6]
1 1
.names $false instruction_memory[121][7]
1 1
.names $false instruction_memory[121][8]
1 1
.names $false instruction_memory[121][9]
1 1
.names $false instruction_memory[121][10]
1 1
.names $false instruction_memory[121][11]
1 1
.names $false instruction_memory[121][12]
1 1
.names $false instruction_memory[121][13]
1 1
.names $false instruction_memory[121][14]
1 1
.names $false instruction_memory[121][15]
1 1
.names $false instruction_memory[121][16]
1 1
.names $false instruction_memory[121][17]
1 1
.names $false instruction_memory[121][18]
1 1
.names $false instruction_memory[121][19]
1 1
.names $false instruction_memory[121][20]
1 1
.names $false instruction_memory[121][21]
1 1
.names $false instruction_memory[121][22]
1 1
.names $false instruction_memory[121][23]
1 1
.names $false instruction_memory[121][24]
1 1
.names $false instruction_memory[121][25]
1 1
.names $false instruction_memory[121][26]
1 1
.names $false instruction_memory[121][27]
1 1
.names $false instruction_memory[121][28]
1 1
.names $false instruction_memory[121][29]
1 1
.names $false instruction_memory[121][30]
1 1
.names $false instruction_memory[121][31]
1 1
.names $false instruction_memory[122][0]
1 1
.names $false instruction_memory[122][1]
1 1
.names $false instruction_memory[122][2]
1 1
.names $false instruction_memory[122][3]
1 1
.names $false instruction_memory[122][4]
1 1
.names $false instruction_memory[122][5]
1 1
.names $false instruction_memory[122][6]
1 1
.names $false instruction_memory[122][7]
1 1
.names $false instruction_memory[122][8]
1 1
.names $false instruction_memory[122][9]
1 1
.names $false instruction_memory[122][10]
1 1
.names $false instruction_memory[122][11]
1 1
.names $false instruction_memory[122][12]
1 1
.names $false instruction_memory[122][13]
1 1
.names $false instruction_memory[122][14]
1 1
.names $false instruction_memory[122][15]
1 1
.names $false instruction_memory[122][16]
1 1
.names $false instruction_memory[122][17]
1 1
.names $false instruction_memory[122][18]
1 1
.names $false instruction_memory[122][19]
1 1
.names $false instruction_memory[122][20]
1 1
.names $false instruction_memory[122][21]
1 1
.names $false instruction_memory[122][22]
1 1
.names $false instruction_memory[122][23]
1 1
.names $false instruction_memory[122][24]
1 1
.names $false instruction_memory[122][25]
1 1
.names $false instruction_memory[122][26]
1 1
.names $false instruction_memory[122][27]
1 1
.names $false instruction_memory[122][28]
1 1
.names $false instruction_memory[122][29]
1 1
.names $false instruction_memory[122][30]
1 1
.names $false instruction_memory[122][31]
1 1
.names $false instruction_memory[123][0]
1 1
.names $false instruction_memory[123][1]
1 1
.names $false instruction_memory[123][2]
1 1
.names $false instruction_memory[123][3]
1 1
.names $false instruction_memory[123][4]
1 1
.names $false instruction_memory[123][5]
1 1
.names $false instruction_memory[123][6]
1 1
.names $false instruction_memory[123][7]
1 1
.names $false instruction_memory[123][8]
1 1
.names $false instruction_memory[123][9]
1 1
.names $false instruction_memory[123][10]
1 1
.names $false instruction_memory[123][11]
1 1
.names $false instruction_memory[123][12]
1 1
.names $false instruction_memory[123][13]
1 1
.names $false instruction_memory[123][14]
1 1
.names $false instruction_memory[123][15]
1 1
.names $false instruction_memory[123][16]
1 1
.names $false instruction_memory[123][17]
1 1
.names $false instruction_memory[123][18]
1 1
.names $false instruction_memory[123][19]
1 1
.names $false instruction_memory[123][20]
1 1
.names $false instruction_memory[123][21]
1 1
.names $false instruction_memory[123][22]
1 1
.names $false instruction_memory[123][23]
1 1
.names $false instruction_memory[123][24]
1 1
.names $false instruction_memory[123][25]
1 1
.names $false instruction_memory[123][26]
1 1
.names $false instruction_memory[123][27]
1 1
.names $false instruction_memory[123][28]
1 1
.names $false instruction_memory[123][29]
1 1
.names $false instruction_memory[123][30]
1 1
.names $false instruction_memory[123][31]
1 1
.names $false instruction_memory[124][0]
1 1
.names $false instruction_memory[124][1]
1 1
.names $false instruction_memory[124][2]
1 1
.names $false instruction_memory[124][3]
1 1
.names $false instruction_memory[124][4]
1 1
.names $false instruction_memory[124][5]
1 1
.names $false instruction_memory[124][6]
1 1
.names $false instruction_memory[124][7]
1 1
.names $false instruction_memory[124][8]
1 1
.names $false instruction_memory[124][9]
1 1
.names $false instruction_memory[124][10]
1 1
.names $false instruction_memory[124][11]
1 1
.names $false instruction_memory[124][12]
1 1
.names $false instruction_memory[124][13]
1 1
.names $false instruction_memory[124][14]
1 1
.names $false instruction_memory[124][15]
1 1
.names $false instruction_memory[124][16]
1 1
.names $false instruction_memory[124][17]
1 1
.names $false instruction_memory[124][18]
1 1
.names $false instruction_memory[124][19]
1 1
.names $false instruction_memory[124][20]
1 1
.names $false instruction_memory[124][21]
1 1
.names $false instruction_memory[124][22]
1 1
.names $false instruction_memory[124][23]
1 1
.names $false instruction_memory[124][24]
1 1
.names $false instruction_memory[124][25]
1 1
.names $false instruction_memory[124][26]
1 1
.names $false instruction_memory[124][27]
1 1
.names $false instruction_memory[124][28]
1 1
.names $false instruction_memory[124][29]
1 1
.names $false instruction_memory[124][30]
1 1
.names $false instruction_memory[124][31]
1 1
.names $false instruction_memory[125][0]
1 1
.names $false instruction_memory[125][1]
1 1
.names $false instruction_memory[125][2]
1 1
.names $false instruction_memory[125][3]
1 1
.names $false instruction_memory[125][4]
1 1
.names $false instruction_memory[125][5]
1 1
.names $false instruction_memory[125][6]
1 1
.names $false instruction_memory[125][7]
1 1
.names $false instruction_memory[125][8]
1 1
.names $false instruction_memory[125][9]
1 1
.names $false instruction_memory[125][10]
1 1
.names $false instruction_memory[125][11]
1 1
.names $false instruction_memory[125][12]
1 1
.names $false instruction_memory[125][13]
1 1
.names $false instruction_memory[125][14]
1 1
.names $false instruction_memory[125][15]
1 1
.names $false instruction_memory[125][16]
1 1
.names $false instruction_memory[125][17]
1 1
.names $false instruction_memory[125][18]
1 1
.names $false instruction_memory[125][19]
1 1
.names $false instruction_memory[125][20]
1 1
.names $false instruction_memory[125][21]
1 1
.names $false instruction_memory[125][22]
1 1
.names $false instruction_memory[125][23]
1 1
.names $false instruction_memory[125][24]
1 1
.names $false instruction_memory[125][25]
1 1
.names $false instruction_memory[125][26]
1 1
.names $false instruction_memory[125][27]
1 1
.names $false instruction_memory[125][28]
1 1
.names $false instruction_memory[125][29]
1 1
.names $false instruction_memory[125][30]
1 1
.names $false instruction_memory[125][31]
1 1
.names $false instruction_memory[126][0]
1 1
.names $false instruction_memory[126][1]
1 1
.names $false instruction_memory[126][2]
1 1
.names $false instruction_memory[126][3]
1 1
.names $false instruction_memory[126][4]
1 1
.names $false instruction_memory[126][5]
1 1
.names $false instruction_memory[126][6]
1 1
.names $false instruction_memory[126][7]
1 1
.names $false instruction_memory[126][8]
1 1
.names $false instruction_memory[126][9]
1 1
.names $false instruction_memory[126][10]
1 1
.names $false instruction_memory[126][11]
1 1
.names $false instruction_memory[126][12]
1 1
.names $false instruction_memory[126][13]
1 1
.names $false instruction_memory[126][14]
1 1
.names $false instruction_memory[126][15]
1 1
.names $false instruction_memory[126][16]
1 1
.names $false instruction_memory[126][17]
1 1
.names $false instruction_memory[126][18]
1 1
.names $false instruction_memory[126][19]
1 1
.names $false instruction_memory[126][20]
1 1
.names $false instruction_memory[126][21]
1 1
.names $false instruction_memory[126][22]
1 1
.names $false instruction_memory[126][23]
1 1
.names $false instruction_memory[126][24]
1 1
.names $false instruction_memory[126][25]
1 1
.names $false instruction_memory[126][26]
1 1
.names $false instruction_memory[126][27]
1 1
.names $false instruction_memory[126][28]
1 1
.names $false instruction_memory[126][29]
1 1
.names $false instruction_memory[126][30]
1 1
.names $false instruction_memory[126][31]
1 1
.names $false instruction_memory[127][0]
1 1
.names $false instruction_memory[127][1]
1 1
.names $false instruction_memory[127][2]
1 1
.names $false instruction_memory[127][3]
1 1
.names $false instruction_memory[127][4]
1 1
.names $false instruction_memory[127][5]
1 1
.names $false instruction_memory[127][6]
1 1
.names $false instruction_memory[127][7]
1 1
.names $false instruction_memory[127][8]
1 1
.names $false instruction_memory[127][9]
1 1
.names $false instruction_memory[127][10]
1 1
.names $false instruction_memory[127][11]
1 1
.names $false instruction_memory[127][12]
1 1
.names $false instruction_memory[127][13]
1 1
.names $false instruction_memory[127][14]
1 1
.names $false instruction_memory[127][15]
1 1
.names $false instruction_memory[127][16]
1 1
.names $false instruction_memory[127][17]
1 1
.names $false instruction_memory[127][18]
1 1
.names $false instruction_memory[127][19]
1 1
.names $false instruction_memory[127][20]
1 1
.names $false instruction_memory[127][21]
1 1
.names $false instruction_memory[127][22]
1 1
.names $false instruction_memory[127][23]
1 1
.names $false instruction_memory[127][24]
1 1
.names $false instruction_memory[127][25]
1 1
.names $false instruction_memory[127][26]
1 1
.names $false instruction_memory[127][27]
1 1
.names $false instruction_memory[127][28]
1 1
.names $false instruction_memory[127][29]
1 1
.names $false instruction_memory[127][30]
1 1
.names $false instruction_memory[127][31]
1 1
.names $false instruction_memory[128][0]
1 1
.names $false instruction_memory[128][1]
1 1
.names $false instruction_memory[128][2]
1 1
.names $false instruction_memory[128][3]
1 1
.names $false instruction_memory[128][4]
1 1
.names $false instruction_memory[128][5]
1 1
.names $false instruction_memory[128][6]
1 1
.names $false instruction_memory[128][7]
1 1
.names $false instruction_memory[128][8]
1 1
.names $false instruction_memory[128][9]
1 1
.names $false instruction_memory[128][10]
1 1
.names $false instruction_memory[128][11]
1 1
.names $false instruction_memory[128][12]
1 1
.names $false instruction_memory[128][13]
1 1
.names $false instruction_memory[128][14]
1 1
.names $false instruction_memory[128][15]
1 1
.names $false instruction_memory[128][16]
1 1
.names $false instruction_memory[128][17]
1 1
.names $false instruction_memory[128][18]
1 1
.names $false instruction_memory[128][19]
1 1
.names $false instruction_memory[128][20]
1 1
.names $false instruction_memory[128][21]
1 1
.names $false instruction_memory[128][22]
1 1
.names $false instruction_memory[128][23]
1 1
.names $false instruction_memory[128][24]
1 1
.names $false instruction_memory[128][25]
1 1
.names $false instruction_memory[128][26]
1 1
.names $false instruction_memory[128][27]
1 1
.names $false instruction_memory[128][28]
1 1
.names $false instruction_memory[128][29]
1 1
.names $false instruction_memory[128][30]
1 1
.names $false instruction_memory[128][31]
1 1
.names $false instruction_memory[129][0]
1 1
.names $false instruction_memory[129][1]
1 1
.names $false instruction_memory[129][2]
1 1
.names $false instruction_memory[129][3]
1 1
.names $false instruction_memory[129][4]
1 1
.names $false instruction_memory[129][5]
1 1
.names $false instruction_memory[129][6]
1 1
.names $false instruction_memory[129][7]
1 1
.names $false instruction_memory[129][8]
1 1
.names $false instruction_memory[129][9]
1 1
.names $false instruction_memory[129][10]
1 1
.names $false instruction_memory[129][11]
1 1
.names $false instruction_memory[129][12]
1 1
.names $false instruction_memory[129][13]
1 1
.names $false instruction_memory[129][14]
1 1
.names $false instruction_memory[129][15]
1 1
.names $false instruction_memory[129][16]
1 1
.names $false instruction_memory[129][17]
1 1
.names $false instruction_memory[129][18]
1 1
.names $false instruction_memory[129][19]
1 1
.names $false instruction_memory[129][20]
1 1
.names $false instruction_memory[129][21]
1 1
.names $false instruction_memory[129][22]
1 1
.names $false instruction_memory[129][23]
1 1
.names $false instruction_memory[129][24]
1 1
.names $false instruction_memory[129][25]
1 1
.names $false instruction_memory[129][26]
1 1
.names $false instruction_memory[129][27]
1 1
.names $false instruction_memory[129][28]
1 1
.names $false instruction_memory[129][29]
1 1
.names $false instruction_memory[129][30]
1 1
.names $false instruction_memory[129][31]
1 1
.names $true instruction_memory[12][0]
1 1
.names $true instruction_memory[12][1]
1 1
.names $false instruction_memory[12][2]
1 1
.names $false instruction_memory[12][3]
1 1
.names $false instruction_memory[12][4]
1 1
.names $true instruction_memory[12][5]
1 1
.names $false instruction_memory[12][6]
1 1
.names $false instruction_memory[12][7]
1 1
.names $false instruction_memory[12][8]
1 1
.names $true instruction_memory[12][9]
1 1
.names $true instruction_memory[12][10]
1 1
.names $false instruction_memory[12][11]
1 1
.names $false instruction_memory[12][12]
1 1
.names $true instruction_memory[12][13]
1 1
.names $false instruction_memory[12][14]
1 1
.names $false instruction_memory[12][15]
1 1
.names $false instruction_memory[12][16]
1 1
.names $false instruction_memory[12][17]
1 1
.names $true instruction_memory[12][18]
1 1
.names $false instruction_memory[12][19]
1 1
.names $false instruction_memory[12][20]
1 1
.names $false instruction_memory[12][21]
1 1
.names $false instruction_memory[12][22]
1 1
.names $false instruction_memory[12][23]
1 1
.names $false instruction_memory[12][24]
1 1
.names $true instruction_memory[12][25]
1 1
.names $true instruction_memory[12][26]
1 1
.names $true instruction_memory[12][27]
1 1
.names $true instruction_memory[12][28]
1 1
.names $true instruction_memory[12][29]
1 1
.names $true instruction_memory[12][30]
1 1
.names $true instruction_memory[12][31]
1 1
.names $false instruction_memory[130][0]
1 1
.names $false instruction_memory[130][1]
1 1
.names $false instruction_memory[130][2]
1 1
.names $false instruction_memory[130][3]
1 1
.names $false instruction_memory[130][4]
1 1
.names $false instruction_memory[130][5]
1 1
.names $false instruction_memory[130][6]
1 1
.names $false instruction_memory[130][7]
1 1
.names $false instruction_memory[130][8]
1 1
.names $false instruction_memory[130][9]
1 1
.names $false instruction_memory[130][10]
1 1
.names $false instruction_memory[130][11]
1 1
.names $false instruction_memory[130][12]
1 1
.names $false instruction_memory[130][13]
1 1
.names $false instruction_memory[130][14]
1 1
.names $false instruction_memory[130][15]
1 1
.names $false instruction_memory[130][16]
1 1
.names $false instruction_memory[130][17]
1 1
.names $false instruction_memory[130][18]
1 1
.names $false instruction_memory[130][19]
1 1
.names $false instruction_memory[130][20]
1 1
.names $false instruction_memory[130][21]
1 1
.names $false instruction_memory[130][22]
1 1
.names $false instruction_memory[130][23]
1 1
.names $false instruction_memory[130][24]
1 1
.names $false instruction_memory[130][25]
1 1
.names $false instruction_memory[130][26]
1 1
.names $false instruction_memory[130][27]
1 1
.names $false instruction_memory[130][28]
1 1
.names $false instruction_memory[130][29]
1 1
.names $false instruction_memory[130][30]
1 1
.names $false instruction_memory[130][31]
1 1
.names $false instruction_memory[131][0]
1 1
.names $false instruction_memory[131][1]
1 1
.names $false instruction_memory[131][2]
1 1
.names $false instruction_memory[131][3]
1 1
.names $false instruction_memory[131][4]
1 1
.names $false instruction_memory[131][5]
1 1
.names $false instruction_memory[131][6]
1 1
.names $false instruction_memory[131][7]
1 1
.names $false instruction_memory[131][8]
1 1
.names $false instruction_memory[131][9]
1 1
.names $false instruction_memory[131][10]
1 1
.names $false instruction_memory[131][11]
1 1
.names $false instruction_memory[131][12]
1 1
.names $false instruction_memory[131][13]
1 1
.names $false instruction_memory[131][14]
1 1
.names $false instruction_memory[131][15]
1 1
.names $false instruction_memory[131][16]
1 1
.names $false instruction_memory[131][17]
1 1
.names $false instruction_memory[131][18]
1 1
.names $false instruction_memory[131][19]
1 1
.names $false instruction_memory[131][20]
1 1
.names $false instruction_memory[131][21]
1 1
.names $false instruction_memory[131][22]
1 1
.names $false instruction_memory[131][23]
1 1
.names $false instruction_memory[131][24]
1 1
.names $false instruction_memory[131][25]
1 1
.names $false instruction_memory[131][26]
1 1
.names $false instruction_memory[131][27]
1 1
.names $false instruction_memory[131][28]
1 1
.names $false instruction_memory[131][29]
1 1
.names $false instruction_memory[131][30]
1 1
.names $false instruction_memory[131][31]
1 1
.names $false instruction_memory[132][0]
1 1
.names $false instruction_memory[132][1]
1 1
.names $false instruction_memory[132][2]
1 1
.names $false instruction_memory[132][3]
1 1
.names $false instruction_memory[132][4]
1 1
.names $false instruction_memory[132][5]
1 1
.names $false instruction_memory[132][6]
1 1
.names $false instruction_memory[132][7]
1 1
.names $false instruction_memory[132][8]
1 1
.names $false instruction_memory[132][9]
1 1
.names $false instruction_memory[132][10]
1 1
.names $false instruction_memory[132][11]
1 1
.names $false instruction_memory[132][12]
1 1
.names $false instruction_memory[132][13]
1 1
.names $false instruction_memory[132][14]
1 1
.names $false instruction_memory[132][15]
1 1
.names $false instruction_memory[132][16]
1 1
.names $false instruction_memory[132][17]
1 1
.names $false instruction_memory[132][18]
1 1
.names $false instruction_memory[132][19]
1 1
.names $false instruction_memory[132][20]
1 1
.names $false instruction_memory[132][21]
1 1
.names $false instruction_memory[132][22]
1 1
.names $false instruction_memory[132][23]
1 1
.names $false instruction_memory[132][24]
1 1
.names $false instruction_memory[132][25]
1 1
.names $false instruction_memory[132][26]
1 1
.names $false instruction_memory[132][27]
1 1
.names $false instruction_memory[132][28]
1 1
.names $false instruction_memory[132][29]
1 1
.names $false instruction_memory[132][30]
1 1
.names $false instruction_memory[132][31]
1 1
.names $false instruction_memory[133][0]
1 1
.names $false instruction_memory[133][1]
1 1
.names $false instruction_memory[133][2]
1 1
.names $false instruction_memory[133][3]
1 1
.names $false instruction_memory[133][4]
1 1
.names $false instruction_memory[133][5]
1 1
.names $false instruction_memory[133][6]
1 1
.names $false instruction_memory[133][7]
1 1
.names $false instruction_memory[133][8]
1 1
.names $false instruction_memory[133][9]
1 1
.names $false instruction_memory[133][10]
1 1
.names $false instruction_memory[133][11]
1 1
.names $false instruction_memory[133][12]
1 1
.names $false instruction_memory[133][13]
1 1
.names $false instruction_memory[133][14]
1 1
.names $false instruction_memory[133][15]
1 1
.names $false instruction_memory[133][16]
1 1
.names $false instruction_memory[133][17]
1 1
.names $false instruction_memory[133][18]
1 1
.names $false instruction_memory[133][19]
1 1
.names $false instruction_memory[133][20]
1 1
.names $false instruction_memory[133][21]
1 1
.names $false instruction_memory[133][22]
1 1
.names $false instruction_memory[133][23]
1 1
.names $false instruction_memory[133][24]
1 1
.names $false instruction_memory[133][25]
1 1
.names $false instruction_memory[133][26]
1 1
.names $false instruction_memory[133][27]
1 1
.names $false instruction_memory[133][28]
1 1
.names $false instruction_memory[133][29]
1 1
.names $false instruction_memory[133][30]
1 1
.names $false instruction_memory[133][31]
1 1
.names $false instruction_memory[134][0]
1 1
.names $false instruction_memory[134][1]
1 1
.names $false instruction_memory[134][2]
1 1
.names $false instruction_memory[134][3]
1 1
.names $false instruction_memory[134][4]
1 1
.names $false instruction_memory[134][5]
1 1
.names $false instruction_memory[134][6]
1 1
.names $false instruction_memory[134][7]
1 1
.names $false instruction_memory[134][8]
1 1
.names $false instruction_memory[134][9]
1 1
.names $false instruction_memory[134][10]
1 1
.names $false instruction_memory[134][11]
1 1
.names $false instruction_memory[134][12]
1 1
.names $false instruction_memory[134][13]
1 1
.names $false instruction_memory[134][14]
1 1
.names $false instruction_memory[134][15]
1 1
.names $false instruction_memory[134][16]
1 1
.names $false instruction_memory[134][17]
1 1
.names $false instruction_memory[134][18]
1 1
.names $false instruction_memory[134][19]
1 1
.names $false instruction_memory[134][20]
1 1
.names $false instruction_memory[134][21]
1 1
.names $false instruction_memory[134][22]
1 1
.names $false instruction_memory[134][23]
1 1
.names $false instruction_memory[134][24]
1 1
.names $false instruction_memory[134][25]
1 1
.names $false instruction_memory[134][26]
1 1
.names $false instruction_memory[134][27]
1 1
.names $false instruction_memory[134][28]
1 1
.names $false instruction_memory[134][29]
1 1
.names $false instruction_memory[134][30]
1 1
.names $false instruction_memory[134][31]
1 1
.names $false instruction_memory[135][0]
1 1
.names $false instruction_memory[135][1]
1 1
.names $false instruction_memory[135][2]
1 1
.names $false instruction_memory[135][3]
1 1
.names $false instruction_memory[135][4]
1 1
.names $false instruction_memory[135][5]
1 1
.names $false instruction_memory[135][6]
1 1
.names $false instruction_memory[135][7]
1 1
.names $false instruction_memory[135][8]
1 1
.names $false instruction_memory[135][9]
1 1
.names $false instruction_memory[135][10]
1 1
.names $false instruction_memory[135][11]
1 1
.names $false instruction_memory[135][12]
1 1
.names $false instruction_memory[135][13]
1 1
.names $false instruction_memory[135][14]
1 1
.names $false instruction_memory[135][15]
1 1
.names $false instruction_memory[135][16]
1 1
.names $false instruction_memory[135][17]
1 1
.names $false instruction_memory[135][18]
1 1
.names $false instruction_memory[135][19]
1 1
.names $false instruction_memory[135][20]
1 1
.names $false instruction_memory[135][21]
1 1
.names $false instruction_memory[135][22]
1 1
.names $false instruction_memory[135][23]
1 1
.names $false instruction_memory[135][24]
1 1
.names $false instruction_memory[135][25]
1 1
.names $false instruction_memory[135][26]
1 1
.names $false instruction_memory[135][27]
1 1
.names $false instruction_memory[135][28]
1 1
.names $false instruction_memory[135][29]
1 1
.names $false instruction_memory[135][30]
1 1
.names $false instruction_memory[135][31]
1 1
.names $false instruction_memory[136][0]
1 1
.names $false instruction_memory[136][1]
1 1
.names $false instruction_memory[136][2]
1 1
.names $false instruction_memory[136][3]
1 1
.names $false instruction_memory[136][4]
1 1
.names $false instruction_memory[136][5]
1 1
.names $false instruction_memory[136][6]
1 1
.names $false instruction_memory[136][7]
1 1
.names $false instruction_memory[136][8]
1 1
.names $false instruction_memory[136][9]
1 1
.names $false instruction_memory[136][10]
1 1
.names $false instruction_memory[136][11]
1 1
.names $false instruction_memory[136][12]
1 1
.names $false instruction_memory[136][13]
1 1
.names $false instruction_memory[136][14]
1 1
.names $false instruction_memory[136][15]
1 1
.names $false instruction_memory[136][16]
1 1
.names $false instruction_memory[136][17]
1 1
.names $false instruction_memory[136][18]
1 1
.names $false instruction_memory[136][19]
1 1
.names $false instruction_memory[136][20]
1 1
.names $false instruction_memory[136][21]
1 1
.names $false instruction_memory[136][22]
1 1
.names $false instruction_memory[136][23]
1 1
.names $false instruction_memory[136][24]
1 1
.names $false instruction_memory[136][25]
1 1
.names $false instruction_memory[136][26]
1 1
.names $false instruction_memory[136][27]
1 1
.names $false instruction_memory[136][28]
1 1
.names $false instruction_memory[136][29]
1 1
.names $false instruction_memory[136][30]
1 1
.names $false instruction_memory[136][31]
1 1
.names $false instruction_memory[137][0]
1 1
.names $false instruction_memory[137][1]
1 1
.names $false instruction_memory[137][2]
1 1
.names $false instruction_memory[137][3]
1 1
.names $false instruction_memory[137][4]
1 1
.names $false instruction_memory[137][5]
1 1
.names $false instruction_memory[137][6]
1 1
.names $false instruction_memory[137][7]
1 1
.names $false instruction_memory[137][8]
1 1
.names $false instruction_memory[137][9]
1 1
.names $false instruction_memory[137][10]
1 1
.names $false instruction_memory[137][11]
1 1
.names $false instruction_memory[137][12]
1 1
.names $false instruction_memory[137][13]
1 1
.names $false instruction_memory[137][14]
1 1
.names $false instruction_memory[137][15]
1 1
.names $false instruction_memory[137][16]
1 1
.names $false instruction_memory[137][17]
1 1
.names $false instruction_memory[137][18]
1 1
.names $false instruction_memory[137][19]
1 1
.names $false instruction_memory[137][20]
1 1
.names $false instruction_memory[137][21]
1 1
.names $false instruction_memory[137][22]
1 1
.names $false instruction_memory[137][23]
1 1
.names $false instruction_memory[137][24]
1 1
.names $false instruction_memory[137][25]
1 1
.names $false instruction_memory[137][26]
1 1
.names $false instruction_memory[137][27]
1 1
.names $false instruction_memory[137][28]
1 1
.names $false instruction_memory[137][29]
1 1
.names $false instruction_memory[137][30]
1 1
.names $false instruction_memory[137][31]
1 1
.names $false instruction_memory[138][0]
1 1
.names $false instruction_memory[138][1]
1 1
.names $false instruction_memory[138][2]
1 1
.names $false instruction_memory[138][3]
1 1
.names $false instruction_memory[138][4]
1 1
.names $false instruction_memory[138][5]
1 1
.names $false instruction_memory[138][6]
1 1
.names $false instruction_memory[138][7]
1 1
.names $false instruction_memory[138][8]
1 1
.names $false instruction_memory[138][9]
1 1
.names $false instruction_memory[138][10]
1 1
.names $false instruction_memory[138][11]
1 1
.names $false instruction_memory[138][12]
1 1
.names $false instruction_memory[138][13]
1 1
.names $false instruction_memory[138][14]
1 1
.names $false instruction_memory[138][15]
1 1
.names $false instruction_memory[138][16]
1 1
.names $false instruction_memory[138][17]
1 1
.names $false instruction_memory[138][18]
1 1
.names $false instruction_memory[138][19]
1 1
.names $false instruction_memory[138][20]
1 1
.names $false instruction_memory[138][21]
1 1
.names $false instruction_memory[138][22]
1 1
.names $false instruction_memory[138][23]
1 1
.names $false instruction_memory[138][24]
1 1
.names $false instruction_memory[138][25]
1 1
.names $false instruction_memory[138][26]
1 1
.names $false instruction_memory[138][27]
1 1
.names $false instruction_memory[138][28]
1 1
.names $false instruction_memory[138][29]
1 1
.names $false instruction_memory[138][30]
1 1
.names $false instruction_memory[138][31]
1 1
.names $false instruction_memory[139][0]
1 1
.names $false instruction_memory[139][1]
1 1
.names $false instruction_memory[139][2]
1 1
.names $false instruction_memory[139][3]
1 1
.names $false instruction_memory[139][4]
1 1
.names $false instruction_memory[139][5]
1 1
.names $false instruction_memory[139][6]
1 1
.names $false instruction_memory[139][7]
1 1
.names $false instruction_memory[139][8]
1 1
.names $false instruction_memory[139][9]
1 1
.names $false instruction_memory[139][10]
1 1
.names $false instruction_memory[139][11]
1 1
.names $false instruction_memory[139][12]
1 1
.names $false instruction_memory[139][13]
1 1
.names $false instruction_memory[139][14]
1 1
.names $false instruction_memory[139][15]
1 1
.names $false instruction_memory[139][16]
1 1
.names $false instruction_memory[139][17]
1 1
.names $false instruction_memory[139][18]
1 1
.names $false instruction_memory[139][19]
1 1
.names $false instruction_memory[139][20]
1 1
.names $false instruction_memory[139][21]
1 1
.names $false instruction_memory[139][22]
1 1
.names $false instruction_memory[139][23]
1 1
.names $false instruction_memory[139][24]
1 1
.names $false instruction_memory[139][25]
1 1
.names $false instruction_memory[139][26]
1 1
.names $false instruction_memory[139][27]
1 1
.names $false instruction_memory[139][28]
1 1
.names $false instruction_memory[139][29]
1 1
.names $false instruction_memory[139][30]
1 1
.names $false instruction_memory[139][31]
1 1
.names $true instruction_memory[13][0]
1 1
.names $true instruction_memory[13][1]
1 1
.names $true instruction_memory[13][2]
1 1
.names $true instruction_memory[13][3]
1 1
.names $false instruction_memory[13][4]
1 1
.names $true instruction_memory[13][5]
1 1
.names $true instruction_memory[13][6]
1 1
.names $false instruction_memory[13][7]
1 1
.names $false instruction_memory[13][8]
1 1
.names $false instruction_memory[13][9]
1 1
.names $false instruction_memory[13][10]
1 1
.names $false instruction_memory[13][11]
1 1
.names $false instruction_memory[13][12]
1 1
.names $false instruction_memory[13][13]
1 1
.names $false instruction_memory[13][14]
1 1
.names $false instruction_memory[13][15]
1 1
.names $false instruction_memory[13][16]
1 1
.names $false instruction_memory[13][17]
1 1
.names $false instruction_memory[13][18]
1 1
.names $false instruction_memory[13][19]
1 1
.names $false instruction_memory[13][20]
1 1
.names $false instruction_memory[13][21]
1 1
.names $false instruction_memory[13][22]
1 1
.names $true instruction_memory[13][23]
1 1
.names $false instruction_memory[13][24]
1 1
.names $true instruction_memory[13][25]
1 1
.names $false instruction_memory[13][26]
1 1
.names $false instruction_memory[13][27]
1 1
.names $false instruction_memory[13][28]
1 1
.names $false instruction_memory[13][29]
1 1
.names $false instruction_memory[13][30]
1 1
.names $false instruction_memory[13][31]
1 1
.names $false instruction_memory[140][0]
1 1
.names $false instruction_memory[140][1]
1 1
.names $false instruction_memory[140][2]
1 1
.names $false instruction_memory[140][3]
1 1
.names $false instruction_memory[140][4]
1 1
.names $false instruction_memory[140][5]
1 1
.names $false instruction_memory[140][6]
1 1
.names $false instruction_memory[140][7]
1 1
.names $false instruction_memory[140][8]
1 1
.names $false instruction_memory[140][9]
1 1
.names $false instruction_memory[140][10]
1 1
.names $false instruction_memory[140][11]
1 1
.names $false instruction_memory[140][12]
1 1
.names $false instruction_memory[140][13]
1 1
.names $false instruction_memory[140][14]
1 1
.names $false instruction_memory[140][15]
1 1
.names $false instruction_memory[140][16]
1 1
.names $false instruction_memory[140][17]
1 1
.names $false instruction_memory[140][18]
1 1
.names $false instruction_memory[140][19]
1 1
.names $false instruction_memory[140][20]
1 1
.names $false instruction_memory[140][21]
1 1
.names $false instruction_memory[140][22]
1 1
.names $false instruction_memory[140][23]
1 1
.names $false instruction_memory[140][24]
1 1
.names $false instruction_memory[140][25]
1 1
.names $false instruction_memory[140][26]
1 1
.names $false instruction_memory[140][27]
1 1
.names $false instruction_memory[140][28]
1 1
.names $false instruction_memory[140][29]
1 1
.names $false instruction_memory[140][30]
1 1
.names $false instruction_memory[140][31]
1 1
.names $false instruction_memory[141][0]
1 1
.names $false instruction_memory[141][1]
1 1
.names $false instruction_memory[141][2]
1 1
.names $false instruction_memory[141][3]
1 1
.names $false instruction_memory[141][4]
1 1
.names $false instruction_memory[141][5]
1 1
.names $false instruction_memory[141][6]
1 1
.names $false instruction_memory[141][7]
1 1
.names $false instruction_memory[141][8]
1 1
.names $false instruction_memory[141][9]
1 1
.names $false instruction_memory[141][10]
1 1
.names $false instruction_memory[141][11]
1 1
.names $false instruction_memory[141][12]
1 1
.names $false instruction_memory[141][13]
1 1
.names $false instruction_memory[141][14]
1 1
.names $false instruction_memory[141][15]
1 1
.names $false instruction_memory[141][16]
1 1
.names $false instruction_memory[141][17]
1 1
.names $false instruction_memory[141][18]
1 1
.names $false instruction_memory[141][19]
1 1
.names $false instruction_memory[141][20]
1 1
.names $false instruction_memory[141][21]
1 1
.names $false instruction_memory[141][22]
1 1
.names $false instruction_memory[141][23]
1 1
.names $false instruction_memory[141][24]
1 1
.names $false instruction_memory[141][25]
1 1
.names $false instruction_memory[141][26]
1 1
.names $false instruction_memory[141][27]
1 1
.names $false instruction_memory[141][28]
1 1
.names $false instruction_memory[141][29]
1 1
.names $false instruction_memory[141][30]
1 1
.names $false instruction_memory[141][31]
1 1
.names $false instruction_memory[142][0]
1 1
.names $false instruction_memory[142][1]
1 1
.names $false instruction_memory[142][2]
1 1
.names $false instruction_memory[142][3]
1 1
.names $false instruction_memory[142][4]
1 1
.names $false instruction_memory[142][5]
1 1
.names $false instruction_memory[142][6]
1 1
.names $false instruction_memory[142][7]
1 1
.names $false instruction_memory[142][8]
1 1
.names $false instruction_memory[142][9]
1 1
.names $false instruction_memory[142][10]
1 1
.names $false instruction_memory[142][11]
1 1
.names $false instruction_memory[142][12]
1 1
.names $false instruction_memory[142][13]
1 1
.names $false instruction_memory[142][14]
1 1
.names $false instruction_memory[142][15]
1 1
.names $false instruction_memory[142][16]
1 1
.names $false instruction_memory[142][17]
1 1
.names $false instruction_memory[142][18]
1 1
.names $false instruction_memory[142][19]
1 1
.names $false instruction_memory[142][20]
1 1
.names $false instruction_memory[142][21]
1 1
.names $false instruction_memory[142][22]
1 1
.names $false instruction_memory[142][23]
1 1
.names $false instruction_memory[142][24]
1 1
.names $false instruction_memory[142][25]
1 1
.names $false instruction_memory[142][26]
1 1
.names $false instruction_memory[142][27]
1 1
.names $false instruction_memory[142][28]
1 1
.names $false instruction_memory[142][29]
1 1
.names $false instruction_memory[142][30]
1 1
.names $false instruction_memory[142][31]
1 1
.names $false instruction_memory[143][0]
1 1
.names $false instruction_memory[143][1]
1 1
.names $false instruction_memory[143][2]
1 1
.names $false instruction_memory[143][3]
1 1
.names $false instruction_memory[143][4]
1 1
.names $false instruction_memory[143][5]
1 1
.names $false instruction_memory[143][6]
1 1
.names $false instruction_memory[143][7]
1 1
.names $false instruction_memory[143][8]
1 1
.names $false instruction_memory[143][9]
1 1
.names $false instruction_memory[143][10]
1 1
.names $false instruction_memory[143][11]
1 1
.names $false instruction_memory[143][12]
1 1
.names $false instruction_memory[143][13]
1 1
.names $false instruction_memory[143][14]
1 1
.names $false instruction_memory[143][15]
1 1
.names $false instruction_memory[143][16]
1 1
.names $false instruction_memory[143][17]
1 1
.names $false instruction_memory[143][18]
1 1
.names $false instruction_memory[143][19]
1 1
.names $false instruction_memory[143][20]
1 1
.names $false instruction_memory[143][21]
1 1
.names $false instruction_memory[143][22]
1 1
.names $false instruction_memory[143][23]
1 1
.names $false instruction_memory[143][24]
1 1
.names $false instruction_memory[143][25]
1 1
.names $false instruction_memory[143][26]
1 1
.names $false instruction_memory[143][27]
1 1
.names $false instruction_memory[143][28]
1 1
.names $false instruction_memory[143][29]
1 1
.names $false instruction_memory[143][30]
1 1
.names $false instruction_memory[143][31]
1 1
.names $false instruction_memory[144][0]
1 1
.names $false instruction_memory[144][1]
1 1
.names $false instruction_memory[144][2]
1 1
.names $false instruction_memory[144][3]
1 1
.names $false instruction_memory[144][4]
1 1
.names $false instruction_memory[144][5]
1 1
.names $false instruction_memory[144][6]
1 1
.names $false instruction_memory[144][7]
1 1
.names $false instruction_memory[144][8]
1 1
.names $false instruction_memory[144][9]
1 1
.names $false instruction_memory[144][10]
1 1
.names $false instruction_memory[144][11]
1 1
.names $false instruction_memory[144][12]
1 1
.names $false instruction_memory[144][13]
1 1
.names $false instruction_memory[144][14]
1 1
.names $false instruction_memory[144][15]
1 1
.names $false instruction_memory[144][16]
1 1
.names $false instruction_memory[144][17]
1 1
.names $false instruction_memory[144][18]
1 1
.names $false instruction_memory[144][19]
1 1
.names $false instruction_memory[144][20]
1 1
.names $false instruction_memory[144][21]
1 1
.names $false instruction_memory[144][22]
1 1
.names $false instruction_memory[144][23]
1 1
.names $false instruction_memory[144][24]
1 1
.names $false instruction_memory[144][25]
1 1
.names $false instruction_memory[144][26]
1 1
.names $false instruction_memory[144][27]
1 1
.names $false instruction_memory[144][28]
1 1
.names $false instruction_memory[144][29]
1 1
.names $false instruction_memory[144][30]
1 1
.names $false instruction_memory[144][31]
1 1
.names $false instruction_memory[145][0]
1 1
.names $false instruction_memory[145][1]
1 1
.names $false instruction_memory[145][2]
1 1
.names $false instruction_memory[145][3]
1 1
.names $false instruction_memory[145][4]
1 1
.names $false instruction_memory[145][5]
1 1
.names $false instruction_memory[145][6]
1 1
.names $false instruction_memory[145][7]
1 1
.names $false instruction_memory[145][8]
1 1
.names $false instruction_memory[145][9]
1 1
.names $false instruction_memory[145][10]
1 1
.names $false instruction_memory[145][11]
1 1
.names $false instruction_memory[145][12]
1 1
.names $false instruction_memory[145][13]
1 1
.names $false instruction_memory[145][14]
1 1
.names $false instruction_memory[145][15]
1 1
.names $false instruction_memory[145][16]
1 1
.names $false instruction_memory[145][17]
1 1
.names $false instruction_memory[145][18]
1 1
.names $false instruction_memory[145][19]
1 1
.names $false instruction_memory[145][20]
1 1
.names $false instruction_memory[145][21]
1 1
.names $false instruction_memory[145][22]
1 1
.names $false instruction_memory[145][23]
1 1
.names $false instruction_memory[145][24]
1 1
.names $false instruction_memory[145][25]
1 1
.names $false instruction_memory[145][26]
1 1
.names $false instruction_memory[145][27]
1 1
.names $false instruction_memory[145][28]
1 1
.names $false instruction_memory[145][29]
1 1
.names $false instruction_memory[145][30]
1 1
.names $false instruction_memory[145][31]
1 1
.names $false instruction_memory[146][0]
1 1
.names $false instruction_memory[146][1]
1 1
.names $false instruction_memory[146][2]
1 1
.names $false instruction_memory[146][3]
1 1
.names $false instruction_memory[146][4]
1 1
.names $false instruction_memory[146][5]
1 1
.names $false instruction_memory[146][6]
1 1
.names $false instruction_memory[146][7]
1 1
.names $false instruction_memory[146][8]
1 1
.names $false instruction_memory[146][9]
1 1
.names $false instruction_memory[146][10]
1 1
.names $false instruction_memory[146][11]
1 1
.names $false instruction_memory[146][12]
1 1
.names $false instruction_memory[146][13]
1 1
.names $false instruction_memory[146][14]
1 1
.names $false instruction_memory[146][15]
1 1
.names $false instruction_memory[146][16]
1 1
.names $false instruction_memory[146][17]
1 1
.names $false instruction_memory[146][18]
1 1
.names $false instruction_memory[146][19]
1 1
.names $false instruction_memory[146][20]
1 1
.names $false instruction_memory[146][21]
1 1
.names $false instruction_memory[146][22]
1 1
.names $false instruction_memory[146][23]
1 1
.names $false instruction_memory[146][24]
1 1
.names $false instruction_memory[146][25]
1 1
.names $false instruction_memory[146][26]
1 1
.names $false instruction_memory[146][27]
1 1
.names $false instruction_memory[146][28]
1 1
.names $false instruction_memory[146][29]
1 1
.names $false instruction_memory[146][30]
1 1
.names $false instruction_memory[146][31]
1 1
.names $false instruction_memory[147][0]
1 1
.names $false instruction_memory[147][1]
1 1
.names $false instruction_memory[147][2]
1 1
.names $false instruction_memory[147][3]
1 1
.names $false instruction_memory[147][4]
1 1
.names $false instruction_memory[147][5]
1 1
.names $false instruction_memory[147][6]
1 1
.names $false instruction_memory[147][7]
1 1
.names $false instruction_memory[147][8]
1 1
.names $false instruction_memory[147][9]
1 1
.names $false instruction_memory[147][10]
1 1
.names $false instruction_memory[147][11]
1 1
.names $false instruction_memory[147][12]
1 1
.names $false instruction_memory[147][13]
1 1
.names $false instruction_memory[147][14]
1 1
.names $false instruction_memory[147][15]
1 1
.names $false instruction_memory[147][16]
1 1
.names $false instruction_memory[147][17]
1 1
.names $false instruction_memory[147][18]
1 1
.names $false instruction_memory[147][19]
1 1
.names $false instruction_memory[147][20]
1 1
.names $false instruction_memory[147][21]
1 1
.names $false instruction_memory[147][22]
1 1
.names $false instruction_memory[147][23]
1 1
.names $false instruction_memory[147][24]
1 1
.names $false instruction_memory[147][25]
1 1
.names $false instruction_memory[147][26]
1 1
.names $false instruction_memory[147][27]
1 1
.names $false instruction_memory[147][28]
1 1
.names $false instruction_memory[147][29]
1 1
.names $false instruction_memory[147][30]
1 1
.names $false instruction_memory[147][31]
1 1
.names $false instruction_memory[148][0]
1 1
.names $false instruction_memory[148][1]
1 1
.names $false instruction_memory[148][2]
1 1
.names $false instruction_memory[148][3]
1 1
.names $false instruction_memory[148][4]
1 1
.names $false instruction_memory[148][5]
1 1
.names $false instruction_memory[148][6]
1 1
.names $false instruction_memory[148][7]
1 1
.names $false instruction_memory[148][8]
1 1
.names $false instruction_memory[148][9]
1 1
.names $false instruction_memory[148][10]
1 1
.names $false instruction_memory[148][11]
1 1
.names $false instruction_memory[148][12]
1 1
.names $false instruction_memory[148][13]
1 1
.names $false instruction_memory[148][14]
1 1
.names $false instruction_memory[148][15]
1 1
.names $false instruction_memory[148][16]
1 1
.names $false instruction_memory[148][17]
1 1
.names $false instruction_memory[148][18]
1 1
.names $false instruction_memory[148][19]
1 1
.names $false instruction_memory[148][20]
1 1
.names $false instruction_memory[148][21]
1 1
.names $false instruction_memory[148][22]
1 1
.names $false instruction_memory[148][23]
1 1
.names $false instruction_memory[148][24]
1 1
.names $false instruction_memory[148][25]
1 1
.names $false instruction_memory[148][26]
1 1
.names $false instruction_memory[148][27]
1 1
.names $false instruction_memory[148][28]
1 1
.names $false instruction_memory[148][29]
1 1
.names $false instruction_memory[148][30]
1 1
.names $false instruction_memory[148][31]
1 1
.names $false instruction_memory[149][0]
1 1
.names $false instruction_memory[149][1]
1 1
.names $false instruction_memory[149][2]
1 1
.names $false instruction_memory[149][3]
1 1
.names $false instruction_memory[149][4]
1 1
.names $false instruction_memory[149][5]
1 1
.names $false instruction_memory[149][6]
1 1
.names $false instruction_memory[149][7]
1 1
.names $false instruction_memory[149][8]
1 1
.names $false instruction_memory[149][9]
1 1
.names $false instruction_memory[149][10]
1 1
.names $false instruction_memory[149][11]
1 1
.names $false instruction_memory[149][12]
1 1
.names $false instruction_memory[149][13]
1 1
.names $false instruction_memory[149][14]
1 1
.names $false instruction_memory[149][15]
1 1
.names $false instruction_memory[149][16]
1 1
.names $false instruction_memory[149][17]
1 1
.names $false instruction_memory[149][18]
1 1
.names $false instruction_memory[149][19]
1 1
.names $false instruction_memory[149][20]
1 1
.names $false instruction_memory[149][21]
1 1
.names $false instruction_memory[149][22]
1 1
.names $false instruction_memory[149][23]
1 1
.names $false instruction_memory[149][24]
1 1
.names $false instruction_memory[149][25]
1 1
.names $false instruction_memory[149][26]
1 1
.names $false instruction_memory[149][27]
1 1
.names $false instruction_memory[149][28]
1 1
.names $false instruction_memory[149][29]
1 1
.names $false instruction_memory[149][30]
1 1
.names $false instruction_memory[149][31]
1 1
.names $true instruction_memory[14][0]
1 1
.names $true instruction_memory[14][1]
1 1
.names $false instruction_memory[14][2]
1 1
.names $false instruction_memory[14][3]
1 1
.names $false instruction_memory[14][4]
1 1
.names $false instruction_memory[14][5]
1 1
.names $false instruction_memory[14][6]
1 1
.names $false instruction_memory[14][7]
1 1
.names $false instruction_memory[14][8]
1 1
.names $true instruction_memory[14][9]
1 1
.names $true instruction_memory[14][10]
1 1
.names $false instruction_memory[14][11]
1 1
.names $false instruction_memory[14][12]
1 1
.names $true instruction_memory[14][13]
1 1
.names $false instruction_memory[14][14]
1 1
.names $false instruction_memory[14][15]
1 1
.names $false instruction_memory[14][16]
1 1
.names $false instruction_memory[14][17]
1 1
.names $true instruction_memory[14][18]
1 1
.names $false instruction_memory[14][19]
1 1
.names $false instruction_memory[14][20]
1 1
.names $false instruction_memory[14][21]
1 1
.names $true instruction_memory[14][22]
1 1
.names $false instruction_memory[14][23]
1 1
.names $false instruction_memory[14][24]
1 1
.names $true instruction_memory[14][25]
1 1
.names $true instruction_memory[14][26]
1 1
.names $true instruction_memory[14][27]
1 1
.names $true instruction_memory[14][28]
1 1
.names $true instruction_memory[14][29]
1 1
.names $true instruction_memory[14][30]
1 1
.names $true instruction_memory[14][31]
1 1
.names $false instruction_memory[150][0]
1 1
.names $false instruction_memory[150][1]
1 1
.names $false instruction_memory[150][2]
1 1
.names $false instruction_memory[150][3]
1 1
.names $false instruction_memory[150][4]
1 1
.names $false instruction_memory[150][5]
1 1
.names $false instruction_memory[150][6]
1 1
.names $false instruction_memory[150][7]
1 1
.names $false instruction_memory[150][8]
1 1
.names $false instruction_memory[150][9]
1 1
.names $false instruction_memory[150][10]
1 1
.names $false instruction_memory[150][11]
1 1
.names $false instruction_memory[150][12]
1 1
.names $false instruction_memory[150][13]
1 1
.names $false instruction_memory[150][14]
1 1
.names $false instruction_memory[150][15]
1 1
.names $false instruction_memory[150][16]
1 1
.names $false instruction_memory[150][17]
1 1
.names $false instruction_memory[150][18]
1 1
.names $false instruction_memory[150][19]
1 1
.names $false instruction_memory[150][20]
1 1
.names $false instruction_memory[150][21]
1 1
.names $false instruction_memory[150][22]
1 1
.names $false instruction_memory[150][23]
1 1
.names $false instruction_memory[150][24]
1 1
.names $false instruction_memory[150][25]
1 1
.names $false instruction_memory[150][26]
1 1
.names $false instruction_memory[150][27]
1 1
.names $false instruction_memory[150][28]
1 1
.names $false instruction_memory[150][29]
1 1
.names $false instruction_memory[150][30]
1 1
.names $false instruction_memory[150][31]
1 1
.names $false instruction_memory[151][0]
1 1
.names $false instruction_memory[151][1]
1 1
.names $false instruction_memory[151][2]
1 1
.names $false instruction_memory[151][3]
1 1
.names $false instruction_memory[151][4]
1 1
.names $false instruction_memory[151][5]
1 1
.names $false instruction_memory[151][6]
1 1
.names $false instruction_memory[151][7]
1 1
.names $false instruction_memory[151][8]
1 1
.names $false instruction_memory[151][9]
1 1
.names $false instruction_memory[151][10]
1 1
.names $false instruction_memory[151][11]
1 1
.names $false instruction_memory[151][12]
1 1
.names $false instruction_memory[151][13]
1 1
.names $false instruction_memory[151][14]
1 1
.names $false instruction_memory[151][15]
1 1
.names $false instruction_memory[151][16]
1 1
.names $false instruction_memory[151][17]
1 1
.names $false instruction_memory[151][18]
1 1
.names $false instruction_memory[151][19]
1 1
.names $false instruction_memory[151][20]
1 1
.names $false instruction_memory[151][21]
1 1
.names $false instruction_memory[151][22]
1 1
.names $false instruction_memory[151][23]
1 1
.names $false instruction_memory[151][24]
1 1
.names $false instruction_memory[151][25]
1 1
.names $false instruction_memory[151][26]
1 1
.names $false instruction_memory[151][27]
1 1
.names $false instruction_memory[151][28]
1 1
.names $false instruction_memory[151][29]
1 1
.names $false instruction_memory[151][30]
1 1
.names $false instruction_memory[151][31]
1 1
.names $false instruction_memory[152][0]
1 1
.names $false instruction_memory[152][1]
1 1
.names $false instruction_memory[152][2]
1 1
.names $false instruction_memory[152][3]
1 1
.names $false instruction_memory[152][4]
1 1
.names $false instruction_memory[152][5]
1 1
.names $false instruction_memory[152][6]
1 1
.names $false instruction_memory[152][7]
1 1
.names $false instruction_memory[152][8]
1 1
.names $false instruction_memory[152][9]
1 1
.names $false instruction_memory[152][10]
1 1
.names $false instruction_memory[152][11]
1 1
.names $false instruction_memory[152][12]
1 1
.names $false instruction_memory[152][13]
1 1
.names $false instruction_memory[152][14]
1 1
.names $false instruction_memory[152][15]
1 1
.names $false instruction_memory[152][16]
1 1
.names $false instruction_memory[152][17]
1 1
.names $false instruction_memory[152][18]
1 1
.names $false instruction_memory[152][19]
1 1
.names $false instruction_memory[152][20]
1 1
.names $false instruction_memory[152][21]
1 1
.names $false instruction_memory[152][22]
1 1
.names $false instruction_memory[152][23]
1 1
.names $false instruction_memory[152][24]
1 1
.names $false instruction_memory[152][25]
1 1
.names $false instruction_memory[152][26]
1 1
.names $false instruction_memory[152][27]
1 1
.names $false instruction_memory[152][28]
1 1
.names $false instruction_memory[152][29]
1 1
.names $false instruction_memory[152][30]
1 1
.names $false instruction_memory[152][31]
1 1
.names $false instruction_memory[153][0]
1 1
.names $false instruction_memory[153][1]
1 1
.names $false instruction_memory[153][2]
1 1
.names $false instruction_memory[153][3]
1 1
.names $false instruction_memory[153][4]
1 1
.names $false instruction_memory[153][5]
1 1
.names $false instruction_memory[153][6]
1 1
.names $false instruction_memory[153][7]
1 1
.names $false instruction_memory[153][8]
1 1
.names $false instruction_memory[153][9]
1 1
.names $false instruction_memory[153][10]
1 1
.names $false instruction_memory[153][11]
1 1
.names $false instruction_memory[153][12]
1 1
.names $false instruction_memory[153][13]
1 1
.names $false instruction_memory[153][14]
1 1
.names $false instruction_memory[153][15]
1 1
.names $false instruction_memory[153][16]
1 1
.names $false instruction_memory[153][17]
1 1
.names $false instruction_memory[153][18]
1 1
.names $false instruction_memory[153][19]
1 1
.names $false instruction_memory[153][20]
1 1
.names $false instruction_memory[153][21]
1 1
.names $false instruction_memory[153][22]
1 1
.names $false instruction_memory[153][23]
1 1
.names $false instruction_memory[153][24]
1 1
.names $false instruction_memory[153][25]
1 1
.names $false instruction_memory[153][26]
1 1
.names $false instruction_memory[153][27]
1 1
.names $false instruction_memory[153][28]
1 1
.names $false instruction_memory[153][29]
1 1
.names $false instruction_memory[153][30]
1 1
.names $false instruction_memory[153][31]
1 1
.names $false instruction_memory[154][0]
1 1
.names $false instruction_memory[154][1]
1 1
.names $false instruction_memory[154][2]
1 1
.names $false instruction_memory[154][3]
1 1
.names $false instruction_memory[154][4]
1 1
.names $false instruction_memory[154][5]
1 1
.names $false instruction_memory[154][6]
1 1
.names $false instruction_memory[154][7]
1 1
.names $false instruction_memory[154][8]
1 1
.names $false instruction_memory[154][9]
1 1
.names $false instruction_memory[154][10]
1 1
.names $false instruction_memory[154][11]
1 1
.names $false instruction_memory[154][12]
1 1
.names $false instruction_memory[154][13]
1 1
.names $false instruction_memory[154][14]
1 1
.names $false instruction_memory[154][15]
1 1
.names $false instruction_memory[154][16]
1 1
.names $false instruction_memory[154][17]
1 1
.names $false instruction_memory[154][18]
1 1
.names $false instruction_memory[154][19]
1 1
.names $false instruction_memory[154][20]
1 1
.names $false instruction_memory[154][21]
1 1
.names $false instruction_memory[154][22]
1 1
.names $false instruction_memory[154][23]
1 1
.names $false instruction_memory[154][24]
1 1
.names $false instruction_memory[154][25]
1 1
.names $false instruction_memory[154][26]
1 1
.names $false instruction_memory[154][27]
1 1
.names $false instruction_memory[154][28]
1 1
.names $false instruction_memory[154][29]
1 1
.names $false instruction_memory[154][30]
1 1
.names $false instruction_memory[154][31]
1 1
.names $false instruction_memory[155][0]
1 1
.names $false instruction_memory[155][1]
1 1
.names $false instruction_memory[155][2]
1 1
.names $false instruction_memory[155][3]
1 1
.names $false instruction_memory[155][4]
1 1
.names $false instruction_memory[155][5]
1 1
.names $false instruction_memory[155][6]
1 1
.names $false instruction_memory[155][7]
1 1
.names $false instruction_memory[155][8]
1 1
.names $false instruction_memory[155][9]
1 1
.names $false instruction_memory[155][10]
1 1
.names $false instruction_memory[155][11]
1 1
.names $false instruction_memory[155][12]
1 1
.names $false instruction_memory[155][13]
1 1
.names $false instruction_memory[155][14]
1 1
.names $false instruction_memory[155][15]
1 1
.names $false instruction_memory[155][16]
1 1
.names $false instruction_memory[155][17]
1 1
.names $false instruction_memory[155][18]
1 1
.names $false instruction_memory[155][19]
1 1
.names $false instruction_memory[155][20]
1 1
.names $false instruction_memory[155][21]
1 1
.names $false instruction_memory[155][22]
1 1
.names $false instruction_memory[155][23]
1 1
.names $false instruction_memory[155][24]
1 1
.names $false instruction_memory[155][25]
1 1
.names $false instruction_memory[155][26]
1 1
.names $false instruction_memory[155][27]
1 1
.names $false instruction_memory[155][28]
1 1
.names $false instruction_memory[155][29]
1 1
.names $false instruction_memory[155][30]
1 1
.names $false instruction_memory[155][31]
1 1
.names $false instruction_memory[156][0]
1 1
.names $false instruction_memory[156][1]
1 1
.names $false instruction_memory[156][2]
1 1
.names $false instruction_memory[156][3]
1 1
.names $false instruction_memory[156][4]
1 1
.names $false instruction_memory[156][5]
1 1
.names $false instruction_memory[156][6]
1 1
.names $false instruction_memory[156][7]
1 1
.names $false instruction_memory[156][8]
1 1
.names $false instruction_memory[156][9]
1 1
.names $false instruction_memory[156][10]
1 1
.names $false instruction_memory[156][11]
1 1
.names $false instruction_memory[156][12]
1 1
.names $false instruction_memory[156][13]
1 1
.names $false instruction_memory[156][14]
1 1
.names $false instruction_memory[156][15]
1 1
.names $false instruction_memory[156][16]
1 1
.names $false instruction_memory[156][17]
1 1
.names $false instruction_memory[156][18]
1 1
.names $false instruction_memory[156][19]
1 1
.names $false instruction_memory[156][20]
1 1
.names $false instruction_memory[156][21]
1 1
.names $false instruction_memory[156][22]
1 1
.names $false instruction_memory[156][23]
1 1
.names $false instruction_memory[156][24]
1 1
.names $false instruction_memory[156][25]
1 1
.names $false instruction_memory[156][26]
1 1
.names $false instruction_memory[156][27]
1 1
.names $false instruction_memory[156][28]
1 1
.names $false instruction_memory[156][29]
1 1
.names $false instruction_memory[156][30]
1 1
.names $false instruction_memory[156][31]
1 1
.names $false instruction_memory[157][0]
1 1
.names $false instruction_memory[157][1]
1 1
.names $false instruction_memory[157][2]
1 1
.names $false instruction_memory[157][3]
1 1
.names $false instruction_memory[157][4]
1 1
.names $false instruction_memory[157][5]
1 1
.names $false instruction_memory[157][6]
1 1
.names $false instruction_memory[157][7]
1 1
.names $false instruction_memory[157][8]
1 1
.names $false instruction_memory[157][9]
1 1
.names $false instruction_memory[157][10]
1 1
.names $false instruction_memory[157][11]
1 1
.names $false instruction_memory[157][12]
1 1
.names $false instruction_memory[157][13]
1 1
.names $false instruction_memory[157][14]
1 1
.names $false instruction_memory[157][15]
1 1
.names $false instruction_memory[157][16]
1 1
.names $false instruction_memory[157][17]
1 1
.names $false instruction_memory[157][18]
1 1
.names $false instruction_memory[157][19]
1 1
.names $false instruction_memory[157][20]
1 1
.names $false instruction_memory[157][21]
1 1
.names $false instruction_memory[157][22]
1 1
.names $false instruction_memory[157][23]
1 1
.names $false instruction_memory[157][24]
1 1
.names $false instruction_memory[157][25]
1 1
.names $false instruction_memory[157][26]
1 1
.names $false instruction_memory[157][27]
1 1
.names $false instruction_memory[157][28]
1 1
.names $false instruction_memory[157][29]
1 1
.names $false instruction_memory[157][30]
1 1
.names $false instruction_memory[157][31]
1 1
.names $false instruction_memory[158][0]
1 1
.names $false instruction_memory[158][1]
1 1
.names $false instruction_memory[158][2]
1 1
.names $false instruction_memory[158][3]
1 1
.names $false instruction_memory[158][4]
1 1
.names $false instruction_memory[158][5]
1 1
.names $false instruction_memory[158][6]
1 1
.names $false instruction_memory[158][7]
1 1
.names $false instruction_memory[158][8]
1 1
.names $false instruction_memory[158][9]
1 1
.names $false instruction_memory[158][10]
1 1
.names $false instruction_memory[158][11]
1 1
.names $false instruction_memory[158][12]
1 1
.names $false instruction_memory[158][13]
1 1
.names $false instruction_memory[158][14]
1 1
.names $false instruction_memory[158][15]
1 1
.names $false instruction_memory[158][16]
1 1
.names $false instruction_memory[158][17]
1 1
.names $false instruction_memory[158][18]
1 1
.names $false instruction_memory[158][19]
1 1
.names $false instruction_memory[158][20]
1 1
.names $false instruction_memory[158][21]
1 1
.names $false instruction_memory[158][22]
1 1
.names $false instruction_memory[158][23]
1 1
.names $false instruction_memory[158][24]
1 1
.names $false instruction_memory[158][25]
1 1
.names $false instruction_memory[158][26]
1 1
.names $false instruction_memory[158][27]
1 1
.names $false instruction_memory[158][28]
1 1
.names $false instruction_memory[158][29]
1 1
.names $false instruction_memory[158][30]
1 1
.names $false instruction_memory[158][31]
1 1
.names $false instruction_memory[159][0]
1 1
.names $false instruction_memory[159][1]
1 1
.names $false instruction_memory[159][2]
1 1
.names $false instruction_memory[159][3]
1 1
.names $false instruction_memory[159][4]
1 1
.names $false instruction_memory[159][5]
1 1
.names $false instruction_memory[159][6]
1 1
.names $false instruction_memory[159][7]
1 1
.names $false instruction_memory[159][8]
1 1
.names $false instruction_memory[159][9]
1 1
.names $false instruction_memory[159][10]
1 1
.names $false instruction_memory[159][11]
1 1
.names $false instruction_memory[159][12]
1 1
.names $false instruction_memory[159][13]
1 1
.names $false instruction_memory[159][14]
1 1
.names $false instruction_memory[159][15]
1 1
.names $false instruction_memory[159][16]
1 1
.names $false instruction_memory[159][17]
1 1
.names $false instruction_memory[159][18]
1 1
.names $false instruction_memory[159][19]
1 1
.names $false instruction_memory[159][20]
1 1
.names $false instruction_memory[159][21]
1 1
.names $false instruction_memory[159][22]
1 1
.names $false instruction_memory[159][23]
1 1
.names $false instruction_memory[159][24]
1 1
.names $false instruction_memory[159][25]
1 1
.names $false instruction_memory[159][26]
1 1
.names $false instruction_memory[159][27]
1 1
.names $false instruction_memory[159][28]
1 1
.names $false instruction_memory[159][29]
1 1
.names $false instruction_memory[159][30]
1 1
.names $false instruction_memory[159][31]
1 1
.names $true instruction_memory[15][0]
1 1
.names $true instruction_memory[15][1]
1 1
.names $false instruction_memory[15][2]
1 1
.names $false instruction_memory[15][3]
1 1
.names $false instruction_memory[15][4]
1 1
.names $false instruction_memory[15][5]
1 1
.names $false instruction_memory[15][6]
1 1
.names $false instruction_memory[15][7]
1 1
.names $false instruction_memory[15][8]
1 1
.names $true instruction_memory[15][9]
1 1
.names $true instruction_memory[15][10]
1 1
.names $false instruction_memory[15][11]
1 1
.names $false instruction_memory[15][12]
1 1
.names $true instruction_memory[15][13]
1 1
.names $false instruction_memory[15][14]
1 1
.names $false instruction_memory[15][15]
1 1
.names $false instruction_memory[15][16]
1 1
.names $true instruction_memory[15][17]
1 1
.names $true instruction_memory[15][18]
1 1
.names $false instruction_memory[15][19]
1 1
.names $false instruction_memory[15][20]
1 1
.names $false instruction_memory[15][21]
1 1
.names $false instruction_memory[15][22]
1 1
.names $false instruction_memory[15][23]
1 1
.names $false instruction_memory[15][24]
1 1
.names $false instruction_memory[15][25]
1 1
.names $false instruction_memory[15][26]
1 1
.names $false instruction_memory[15][27]
1 1
.names $false instruction_memory[15][28]
1 1
.names $false instruction_memory[15][29]
1 1
.names $false instruction_memory[15][30]
1 1
.names $false instruction_memory[15][31]
1 1
.names $false instruction_memory[160][0]
1 1
.names $false instruction_memory[160][1]
1 1
.names $false instruction_memory[160][2]
1 1
.names $false instruction_memory[160][3]
1 1
.names $false instruction_memory[160][4]
1 1
.names $false instruction_memory[160][5]
1 1
.names $false instruction_memory[160][6]
1 1
.names $false instruction_memory[160][7]
1 1
.names $false instruction_memory[160][8]
1 1
.names $false instruction_memory[160][9]
1 1
.names $false instruction_memory[160][10]
1 1
.names $false instruction_memory[160][11]
1 1
.names $false instruction_memory[160][12]
1 1
.names $false instruction_memory[160][13]
1 1
.names $false instruction_memory[160][14]
1 1
.names $false instruction_memory[160][15]
1 1
.names $false instruction_memory[160][16]
1 1
.names $false instruction_memory[160][17]
1 1
.names $false instruction_memory[160][18]
1 1
.names $false instruction_memory[160][19]
1 1
.names $false instruction_memory[160][20]
1 1
.names $false instruction_memory[160][21]
1 1
.names $false instruction_memory[160][22]
1 1
.names $false instruction_memory[160][23]
1 1
.names $false instruction_memory[160][24]
1 1
.names $false instruction_memory[160][25]
1 1
.names $false instruction_memory[160][26]
1 1
.names $false instruction_memory[160][27]
1 1
.names $false instruction_memory[160][28]
1 1
.names $false instruction_memory[160][29]
1 1
.names $false instruction_memory[160][30]
1 1
.names $false instruction_memory[160][31]
1 1
.names $false instruction_memory[161][0]
1 1
.names $false instruction_memory[161][1]
1 1
.names $false instruction_memory[161][2]
1 1
.names $false instruction_memory[161][3]
1 1
.names $false instruction_memory[161][4]
1 1
.names $false instruction_memory[161][5]
1 1
.names $false instruction_memory[161][6]
1 1
.names $false instruction_memory[161][7]
1 1
.names $false instruction_memory[161][8]
1 1
.names $false instruction_memory[161][9]
1 1
.names $false instruction_memory[161][10]
1 1
.names $false instruction_memory[161][11]
1 1
.names $false instruction_memory[161][12]
1 1
.names $false instruction_memory[161][13]
1 1
.names $false instruction_memory[161][14]
1 1
.names $false instruction_memory[161][15]
1 1
.names $false instruction_memory[161][16]
1 1
.names $false instruction_memory[161][17]
1 1
.names $false instruction_memory[161][18]
1 1
.names $false instruction_memory[161][19]
1 1
.names $false instruction_memory[161][20]
1 1
.names $false instruction_memory[161][21]
1 1
.names $false instruction_memory[161][22]
1 1
.names $false instruction_memory[161][23]
1 1
.names $false instruction_memory[161][24]
1 1
.names $false instruction_memory[161][25]
1 1
.names $false instruction_memory[161][26]
1 1
.names $false instruction_memory[161][27]
1 1
.names $false instruction_memory[161][28]
1 1
.names $false instruction_memory[161][29]
1 1
.names $false instruction_memory[161][30]
1 1
.names $false instruction_memory[161][31]
1 1
.names $false instruction_memory[162][0]
1 1
.names $false instruction_memory[162][1]
1 1
.names $false instruction_memory[162][2]
1 1
.names $false instruction_memory[162][3]
1 1
.names $false instruction_memory[162][4]
1 1
.names $false instruction_memory[162][5]
1 1
.names $false instruction_memory[162][6]
1 1
.names $false instruction_memory[162][7]
1 1
.names $false instruction_memory[162][8]
1 1
.names $false instruction_memory[162][9]
1 1
.names $false instruction_memory[162][10]
1 1
.names $false instruction_memory[162][11]
1 1
.names $false instruction_memory[162][12]
1 1
.names $false instruction_memory[162][13]
1 1
.names $false instruction_memory[162][14]
1 1
.names $false instruction_memory[162][15]
1 1
.names $false instruction_memory[162][16]
1 1
.names $false instruction_memory[162][17]
1 1
.names $false instruction_memory[162][18]
1 1
.names $false instruction_memory[162][19]
1 1
.names $false instruction_memory[162][20]
1 1
.names $false instruction_memory[162][21]
1 1
.names $false instruction_memory[162][22]
1 1
.names $false instruction_memory[162][23]
1 1
.names $false instruction_memory[162][24]
1 1
.names $false instruction_memory[162][25]
1 1
.names $false instruction_memory[162][26]
1 1
.names $false instruction_memory[162][27]
1 1
.names $false instruction_memory[162][28]
1 1
.names $false instruction_memory[162][29]
1 1
.names $false instruction_memory[162][30]
1 1
.names $false instruction_memory[162][31]
1 1
.names $false instruction_memory[163][0]
1 1
.names $false instruction_memory[163][1]
1 1
.names $false instruction_memory[163][2]
1 1
.names $false instruction_memory[163][3]
1 1
.names $false instruction_memory[163][4]
1 1
.names $false instruction_memory[163][5]
1 1
.names $false instruction_memory[163][6]
1 1
.names $false instruction_memory[163][7]
1 1
.names $false instruction_memory[163][8]
1 1
.names $false instruction_memory[163][9]
1 1
.names $false instruction_memory[163][10]
1 1
.names $false instruction_memory[163][11]
1 1
.names $false instruction_memory[163][12]
1 1
.names $false instruction_memory[163][13]
1 1
.names $false instruction_memory[163][14]
1 1
.names $false instruction_memory[163][15]
1 1
.names $false instruction_memory[163][16]
1 1
.names $false instruction_memory[163][17]
1 1
.names $false instruction_memory[163][18]
1 1
.names $false instruction_memory[163][19]
1 1
.names $false instruction_memory[163][20]
1 1
.names $false instruction_memory[163][21]
1 1
.names $false instruction_memory[163][22]
1 1
.names $false instruction_memory[163][23]
1 1
.names $false instruction_memory[163][24]
1 1
.names $false instruction_memory[163][25]
1 1
.names $false instruction_memory[163][26]
1 1
.names $false instruction_memory[163][27]
1 1
.names $false instruction_memory[163][28]
1 1
.names $false instruction_memory[163][29]
1 1
.names $false instruction_memory[163][30]
1 1
.names $false instruction_memory[163][31]
1 1
.names $false instruction_memory[164][0]
1 1
.names $false instruction_memory[164][1]
1 1
.names $false instruction_memory[164][2]
1 1
.names $false instruction_memory[164][3]
1 1
.names $false instruction_memory[164][4]
1 1
.names $false instruction_memory[164][5]
1 1
.names $false instruction_memory[164][6]
1 1
.names $false instruction_memory[164][7]
1 1
.names $false instruction_memory[164][8]
1 1
.names $false instruction_memory[164][9]
1 1
.names $false instruction_memory[164][10]
1 1
.names $false instruction_memory[164][11]
1 1
.names $false instruction_memory[164][12]
1 1
.names $false instruction_memory[164][13]
1 1
.names $false instruction_memory[164][14]
1 1
.names $false instruction_memory[164][15]
1 1
.names $false instruction_memory[164][16]
1 1
.names $false instruction_memory[164][17]
1 1
.names $false instruction_memory[164][18]
1 1
.names $false instruction_memory[164][19]
1 1
.names $false instruction_memory[164][20]
1 1
.names $false instruction_memory[164][21]
1 1
.names $false instruction_memory[164][22]
1 1
.names $false instruction_memory[164][23]
1 1
.names $false instruction_memory[164][24]
1 1
.names $false instruction_memory[164][25]
1 1
.names $false instruction_memory[164][26]
1 1
.names $false instruction_memory[164][27]
1 1
.names $false instruction_memory[164][28]
1 1
.names $false instruction_memory[164][29]
1 1
.names $false instruction_memory[164][30]
1 1
.names $false instruction_memory[164][31]
1 1
.names $false instruction_memory[165][0]
1 1
.names $false instruction_memory[165][1]
1 1
.names $false instruction_memory[165][2]
1 1
.names $false instruction_memory[165][3]
1 1
.names $false instruction_memory[165][4]
1 1
.names $false instruction_memory[165][5]
1 1
.names $false instruction_memory[165][6]
1 1
.names $false instruction_memory[165][7]
1 1
.names $false instruction_memory[165][8]
1 1
.names $false instruction_memory[165][9]
1 1
.names $false instruction_memory[165][10]
1 1
.names $false instruction_memory[165][11]
1 1
.names $false instruction_memory[165][12]
1 1
.names $false instruction_memory[165][13]
1 1
.names $false instruction_memory[165][14]
1 1
.names $false instruction_memory[165][15]
1 1
.names $false instruction_memory[165][16]
1 1
.names $false instruction_memory[165][17]
1 1
.names $false instruction_memory[165][18]
1 1
.names $false instruction_memory[165][19]
1 1
.names $false instruction_memory[165][20]
1 1
.names $false instruction_memory[165][21]
1 1
.names $false instruction_memory[165][22]
1 1
.names $false instruction_memory[165][23]
1 1
.names $false instruction_memory[165][24]
1 1
.names $false instruction_memory[165][25]
1 1
.names $false instruction_memory[165][26]
1 1
.names $false instruction_memory[165][27]
1 1
.names $false instruction_memory[165][28]
1 1
.names $false instruction_memory[165][29]
1 1
.names $false instruction_memory[165][30]
1 1
.names $false instruction_memory[165][31]
1 1
.names $false instruction_memory[166][0]
1 1
.names $false instruction_memory[166][1]
1 1
.names $false instruction_memory[166][2]
1 1
.names $false instruction_memory[166][3]
1 1
.names $false instruction_memory[166][4]
1 1
.names $false instruction_memory[166][5]
1 1
.names $false instruction_memory[166][6]
1 1
.names $false instruction_memory[166][7]
1 1
.names $false instruction_memory[166][8]
1 1
.names $false instruction_memory[166][9]
1 1
.names $false instruction_memory[166][10]
1 1
.names $false instruction_memory[166][11]
1 1
.names $false instruction_memory[166][12]
1 1
.names $false instruction_memory[166][13]
1 1
.names $false instruction_memory[166][14]
1 1
.names $false instruction_memory[166][15]
1 1
.names $false instruction_memory[166][16]
1 1
.names $false instruction_memory[166][17]
1 1
.names $false instruction_memory[166][18]
1 1
.names $false instruction_memory[166][19]
1 1
.names $false instruction_memory[166][20]
1 1
.names $false instruction_memory[166][21]
1 1
.names $false instruction_memory[166][22]
1 1
.names $false instruction_memory[166][23]
1 1
.names $false instruction_memory[166][24]
1 1
.names $false instruction_memory[166][25]
1 1
.names $false instruction_memory[166][26]
1 1
.names $false instruction_memory[166][27]
1 1
.names $false instruction_memory[166][28]
1 1
.names $false instruction_memory[166][29]
1 1
.names $false instruction_memory[166][30]
1 1
.names $false instruction_memory[166][31]
1 1
.names $false instruction_memory[167][0]
1 1
.names $false instruction_memory[167][1]
1 1
.names $false instruction_memory[167][2]
1 1
.names $false instruction_memory[167][3]
1 1
.names $false instruction_memory[167][4]
1 1
.names $false instruction_memory[167][5]
1 1
.names $false instruction_memory[167][6]
1 1
.names $false instruction_memory[167][7]
1 1
.names $false instruction_memory[167][8]
1 1
.names $false instruction_memory[167][9]
1 1
.names $false instruction_memory[167][10]
1 1
.names $false instruction_memory[167][11]
1 1
.names $false instruction_memory[167][12]
1 1
.names $false instruction_memory[167][13]
1 1
.names $false instruction_memory[167][14]
1 1
.names $false instruction_memory[167][15]
1 1
.names $false instruction_memory[167][16]
1 1
.names $false instruction_memory[167][17]
1 1
.names $false instruction_memory[167][18]
1 1
.names $false instruction_memory[167][19]
1 1
.names $false instruction_memory[167][20]
1 1
.names $false instruction_memory[167][21]
1 1
.names $false instruction_memory[167][22]
1 1
.names $false instruction_memory[167][23]
1 1
.names $false instruction_memory[167][24]
1 1
.names $false instruction_memory[167][25]
1 1
.names $false instruction_memory[167][26]
1 1
.names $false instruction_memory[167][27]
1 1
.names $false instruction_memory[167][28]
1 1
.names $false instruction_memory[167][29]
1 1
.names $false instruction_memory[167][30]
1 1
.names $false instruction_memory[167][31]
1 1
.names $false instruction_memory[168][0]
1 1
.names $false instruction_memory[168][1]
1 1
.names $false instruction_memory[168][2]
1 1
.names $false instruction_memory[168][3]
1 1
.names $false instruction_memory[168][4]
1 1
.names $false instruction_memory[168][5]
1 1
.names $false instruction_memory[168][6]
1 1
.names $false instruction_memory[168][7]
1 1
.names $false instruction_memory[168][8]
1 1
.names $false instruction_memory[168][9]
1 1
.names $false instruction_memory[168][10]
1 1
.names $false instruction_memory[168][11]
1 1
.names $false instruction_memory[168][12]
1 1
.names $false instruction_memory[168][13]
1 1
.names $false instruction_memory[168][14]
1 1
.names $false instruction_memory[168][15]
1 1
.names $false instruction_memory[168][16]
1 1
.names $false instruction_memory[168][17]
1 1
.names $false instruction_memory[168][18]
1 1
.names $false instruction_memory[168][19]
1 1
.names $false instruction_memory[168][20]
1 1
.names $false instruction_memory[168][21]
1 1
.names $false instruction_memory[168][22]
1 1
.names $false instruction_memory[168][23]
1 1
.names $false instruction_memory[168][24]
1 1
.names $false instruction_memory[168][25]
1 1
.names $false instruction_memory[168][26]
1 1
.names $false instruction_memory[168][27]
1 1
.names $false instruction_memory[168][28]
1 1
.names $false instruction_memory[168][29]
1 1
.names $false instruction_memory[168][30]
1 1
.names $false instruction_memory[168][31]
1 1
.names $false instruction_memory[169][0]
1 1
.names $false instruction_memory[169][1]
1 1
.names $false instruction_memory[169][2]
1 1
.names $false instruction_memory[169][3]
1 1
.names $false instruction_memory[169][4]
1 1
.names $false instruction_memory[169][5]
1 1
.names $false instruction_memory[169][6]
1 1
.names $false instruction_memory[169][7]
1 1
.names $false instruction_memory[169][8]
1 1
.names $false instruction_memory[169][9]
1 1
.names $false instruction_memory[169][10]
1 1
.names $false instruction_memory[169][11]
1 1
.names $false instruction_memory[169][12]
1 1
.names $false instruction_memory[169][13]
1 1
.names $false instruction_memory[169][14]
1 1
.names $false instruction_memory[169][15]
1 1
.names $false instruction_memory[169][16]
1 1
.names $false instruction_memory[169][17]
1 1
.names $false instruction_memory[169][18]
1 1
.names $false instruction_memory[169][19]
1 1
.names $false instruction_memory[169][20]
1 1
.names $false instruction_memory[169][21]
1 1
.names $false instruction_memory[169][22]
1 1
.names $false instruction_memory[169][23]
1 1
.names $false instruction_memory[169][24]
1 1
.names $false instruction_memory[169][25]
1 1
.names $false instruction_memory[169][26]
1 1
.names $false instruction_memory[169][27]
1 1
.names $false instruction_memory[169][28]
1 1
.names $false instruction_memory[169][29]
1 1
.names $false instruction_memory[169][30]
1 1
.names $false instruction_memory[169][31]
1 1
.names $true instruction_memory[16][0]
1 1
.names $true instruction_memory[16][1]
1 1
.names $false instruction_memory[16][2]
1 1
.names $false instruction_memory[16][3]
1 1
.names $true instruction_memory[16][4]
1 1
.names $false instruction_memory[16][5]
1 1
.names $false instruction_memory[16][6]
1 1
.names $true instruction_memory[16][7]
1 1
.names $true instruction_memory[16][8]
1 1
.names $true instruction_memory[16][9]
1 1
.names $true instruction_memory[16][10]
1 1
.names $false instruction_memory[16][11]
1 1
.names $false instruction_memory[16][12]
1 1
.names $false instruction_memory[16][13]
1 1
.names $false instruction_memory[16][14]
1 1
.names $false instruction_memory[16][15]
1 1
.names $false instruction_memory[16][16]
1 1
.names $true instruction_memory[16][17]
1 1
.names $true instruction_memory[16][18]
1 1
.names $false instruction_memory[16][19]
1 1
.names $false instruction_memory[16][20]
1 1
.names $false instruction_memory[16][21]
1 1
.names $false instruction_memory[16][22]
1 1
.names $false instruction_memory[16][23]
1 1
.names $false instruction_memory[16][24]
1 1
.names $false instruction_memory[16][25]
1 1
.names $false instruction_memory[16][26]
1 1
.names $false instruction_memory[16][27]
1 1
.names $false instruction_memory[16][28]
1 1
.names $false instruction_memory[16][29]
1 1
.names $false instruction_memory[16][30]
1 1
.names $false instruction_memory[16][31]
1 1
.names $false instruction_memory[170][0]
1 1
.names $false instruction_memory[170][1]
1 1
.names $false instruction_memory[170][2]
1 1
.names $false instruction_memory[170][3]
1 1
.names $false instruction_memory[170][4]
1 1
.names $false instruction_memory[170][5]
1 1
.names $false instruction_memory[170][6]
1 1
.names $false instruction_memory[170][7]
1 1
.names $false instruction_memory[170][8]
1 1
.names $false instruction_memory[170][9]
1 1
.names $false instruction_memory[170][10]
1 1
.names $false instruction_memory[170][11]
1 1
.names $false instruction_memory[170][12]
1 1
.names $false instruction_memory[170][13]
1 1
.names $false instruction_memory[170][14]
1 1
.names $false instruction_memory[170][15]
1 1
.names $false instruction_memory[170][16]
1 1
.names $false instruction_memory[170][17]
1 1
.names $false instruction_memory[170][18]
1 1
.names $false instruction_memory[170][19]
1 1
.names $false instruction_memory[170][20]
1 1
.names $false instruction_memory[170][21]
1 1
.names $false instruction_memory[170][22]
1 1
.names $false instruction_memory[170][23]
1 1
.names $false instruction_memory[170][24]
1 1
.names $false instruction_memory[170][25]
1 1
.names $false instruction_memory[170][26]
1 1
.names $false instruction_memory[170][27]
1 1
.names $false instruction_memory[170][28]
1 1
.names $false instruction_memory[170][29]
1 1
.names $false instruction_memory[170][30]
1 1
.names $false instruction_memory[170][31]
1 1
.names $false instruction_memory[171][0]
1 1
.names $false instruction_memory[171][1]
1 1
.names $false instruction_memory[171][2]
1 1
.names $false instruction_memory[171][3]
1 1
.names $false instruction_memory[171][4]
1 1
.names $false instruction_memory[171][5]
1 1
.names $false instruction_memory[171][6]
1 1
.names $false instruction_memory[171][7]
1 1
.names $false instruction_memory[171][8]
1 1
.names $false instruction_memory[171][9]
1 1
.names $false instruction_memory[171][10]
1 1
.names $false instruction_memory[171][11]
1 1
.names $false instruction_memory[171][12]
1 1
.names $false instruction_memory[171][13]
1 1
.names $false instruction_memory[171][14]
1 1
.names $false instruction_memory[171][15]
1 1
.names $false instruction_memory[171][16]
1 1
.names $false instruction_memory[171][17]
1 1
.names $false instruction_memory[171][18]
1 1
.names $false instruction_memory[171][19]
1 1
.names $false instruction_memory[171][20]
1 1
.names $false instruction_memory[171][21]
1 1
.names $false instruction_memory[171][22]
1 1
.names $false instruction_memory[171][23]
1 1
.names $false instruction_memory[171][24]
1 1
.names $false instruction_memory[171][25]
1 1
.names $false instruction_memory[171][26]
1 1
.names $false instruction_memory[171][27]
1 1
.names $false instruction_memory[171][28]
1 1
.names $false instruction_memory[171][29]
1 1
.names $false instruction_memory[171][30]
1 1
.names $false instruction_memory[171][31]
1 1
.names $false instruction_memory[172][0]
1 1
.names $false instruction_memory[172][1]
1 1
.names $false instruction_memory[172][2]
1 1
.names $false instruction_memory[172][3]
1 1
.names $false instruction_memory[172][4]
1 1
.names $false instruction_memory[172][5]
1 1
.names $false instruction_memory[172][6]
1 1
.names $false instruction_memory[172][7]
1 1
.names $false instruction_memory[172][8]
1 1
.names $false instruction_memory[172][9]
1 1
.names $false instruction_memory[172][10]
1 1
.names $false instruction_memory[172][11]
1 1
.names $false instruction_memory[172][12]
1 1
.names $false instruction_memory[172][13]
1 1
.names $false instruction_memory[172][14]
1 1
.names $false instruction_memory[172][15]
1 1
.names $false instruction_memory[172][16]
1 1
.names $false instruction_memory[172][17]
1 1
.names $false instruction_memory[172][18]
1 1
.names $false instruction_memory[172][19]
1 1
.names $false instruction_memory[172][20]
1 1
.names $false instruction_memory[172][21]
1 1
.names $false instruction_memory[172][22]
1 1
.names $false instruction_memory[172][23]
1 1
.names $false instruction_memory[172][24]
1 1
.names $false instruction_memory[172][25]
1 1
.names $false instruction_memory[172][26]
1 1
.names $false instruction_memory[172][27]
1 1
.names $false instruction_memory[172][28]
1 1
.names $false instruction_memory[172][29]
1 1
.names $false instruction_memory[172][30]
1 1
.names $false instruction_memory[172][31]
1 1
.names $false instruction_memory[173][0]
1 1
.names $false instruction_memory[173][1]
1 1
.names $false instruction_memory[173][2]
1 1
.names $false instruction_memory[173][3]
1 1
.names $false instruction_memory[173][4]
1 1
.names $false instruction_memory[173][5]
1 1
.names $false instruction_memory[173][6]
1 1
.names $false instruction_memory[173][7]
1 1
.names $false instruction_memory[173][8]
1 1
.names $false instruction_memory[173][9]
1 1
.names $false instruction_memory[173][10]
1 1
.names $false instruction_memory[173][11]
1 1
.names $false instruction_memory[173][12]
1 1
.names $false instruction_memory[173][13]
1 1
.names $false instruction_memory[173][14]
1 1
.names $false instruction_memory[173][15]
1 1
.names $false instruction_memory[173][16]
1 1
.names $false instruction_memory[173][17]
1 1
.names $false instruction_memory[173][18]
1 1
.names $false instruction_memory[173][19]
1 1
.names $false instruction_memory[173][20]
1 1
.names $false instruction_memory[173][21]
1 1
.names $false instruction_memory[173][22]
1 1
.names $false instruction_memory[173][23]
1 1
.names $false instruction_memory[173][24]
1 1
.names $false instruction_memory[173][25]
1 1
.names $false instruction_memory[173][26]
1 1
.names $false instruction_memory[173][27]
1 1
.names $false instruction_memory[173][28]
1 1
.names $false instruction_memory[173][29]
1 1
.names $false instruction_memory[173][30]
1 1
.names $false instruction_memory[173][31]
1 1
.names $false instruction_memory[174][0]
1 1
.names $false instruction_memory[174][1]
1 1
.names $false instruction_memory[174][2]
1 1
.names $false instruction_memory[174][3]
1 1
.names $false instruction_memory[174][4]
1 1
.names $false instruction_memory[174][5]
1 1
.names $false instruction_memory[174][6]
1 1
.names $false instruction_memory[174][7]
1 1
.names $false instruction_memory[174][8]
1 1
.names $false instruction_memory[174][9]
1 1
.names $false instruction_memory[174][10]
1 1
.names $false instruction_memory[174][11]
1 1
.names $false instruction_memory[174][12]
1 1
.names $false instruction_memory[174][13]
1 1
.names $false instruction_memory[174][14]
1 1
.names $false instruction_memory[174][15]
1 1
.names $false instruction_memory[174][16]
1 1
.names $false instruction_memory[174][17]
1 1
.names $false instruction_memory[174][18]
1 1
.names $false instruction_memory[174][19]
1 1
.names $false instruction_memory[174][20]
1 1
.names $false instruction_memory[174][21]
1 1
.names $false instruction_memory[174][22]
1 1
.names $false instruction_memory[174][23]
1 1
.names $false instruction_memory[174][24]
1 1
.names $false instruction_memory[174][25]
1 1
.names $false instruction_memory[174][26]
1 1
.names $false instruction_memory[174][27]
1 1
.names $false instruction_memory[174][28]
1 1
.names $false instruction_memory[174][29]
1 1
.names $false instruction_memory[174][30]
1 1
.names $false instruction_memory[174][31]
1 1
.names $false instruction_memory[175][0]
1 1
.names $false instruction_memory[175][1]
1 1
.names $false instruction_memory[175][2]
1 1
.names $false instruction_memory[175][3]
1 1
.names $false instruction_memory[175][4]
1 1
.names $false instruction_memory[175][5]
1 1
.names $false instruction_memory[175][6]
1 1
.names $false instruction_memory[175][7]
1 1
.names $false instruction_memory[175][8]
1 1
.names $false instruction_memory[175][9]
1 1
.names $false instruction_memory[175][10]
1 1
.names $false instruction_memory[175][11]
1 1
.names $false instruction_memory[175][12]
1 1
.names $false instruction_memory[175][13]
1 1
.names $false instruction_memory[175][14]
1 1
.names $false instruction_memory[175][15]
1 1
.names $false instruction_memory[175][16]
1 1
.names $false instruction_memory[175][17]
1 1
.names $false instruction_memory[175][18]
1 1
.names $false instruction_memory[175][19]
1 1
.names $false instruction_memory[175][20]
1 1
.names $false instruction_memory[175][21]
1 1
.names $false instruction_memory[175][22]
1 1
.names $false instruction_memory[175][23]
1 1
.names $false instruction_memory[175][24]
1 1
.names $false instruction_memory[175][25]
1 1
.names $false instruction_memory[175][26]
1 1
.names $false instruction_memory[175][27]
1 1
.names $false instruction_memory[175][28]
1 1
.names $false instruction_memory[175][29]
1 1
.names $false instruction_memory[175][30]
1 1
.names $false instruction_memory[175][31]
1 1
.names $false instruction_memory[176][0]
1 1
.names $false instruction_memory[176][1]
1 1
.names $false instruction_memory[176][2]
1 1
.names $false instruction_memory[176][3]
1 1
.names $false instruction_memory[176][4]
1 1
.names $false instruction_memory[176][5]
1 1
.names $false instruction_memory[176][6]
1 1
.names $false instruction_memory[176][7]
1 1
.names $false instruction_memory[176][8]
1 1
.names $false instruction_memory[176][9]
1 1
.names $false instruction_memory[176][10]
1 1
.names $false instruction_memory[176][11]
1 1
.names $false instruction_memory[176][12]
1 1
.names $false instruction_memory[176][13]
1 1
.names $false instruction_memory[176][14]
1 1
.names $false instruction_memory[176][15]
1 1
.names $false instruction_memory[176][16]
1 1
.names $false instruction_memory[176][17]
1 1
.names $false instruction_memory[176][18]
1 1
.names $false instruction_memory[176][19]
1 1
.names $false instruction_memory[176][20]
1 1
.names $false instruction_memory[176][21]
1 1
.names $false instruction_memory[176][22]
1 1
.names $false instruction_memory[176][23]
1 1
.names $false instruction_memory[176][24]
1 1
.names $false instruction_memory[176][25]
1 1
.names $false instruction_memory[176][26]
1 1
.names $false instruction_memory[176][27]
1 1
.names $false instruction_memory[176][28]
1 1
.names $false instruction_memory[176][29]
1 1
.names $false instruction_memory[176][30]
1 1
.names $false instruction_memory[176][31]
1 1
.names $false instruction_memory[177][0]
1 1
.names $false instruction_memory[177][1]
1 1
.names $false instruction_memory[177][2]
1 1
.names $false instruction_memory[177][3]
1 1
.names $false instruction_memory[177][4]
1 1
.names $false instruction_memory[177][5]
1 1
.names $false instruction_memory[177][6]
1 1
.names $false instruction_memory[177][7]
1 1
.names $false instruction_memory[177][8]
1 1
.names $false instruction_memory[177][9]
1 1
.names $false instruction_memory[177][10]
1 1
.names $false instruction_memory[177][11]
1 1
.names $false instruction_memory[177][12]
1 1
.names $false instruction_memory[177][13]
1 1
.names $false instruction_memory[177][14]
1 1
.names $false instruction_memory[177][15]
1 1
.names $false instruction_memory[177][16]
1 1
.names $false instruction_memory[177][17]
1 1
.names $false instruction_memory[177][18]
1 1
.names $false instruction_memory[177][19]
1 1
.names $false instruction_memory[177][20]
1 1
.names $false instruction_memory[177][21]
1 1
.names $false instruction_memory[177][22]
1 1
.names $false instruction_memory[177][23]
1 1
.names $false instruction_memory[177][24]
1 1
.names $false instruction_memory[177][25]
1 1
.names $false instruction_memory[177][26]
1 1
.names $false instruction_memory[177][27]
1 1
.names $false instruction_memory[177][28]
1 1
.names $false instruction_memory[177][29]
1 1
.names $false instruction_memory[177][30]
1 1
.names $false instruction_memory[177][31]
1 1
.names $true instruction_memory[17][0]
1 1
.names $true instruction_memory[17][1]
1 1
.names $false instruction_memory[17][2]
1 1
.names $false instruction_memory[17][3]
1 1
.names $true instruction_memory[17][4]
1 1
.names $false instruction_memory[17][5]
1 1
.names $false instruction_memory[17][6]
1 1
.names $false instruction_memory[17][7]
1 1
.names $false instruction_memory[17][8]
1 1
.names $false instruction_memory[17][9]
1 1
.names $false instruction_memory[17][10]
1 1
.names $true instruction_memory[17][11]
1 1
.names $false instruction_memory[17][12]
1 1
.names $false instruction_memory[17][13]
1 1
.names $false instruction_memory[17][14]
1 1
.names $false instruction_memory[17][15]
1 1
.names $false instruction_memory[17][16]
1 1
.names $false instruction_memory[17][17]
1 1
.names $false instruction_memory[17][18]
1 1
.names $false instruction_memory[17][19]
1 1
.names $false instruction_memory[17][20]
1 1
.names $false instruction_memory[17][21]
1 1
.names $false instruction_memory[17][22]
1 1
.names $false instruction_memory[17][23]
1 1
.names $false instruction_memory[17][24]
1 1
.names $false instruction_memory[17][25]
1 1
.names $false instruction_memory[17][26]
1 1
.names $false instruction_memory[17][27]
1 1
.names $false instruction_memory[17][28]
1 1
.names $false instruction_memory[17][29]
1 1
.names $false instruction_memory[17][30]
1 1
.names $false instruction_memory[17][31]
1 1
.names $true instruction_memory[18][0]
1 1
.names $true instruction_memory[18][1]
1 1
.names $false instruction_memory[18][2]
1 1
.names $false instruction_memory[18][3]
1 1
.names $false instruction_memory[18][4]
1 1
.names $true instruction_memory[18][5]
1 1
.names $false instruction_memory[18][6]
1 1
.names $false instruction_memory[18][7]
1 1
.names $false instruction_memory[18][8]
1 1
.names $false instruction_memory[18][9]
1 1
.names $true instruction_memory[18][10]
1 1
.names $true instruction_memory[18][11]
1 1
.names $false instruction_memory[18][12]
1 1
.names $true instruction_memory[18][13]
1 1
.names $false instruction_memory[18][14]
1 1
.names $false instruction_memory[18][15]
1 1
.names $false instruction_memory[18][16]
1 1
.names $false instruction_memory[18][17]
1 1
.names $true instruction_memory[18][18]
1 1
.names $false instruction_memory[18][19]
1 1
.names $true instruction_memory[18][20]
1 1
.names $true instruction_memory[18][21]
1 1
.names $true instruction_memory[18][22]
1 1
.names $true instruction_memory[18][23]
1 1
.names $false instruction_memory[18][24]
1 1
.names $false instruction_memory[18][25]
1 1
.names $true instruction_memory[18][26]
1 1
.names $true instruction_memory[18][27]
1 1
.names $true instruction_memory[18][28]
1 1
.names $true instruction_memory[18][29]
1 1
.names $true instruction_memory[18][30]
1 1
.names $true instruction_memory[18][31]
1 1
.names $true instruction_memory[19][0]
1 1
.names $true instruction_memory[19][1]
1 1
.names $false instruction_memory[19][2]
1 1
.names $false instruction_memory[19][3]
1 1
.names $false instruction_memory[19][4]
1 1
.names $true instruction_memory[19][5]
1 1
.names $false instruction_memory[19][6]
1 1
.names $false instruction_memory[19][7]
1 1
.names $false instruction_memory[19][8]
1 1
.names $true instruction_memory[19][9]
1 1
.names $true instruction_memory[19][10]
1 1
.names $true instruction_memory[19][11]
1 1
.names $false instruction_memory[19][12]
1 1
.names $true instruction_memory[19][13]
1 1
.names $false instruction_memory[19][14]
1 1
.names $false instruction_memory[19][15]
1 1
.names $false instruction_memory[19][16]
1 1
.names $false instruction_memory[19][17]
1 1
.names $true instruction_memory[19][18]
1 1
.names $false instruction_memory[19][19]
1 1
.names $false instruction_memory[19][20]
1 1
.names $false instruction_memory[19][21]
1 1
.names $false instruction_memory[19][22]
1 1
.names $false instruction_memory[19][23]
1 1
.names $true instruction_memory[19][24]
1 1
.names $false instruction_memory[19][25]
1 1
.names $true instruction_memory[19][26]
1 1
.names $true instruction_memory[19][27]
1 1
.names $true instruction_memory[19][28]
1 1
.names $true instruction_memory[19][29]
1 1
.names $true instruction_memory[19][30]
1 1
.names $true instruction_memory[19][31]
1 1
.names $true instruction_memory[1][0]
1 1
.names $true instruction_memory[1][1]
1 1
.names $true instruction_memory[1][2]
1 1
.names $false instruction_memory[1][3]
1 1
.names $true instruction_memory[1][4]
1 1
.names $true instruction_memory[1][5]
1 1
.names $false instruction_memory[1][6]
1 1
.names $false instruction_memory[1][7]
1 1
.names $true instruction_memory[1][8]
1 1
.names $false instruction_memory[1][9]
1 1
.names $false instruction_memory[1][10]
1 1
.names $false instruction_memory[1][11]
1 1
.names $true instruction_memory[1][12]
1 1
.names $false instruction_memory[1][13]
1 1
.names $false instruction_memory[1][14]
1 1
.names $false instruction_memory[1][15]
1 1
.names $false instruction_memory[1][16]
1 1
.names $false instruction_memory[1][17]
1 1
.names $false instruction_memory[1][18]
1 1
.names $false instruction_memory[1][19]
1 1
.names $false instruction_memory[1][20]
1 1
.names $false instruction_memory[1][21]
1 1
.names $false instruction_memory[1][22]
1 1
.names $false instruction_memory[1][23]
1 1
.names $false instruction_memory[1][24]
1 1
.names $false instruction_memory[1][25]
1 1
.names $false instruction_memory[1][26]
1 1
.names $false instruction_memory[1][27]
1 1
.names $false instruction_memory[1][28]
1 1
.names $false instruction_memory[1][29]
1 1
.names $false instruction_memory[1][30]
1 1
.names $false instruction_memory[1][31]
1 1
.names $true instruction_memory[20][0]
1 1
.names $true instruction_memory[20][1]
1 1
.names $false instruction_memory[20][2]
1 1
.names $false instruction_memory[20][3]
1 1
.names $false instruction_memory[20][4]
1 1
.names $false instruction_memory[20][5]
1 1
.names $false instruction_memory[20][6]
1 1
.names $false instruction_memory[20][7]
1 1
.names $false instruction_memory[20][8]
1 1
.names $true instruction_memory[20][9]
1 1
.names $true instruction_memory[20][10]
1 1
.names $false instruction_memory[20][11]
1 1
.names $false instruction_memory[20][12]
1 1
.names $true instruction_memory[20][13]
1 1
.names $false instruction_memory[20][14]
1 1
.names $false instruction_memory[20][15]
1 1
.names $false instruction_memory[20][16]
1 1
.names $false instruction_memory[20][17]
1 1
.names $true instruction_memory[20][18]
1 1
.names $false instruction_memory[20][19]
1 1
.names $false instruction_memory[20][20]
1 1
.names $false instruction_memory[20][21]
1 1
.names $true instruction_memory[20][22]
1 1
.names $true instruction_memory[20][23]
1 1
.names $false instruction_memory[20][24]
1 1
.names $true instruction_memory[20][25]
1 1
.names $true instruction_memory[20][26]
1 1
.names $true instruction_memory[20][27]
1 1
.names $true instruction_memory[20][28]
1 1
.names $true instruction_memory[20][29]
1 1
.names $true instruction_memory[20][30]
1 1
.names $true instruction_memory[20][31]
1 1
.names $true instruction_memory[21][0]
1 1
.names $true instruction_memory[21][1]
1 1
.names $false instruction_memory[21][2]
1 1
.names $false instruction_memory[21][3]
1 1
.names $true instruction_memory[21][4]
1 1
.names $false instruction_memory[21][5]
1 1
.names $false instruction_memory[21][6]
1 1
.names $false instruction_memory[21][7]
1 1
.names $false instruction_memory[21][8]
1 1
.names $true instruction_memory[21][9]
1 1
.names $true instruction_memory[21][10]
1 1
.names $false instruction_memory[21][11]
1 1
.names $false instruction_memory[21][12]
1 1
.names $false instruction_memory[21][13]
1 1
.names $false instruction_memory[21][14]
1 1
.names $false instruction_memory[21][15]
1 1
.names $false instruction_memory[21][16]
1 1
.names $true instruction_memory[21][17]
1 1
.names $true instruction_memory[21][18]
1 1
.names $false instruction_memory[21][19]
1 1
.names $true instruction_memory[21][20]
1 1
.names $false instruction_memory[21][21]
1 1
.names $false instruction_memory[21][22]
1 1
.names $false instruction_memory[21][23]
1 1
.names $false instruction_memory[21][24]
1 1
.names $false instruction_memory[21][25]
1 1
.names $false instruction_memory[21][26]
1 1
.names $false instruction_memory[21][27]
1 1
.names $false instruction_memory[21][28]
1 1
.names $false instruction_memory[21][29]
1 1
.names $false instruction_memory[21][30]
1 1
.names $false instruction_memory[21][31]
1 1
.names $true instruction_memory[22][0]
1 1
.names $true instruction_memory[22][1]
1 1
.names $false instruction_memory[22][2]
1 1
.names $false instruction_memory[22][3]
1 1
.names $false instruction_memory[22][4]
1 1
.names $true instruction_memory[22][5]
1 1
.names $false instruction_memory[22][6]
1 1
.names $false instruction_memory[22][7]
1 1
.names $false instruction_memory[22][8]
1 1
.names $true instruction_memory[22][9]
1 1
.names $true instruction_memory[22][10]
1 1
.names $false instruction_memory[22][11]
1 1
.names $false instruction_memory[22][12]
1 1
.names $true instruction_memory[22][13]
1 1
.names $false instruction_memory[22][14]
1 1
.names $false instruction_memory[22][15]
1 1
.names $false instruction_memory[22][16]
1 1
.names $false instruction_memory[22][17]
1 1
.names $true instruction_memory[22][18]
1 1
.names $false instruction_memory[22][19]
1 1
.names $false instruction_memory[22][20]
1 1
.names $false instruction_memory[22][21]
1 1
.names $true instruction_memory[22][22]
1 1
.names $true instruction_memory[22][23]
1 1
.names $false instruction_memory[22][24]
1 1
.names $true instruction_memory[22][25]
1 1
.names $true instruction_memory[22][26]
1 1
.names $true instruction_memory[22][27]
1 1
.names $true instruction_memory[22][28]
1 1
.names $true instruction_memory[22][29]
1 1
.names $true instruction_memory[22][30]
1 1
.names $true instruction_memory[22][31]
1 1
.names $true instruction_memory[23][0]
1 1
.names $true instruction_memory[23][1]
1 1
.names $false instruction_memory[23][2]
1 1
.names $false instruction_memory[23][3]
1 1
.names $false instruction_memory[23][4]
1 1
.names $false instruction_memory[23][5]
1 1
.names $false instruction_memory[23][6]
1 1
.names $true instruction_memory[23][7]
1 1
.names $true instruction_memory[23][8]
1 1
.names $false instruction_memory[23][9]
1 1
.names $true instruction_memory[23][10]
1 1
.names $false instruction_memory[23][11]
1 1
.names $false instruction_memory[23][12]
1 1
.names $true instruction_memory[23][13]
1 1
.names $false instruction_memory[23][14]
1 1
.names $false instruction_memory[23][15]
1 1
.names $false instruction_memory[23][16]
1 1
.names $false instruction_memory[23][17]
1 1
.names $true instruction_memory[23][18]
1 1
.names $false instruction_memory[23][19]
1 1
.names $false instruction_memory[23][20]
1 1
.names $false instruction_memory[23][21]
1 1
.names $true instruction_memory[23][22]
1 1
.names $true instruction_memory[23][23]
1 1
.names $false instruction_memory[23][24]
1 1
.names $true instruction_memory[23][25]
1 1
.names $true instruction_memory[23][26]
1 1
.names $true instruction_memory[23][27]
1 1
.names $true instruction_memory[23][28]
1 1
.names $true instruction_memory[23][29]
1 1
.names $true instruction_memory[23][30]
1 1
.names $true instruction_memory[23][31]
1 1
.names $true instruction_memory[24][0]
1 1
.names $true instruction_memory[24][1]
1 1
.names $true instruction_memory[24][2]
1 1
.names $false instruction_memory[24][3]
1 1
.names $true instruction_memory[24][4]
1 1
.names $true instruction_memory[24][5]
1 1
.names $false instruction_memory[24][6]
1 1
.names $false instruction_memory[24][7]
1 1
.names $false instruction_memory[24][8]
1 1
.names $true instruction_memory[24][9]
1 1
.names $true instruction_memory[24][10]
1 1
.names $false instruction_memory[24][11]
1 1
.names $false instruction_memory[24][12]
1 1
.names $false instruction_memory[24][13]
1 1
.names $false instruction_memory[24][14]
1 1
.names $false instruction_memory[24][15]
1 1
.names $false instruction_memory[24][16]
1 1
.names $false instruction_memory[24][17]
1 1
.names $false instruction_memory[24][18]
1 1
.names $false instruction_memory[24][19]
1 1
.names $false instruction_memory[24][20]
1 1
.names $false instruction_memory[24][21]
1 1
.names $true instruction_memory[24][22]
1 1
.names $false instruction_memory[24][23]
1 1
.names $false instruction_memory[24][24]
1 1
.names $false instruction_memory[24][25]
1 1
.names $false instruction_memory[24][26]
1 1
.names $false instruction_memory[24][27]
1 1
.names $false instruction_memory[24][28]
1 1
.names $false instruction_memory[24][29]
1 1
.names $false instruction_memory[24][30]
1 1
.names $false instruction_memory[24][31]
1 1
.names $true instruction_memory[25][0]
1 1
.names $true instruction_memory[25][1]
1 1
.names $false instruction_memory[25][2]
1 1
.names $false instruction_memory[25][3]
1 1
.names $false instruction_memory[25][4]
1 1
.names $true instruction_memory[25][5]
1 1
.names $true instruction_memory[25][6]
1 1
.names $true instruction_memory[25][7]
1 1
.names $false instruction_memory[25][8]
1 1
.names $true instruction_memory[25][9]
1 1
.names $false instruction_memory[25][10]
1 1
.names $true instruction_memory[25][11]
1 1
.names $false instruction_memory[25][12]
1 1
.names $false instruction_memory[25][13]
1 1
.names $true instruction_memory[25][14]
1 1
.names $true instruction_memory[25][15]
1 1
.names $true instruction_memory[25][16]
1 1
.names $false instruction_memory[25][17]
1 1
.names $true instruction_memory[25][18]
1 1
.names $false instruction_memory[25][19]
1 1
.names $false instruction_memory[25][20]
1 1
.names $false instruction_memory[25][21]
1 1
.names $true instruction_memory[25][22]
1 1
.names $true instruction_memory[25][23]
1 1
.names $false instruction_memory[25][24]
1 1
.names $false instruction_memory[25][25]
1 1
.names $true instruction_memory[25][26]
1 1
.names $true instruction_memory[25][27]
1 1
.names $true instruction_memory[25][28]
1 1
.names $true instruction_memory[25][29]
1 1
.names $true instruction_memory[25][30]
1 1
.names $true instruction_memory[25][31]
1 1
.names $true instruction_memory[26][0]
1 1
.names $true instruction_memory[26][1]
1 1
.names $false instruction_memory[26][2]
1 1
.names $false instruction_memory[26][3]
1 1
.names $false instruction_memory[26][4]
1 1
.names $false instruction_memory[26][5]
1 1
.names $false instruction_memory[26][6]
1 1
.names $true instruction_memory[26][7]
1 1
.names $true instruction_memory[26][8]
1 1
.names $false instruction_memory[26][9]
1 1
.names $true instruction_memory[26][10]
1 1
.names $false instruction_memory[26][11]
1 1
.names $false instruction_memory[26][12]
1 1
.names $true instruction_memory[26][13]
1 1
.names $false instruction_memory[26][14]
1 1
.names $false instruction_memory[26][15]
1 1
.names $false instruction_memory[26][16]
1 1
.names $false instruction_memory[26][17]
1 1
.names $true instruction_memory[26][18]
1 1
.names $false instruction_memory[26][19]
1 1
.names $false instruction_memory[26][20]
1 1
.names $false instruction_memory[26][21]
1 1
.names $false instruction_memory[26][22]
1 1
.names $true instruction_memory[26][23]
1 1
.names $true instruction_memory[26][24]
1 1
.names $false instruction_memory[26][25]
1 1
.names $true instruction_memory[26][26]
1 1
.names $true instruction_memory[26][27]
1 1
.names $true instruction_memory[26][28]
1 1
.names $true instruction_memory[26][29]
1 1
.names $true instruction_memory[26][30]
1 1
.names $true instruction_memory[26][31]
1 1
.names $true instruction_memory[27][0]
1 1
.names $true instruction_memory[27][1]
1 1
.names $false instruction_memory[27][2]
1 1
.names $false instruction_memory[27][3]
1 1
.names $false instruction_memory[27][4]
1 1
.names $false instruction_memory[27][5]
1 1
.names $false instruction_memory[27][6]
1 1
.names $false instruction_memory[27][7]
1 1
.names $false instruction_memory[27][8]
1 1
.names $true instruction_memory[27][9]
1 1
.names $true instruction_memory[27][10]
1 1
.names $false instruction_memory[27][11]
1 1
.names $false instruction_memory[27][12]
1 1
.names $true instruction_memory[27][13]
1 1
.names $false instruction_memory[27][14]
1 1
.names $false instruction_memory[27][15]
1 1
.names $false instruction_memory[27][16]
1 1
.names $false instruction_memory[27][17]
1 1
.names $true instruction_memory[27][18]
1 1
.names $false instruction_memory[27][19]
1 1
.names $false instruction_memory[27][20]
1 1
.names $false instruction_memory[27][21]
1 1
.names $true instruction_memory[27][22]
1 1
.names $true instruction_memory[27][23]
1 1
.names $true instruction_memory[27][24]
1 1
.names $false instruction_memory[27][25]
1 1
.names $true instruction_memory[27][26]
1 1
.names $true instruction_memory[27][27]
1 1
.names $true instruction_memory[27][28]
1 1
.names $true instruction_memory[27][29]
1 1
.names $true instruction_memory[27][30]
1 1
.names $true instruction_memory[27][31]
1 1
.names $true instruction_memory[28][0]
1 1
.names $true instruction_memory[28][1]
1 1
.names $false instruction_memory[28][2]
1 1
.names $false instruction_memory[28][3]
1 1
.names $true instruction_memory[28][4]
1 1
.names $false instruction_memory[28][5]
1 1
.names $false instruction_memory[28][6]
1 1
.names $false instruction_memory[28][7]
1 1
.names $false instruction_memory[28][8]
1 1
.names $true instruction_memory[28][9]
1 1
.names $true instruction_memory[28][10]
1 1
.names $false instruction_memory[28][11]
1 1
.names $false instruction_memory[28][12]
1 1
.names $false instruction_memory[28][13]
1 1
.names $false instruction_memory[28][14]
1 1
.names $true instruction_memory[28][15]
1 1
.names $true instruction_memory[28][16]
1 1
.names $false instruction_memory[28][17]
1 1
.names $true instruction_memory[28][18]
1 1
.names $false instruction_memory[28][19]
1 1
.names $false instruction_memory[28][20]
1 1
.names $false instruction_memory[28][21]
1 1
.names $false instruction_memory[28][22]
1 1
.names $false instruction_memory[28][23]
1 1
.names $false instruction_memory[28][24]
1 1
.names $false instruction_memory[28][25]
1 1
.names $false instruction_memory[28][26]
1 1
.names $false instruction_memory[28][27]
1 1
.names $false instruction_memory[28][28]
1 1
.names $false instruction_memory[28][29]
1 1
.names $false instruction_memory[28][30]
1 1
.names $false instruction_memory[28][31]
1 1
.names $true instruction_memory[29][0]
1 1
.names $true instruction_memory[29][1]
1 1
.names $false instruction_memory[29][2]
1 1
.names $false instruction_memory[29][3]
1 1
.names $true instruction_memory[29][4]
1 1
.names $false instruction_memory[29][5]
1 1
.names $false instruction_memory[29][6]
1 1
.names $true instruction_memory[29][7]
1 1
.names $true instruction_memory[29][8]
1 1
.names $false instruction_memory[29][9]
1 1
.names $true instruction_memory[29][10]
1 1
.names $false instruction_memory[29][11]
1 1
.names $false instruction_memory[29][12]
1 1
.names $false instruction_memory[29][13]
1 1
.names $true instruction_memory[29][14]
1 1
.names $false instruction_memory[29][15]
1 1
.names $false instruction_memory[29][16]
1 1
.names $true instruction_memory[29][17]
1 1
.names $true instruction_memory[29][18]
1 1
.names $false instruction_memory[29][19]
1 1
.names $true instruction_memory[29][20]
1 1
.names $true instruction_memory[29][21]
1 1
.names $true instruction_memory[29][22]
1 1
.names $true instruction_memory[29][23]
1 1
.names $true instruction_memory[29][24]
1 1
.names $true instruction_memory[29][25]
1 1
.names $true instruction_memory[29][26]
1 1
.names $true instruction_memory[29][27]
1 1
.names $true instruction_memory[29][28]
1 1
.names $true instruction_memory[29][29]
1 1
.names $true instruction_memory[29][30]
1 1
.names $true instruction_memory[29][31]
1 1
.names $true instruction_memory[2][0]
1 1
.names $true instruction_memory[2][1]
1 1
.names $false instruction_memory[2][2]
1 1
.names $false instruction_memory[2][3]
1 1
.names $true instruction_memory[2][4]
1 1
.names $false instruction_memory[2][5]
1 1
.names $false instruction_memory[2][6]
1 1
.names $false instruction_memory[2][7]
1 1
.names $true instruction_memory[2][8]
1 1
.names $false instruction_memory[2][9]
1 1
.names $false instruction_memory[2][10]
1 1
.names $false instruction_memory[2][11]
1 1
.names $false instruction_memory[2][12]
1 1
.names $false instruction_memory[2][13]
1 1
.names $false instruction_memory[2][14]
1 1
.names $false instruction_memory[2][15]
1 1
.names $true instruction_memory[2][16]
1 1
.names $false instruction_memory[2][17]
1 1
.names $false instruction_memory[2][18]
1 1
.names $false instruction_memory[2][19]
1 1
.names $false instruction_memory[2][20]
1 1
.names $false instruction_memory[2][21]
1 1
.names $false instruction_memory[2][22]
1 1
.names $false instruction_memory[2][23]
1 1
.names $false instruction_memory[2][24]
1 1
.names $false instruction_memory[2][25]
1 1
.names $false instruction_memory[2][26]
1 1
.names $false instruction_memory[2][27]
1 1
.names $false instruction_memory[2][28]
1 1
.names $false instruction_memory[2][29]
1 1
.names $true instruction_memory[2][30]
1 1
.names $false instruction_memory[2][31]
1 1
.names $true instruction_memory[30][0]
1 1
.names $true instruction_memory[30][1]
1 1
.names $false instruction_memory[30][2]
1 1
.names $false instruction_memory[30][3]
1 1
.names $false instruction_memory[30][4]
1 1
.names $false instruction_memory[30][5]
1 1
.names $false instruction_memory[30][6]
1 1
.names $false instruction_memory[30][7]
1 1
.names $false instruction_memory[30][8]
1 1
.names $true instruction_memory[30][9]
1 1
.names $true instruction_memory[30][10]
1 1
.names $false instruction_memory[30][11]
1 1
.names $false instruction_memory[30][12]
1 1
.names $true instruction_memory[30][13]
1 1
.names $false instruction_memory[30][14]
1 1
.names $false instruction_memory[30][15]
1 1
.names $false instruction_memory[30][16]
1 1
.names $false instruction_memory[30][17]
1 1
.names $true instruction_memory[30][18]
1 1
.names $false instruction_memory[30][19]
1 1
.names $false instruction_memory[30][20]
1 1
.names $false instruction_memory[30][21]
1 1
.names $true instruction_memory[30][22]
1 1
.names $false instruction_memory[30][23]
1 1
.names $false instruction_memory[30][24]
1 1
.names $true instruction_memory[30][25]
1 1
.names $true instruction_memory[30][26]
1 1
.names $true instruction_memory[30][27]
1 1
.names $true instruction_memory[30][28]
1 1
.names $true instruction_memory[30][29]
1 1
.names $true instruction_memory[30][30]
1 1
.names $true instruction_memory[30][31]
1 1
.names $true instruction_memory[31][0]
1 1
.names $true instruction_memory[31][1]
1 1
.names $false instruction_memory[31][2]
1 1
.names $false instruction_memory[31][3]
1 1
.names $false instruction_memory[31][4]
1 1
.names $true instruction_memory[31][5]
1 1
.names $false instruction_memory[31][6]
1 1
.names $false instruction_memory[31][7]
1 1
.names $false instruction_memory[31][8]
1 1
.names $false instruction_memory[31][9]
1 1
.names $false instruction_memory[31][10]
1 1
.names $false instruction_memory[31][11]
1 1
.names $false instruction_memory[31][12]
1 1
.names $true instruction_memory[31][13]
1 1
.names $false instruction_memory[31][14]
1 1
.names $false instruction_memory[31][15]
1 1
.names $false instruction_memory[31][16]
1 1
.names $true instruction_memory[31][17]
1 1
.names $true instruction_memory[31][18]
1 1
.names $false instruction_memory[31][19]
1 1
.names $true instruction_memory[31][20]
1 1
.names $true instruction_memory[31][21]
1 1
.names $false instruction_memory[31][22]
1 1
.names $true instruction_memory[31][23]
1 1
.names $false instruction_memory[31][24]
1 1
.names $false instruction_memory[31][25]
1 1
.names $false instruction_memory[31][26]
1 1
.names $false instruction_memory[31][27]
1 1
.names $false instruction_memory[31][28]
1 1
.names $false instruction_memory[31][29]
1 1
.names $false instruction_memory[31][30]
1 1
.names $false instruction_memory[31][31]
1 1
.names $true instruction_memory[32][0]
1 1
.names $true instruction_memory[32][1]
1 1
.names $false instruction_memory[32][2]
1 1
.names $false instruction_memory[32][3]
1 1
.names $false instruction_memory[32][4]
1 1
.names $true instruction_memory[32][5]
1 1
.names $false instruction_memory[32][6]
1 1
.names $false instruction_memory[32][7]
1 1
.names $false instruction_memory[32][8]
1 1
.names $false instruction_memory[32][9]
1 1
.names $true instruction_memory[32][10]
1 1
.names $false instruction_memory[32][11]
1 1
.names $false instruction_memory[32][12]
1 1
.names $true instruction_memory[32][13]
1 1
.names $false instruction_memory[32][14]
1 1
.names $false instruction_memory[32][15]
1 1
.names $false instruction_memory[32][16]
1 1
.names $false instruction_memory[32][17]
1 1
.names $true instruction_memory[32][18]
1 1
.names $false instruction_memory[32][19]
1 1
.names $false instruction_memory[32][20]
1 1
.names $false instruction_memory[32][21]
1 1
.names $false instruction_memory[32][22]
1 1
.names $false instruction_memory[32][23]
1 1
.names $false instruction_memory[32][24]
1 1
.names $true instruction_memory[32][25]
1 1
.names $true instruction_memory[32][26]
1 1
.names $true instruction_memory[32][27]
1 1
.names $true instruction_memory[32][28]
1 1
.names $true instruction_memory[32][29]
1 1
.names $true instruction_memory[32][30]
1 1
.names $true instruction_memory[32][31]
1 1
.names $true instruction_memory[33][0]
1 1
.names $true instruction_memory[33][1]
1 1
.names $true instruction_memory[33][2]
1 1
.names $true instruction_memory[33][3]
1 1
.names $false instruction_memory[33][4]
1 1
.names $true instruction_memory[33][5]
1 1
.names $true instruction_memory[33][6]
1 1
.names $false instruction_memory[33][7]
1 1
.names $false instruction_memory[33][8]
1 1
.names $false instruction_memory[33][9]
1 1
.names $false instruction_memory[33][10]
1 1
.names $false instruction_memory[33][11]
1 1
.names $false instruction_memory[33][12]
1 1
.names $false instruction_memory[33][13]
1 1
.names $false instruction_memory[33][14]
1 1
.names $false instruction_memory[33][15]
1 1
.names $false instruction_memory[33][16]
1 1
.names $false instruction_memory[33][17]
1 1
.names $false instruction_memory[33][18]
1 1
.names $false instruction_memory[33][19]
1 1
.names $false instruction_memory[33][20]
1 1
.names $false instruction_memory[33][21]
1 1
.names $false instruction_memory[33][22]
1 1
.names $true instruction_memory[33][23]
1 1
.names $false instruction_memory[33][24]
1 1
.names $true instruction_memory[33][25]
1 1
.names $false instruction_memory[33][26]
1 1
.names $false instruction_memory[33][27]
1 1
.names $false instruction_memory[33][28]
1 1
.names $false instruction_memory[33][29]
1 1
.names $false instruction_memory[33][30]
1 1
.names $false instruction_memory[33][31]
1 1
.names $true instruction_memory[34][0]
1 1
.names $true instruction_memory[34][1]
1 1
.names $false instruction_memory[34][2]
1 1
.names $false instruction_memory[34][3]
1 1
.names $false instruction_memory[34][4]
1 1
.names $false instruction_memory[34][5]
1 1
.names $false instruction_memory[34][6]
1 1
.names $false instruction_memory[34][7]
1 1
.names $false instruction_memory[34][8]
1 1
.names $true instruction_memory[34][9]
1 1
.names $true instruction_memory[34][10]
1 1
.names $false instruction_memory[34][11]
1 1
.names $false instruction_memory[34][12]
1 1
.names $true instruction_memory[34][13]
1 1
.names $false instruction_memory[34][14]
1 1
.names $false instruction_memory[34][15]
1 1
.names $false instruction_memory[34][16]
1 1
.names $false instruction_memory[34][17]
1 1
.names $true instruction_memory[34][18]
1 1
.names $false instruction_memory[34][19]
1 1
.names $false instruction_memory[34][20]
1 1
.names $false instruction_memory[34][21]
1 1
.names $true instruction_memory[34][22]
1 1
.names $false instruction_memory[34][23]
1 1
.names $false instruction_memory[34][24]
1 1
.names $true instruction_memory[34][25]
1 1
.names $true instruction_memory[34][26]
1 1
.names $true instruction_memory[34][27]
1 1
.names $true instruction_memory[34][28]
1 1
.names $true instruction_memory[34][29]
1 1
.names $true instruction_memory[34][30]
1 1
.names $true instruction_memory[34][31]
1 1
.names $true instruction_memory[35][0]
1 1
.names $true instruction_memory[35][1]
1 1
.names $false instruction_memory[35][2]
1 1
.names $false instruction_memory[35][3]
1 1
.names $false instruction_memory[35][4]
1 1
.names $false instruction_memory[35][5]
1 1
.names $false instruction_memory[35][6]
1 1
.names $false instruction_memory[35][7]
1 1
.names $false instruction_memory[35][8]
1 1
.names $true instruction_memory[35][9]
1 1
.names $true instruction_memory[35][10]
1 1
.names $false instruction_memory[35][11]
1 1
.names $false instruction_memory[35][12]
1 1
.names $true instruction_memory[35][13]
1 1
.names $false instruction_memory[35][14]
1 1
.names $false instruction_memory[35][15]
1 1
.names $false instruction_memory[35][16]
1 1
.names $true instruction_memory[35][17]
1 1
.names $true instruction_memory[35][18]
1 1
.names $false instruction_memory[35][19]
1 1
.names $false instruction_memory[35][20]
1 1
.names $false instruction_memory[35][21]
1 1
.names $false instruction_memory[35][22]
1 1
.names $false instruction_memory[35][23]
1 1
.names $false instruction_memory[35][24]
1 1
.names $false instruction_memory[35][25]
1 1
.names $false instruction_memory[35][26]
1 1
.names $false instruction_memory[35][27]
1 1
.names $false instruction_memory[35][28]
1 1
.names $false instruction_memory[35][29]
1 1
.names $false instruction_memory[35][30]
1 1
.names $false instruction_memory[35][31]
1 1
.names $true instruction_memory[36][0]
1 1
.names $true instruction_memory[36][1]
1 1
.names $false instruction_memory[36][2]
1 1
.names $false instruction_memory[36][3]
1 1
.names $true instruction_memory[36][4]
1 1
.names $false instruction_memory[36][5]
1 1
.names $false instruction_memory[36][6]
1 1
.names $true instruction_memory[36][7]
1 1
.names $false instruction_memory[36][8]
1 1
.names $true instruction_memory[36][9]
1 1
.names $true instruction_memory[36][10]
1 1
.names $false instruction_memory[36][11]
1 1
.names $false instruction_memory[36][12]
1 1
.names $false instruction_memory[36][13]
1 1
.names $false instruction_memory[36][14]
1 1
.names $false instruction_memory[36][15]
1 1
.names $false instruction_memory[36][16]
1 1
.names $true instruction_memory[36][17]
1 1
.names $true instruction_memory[36][18]
1 1
.names $false instruction_memory[36][19]
1 1
.names $false instruction_memory[36][20]
1 1
.names $false instruction_memory[36][21]
1 1
.names $false instruction_memory[36][22]
1 1
.names $false instruction_memory[36][23]
1 1
.names $false instruction_memory[36][24]
1 1
.names $false instruction_memory[36][25]
1 1
.names $false instruction_memory[36][26]
1 1
.names $false instruction_memory[36][27]
1 1
.names $false instruction_memory[36][28]
1 1
.names $false instruction_memory[36][29]
1 1
.names $false instruction_memory[36][30]
1 1
.names $false instruction_memory[36][31]
1 1
.names $true instruction_memory[37][0]
1 1
.names $true instruction_memory[37][1]
1 1
.names $false instruction_memory[37][2]
1 1
.names $false instruction_memory[37][3]
1 1
.names $true instruction_memory[37][4]
1 1
.names $false instruction_memory[37][5]
1 1
.names $false instruction_memory[37][6]
1 1
.names $false instruction_memory[37][7]
1 1
.names $true instruction_memory[37][8]
1 1
.names $true instruction_memory[37][9]
1 1
.names $true instruction_memory[37][10]
1 1
.names $false instruction_memory[37][11]
1 1
.names $false instruction_memory[37][12]
1 1
.names $false instruction_memory[37][13]
1 1
.names $false instruction_memory[37][14]
1 1
.names $false instruction_memory[37][15]
1 1
.names $false instruction_memory[37][16]
1 1
.names $false instruction_memory[37][17]
1 1
.names $false instruction_memory[37][18]
1 1
.names $false instruction_memory[37][19]
1 1
.names $false instruction_memory[37][20]
1 1
.names $false instruction_memory[37][21]
1 1
.names $false instruction_memory[37][22]
1 1
.names $false instruction_memory[37][23]
1 1
.names $false instruction_memory[37][24]
1 1
.names $false instruction_memory[37][25]
1 1
.names $false instruction_memory[37][26]
1 1
.names $false instruction_memory[37][27]
1 1
.names $false instruction_memory[37][28]
1 1
.names $false instruction_memory[37][29]
1 1
.names $false instruction_memory[37][30]
1 1
.names $false instruction_memory[37][31]
1 1
.names $true instruction_memory[38][0]
1 1
.names $true instruction_memory[38][1]
1 1
.names $false instruction_memory[38][2]
1 1
.names $false instruction_memory[38][3]
1 1
.names $false instruction_memory[38][4]
1 1
.names $true instruction_memory[38][5]
1 1
.names $false instruction_memory[38][6]
1 1
.names $false instruction_memory[38][7]
1 1
.names $false instruction_memory[38][8]
1 1
.names $false instruction_memory[38][9]
1 1
.names $true instruction_memory[38][10]
1 1
.names $true instruction_memory[38][11]
1 1
.names $false instruction_memory[38][12]
1 1
.names $true instruction_memory[38][13]
1 1
.names $false instruction_memory[38][14]
1 1
.names $false instruction_memory[38][15]
1 1
.names $false instruction_memory[38][16]
1 1
.names $false instruction_memory[38][17]
1 1
.names $true instruction_memory[38][18]
1 1
.names $false instruction_memory[38][19]
1 1
.names $true instruction_memory[38][20]
1 1
.names $false instruction_memory[38][21]
1 1
.names $true instruction_memory[38][22]
1 1
.names $true instruction_memory[38][23]
1 1
.names $false instruction_memory[38][24]
1 1
.names $false instruction_memory[38][25]
1 1
.names $true instruction_memory[38][26]
1 1
.names $true instruction_memory[38][27]
1 1
.names $true instruction_memory[38][28]
1 1
.names $true instruction_memory[38][29]
1 1
.names $true instruction_memory[38][30]
1 1
.names $true instruction_memory[38][31]
1 1
.names $true instruction_memory[39][0]
1 1
.names $true instruction_memory[39][1]
1 1
.names $false instruction_memory[39][2]
1 1
.names $false instruction_memory[39][3]
1 1
.names $false instruction_memory[39][4]
1 1
.names $true instruction_memory[39][5]
1 1
.names $false instruction_memory[39][6]
1 1
.names $false instruction_memory[39][7]
1 1
.names $false instruction_memory[39][8]
1 1
.names $true instruction_memory[39][9]
1 1
.names $true instruction_memory[39][10]
1 1
.names $true instruction_memory[39][11]
1 1
.names $false instruction_memory[39][12]
1 1
.names $true instruction_memory[39][13]
1 1
.names $false instruction_memory[39][14]
1 1
.names $false instruction_memory[39][15]
1 1
.names $false instruction_memory[39][16]
1 1
.names $false instruction_memory[39][17]
1 1
.names $true instruction_memory[39][18]
1 1
.names $false instruction_memory[39][19]
1 1
.names $false instruction_memory[39][20]
1 1
.names $true instruction_memory[39][21]
1 1
.names $true instruction_memory[39][22]
1 1
.names $true instruction_memory[39][23]
1 1
.names $false instruction_memory[39][24]
1 1
.names $false instruction_memory[39][25]
1 1
.names $true instruction_memory[39][26]
1 1
.names $true instruction_memory[39][27]
1 1
.names $true instruction_memory[39][28]
1 1
.names $true instruction_memory[39][29]
1 1
.names $true instruction_memory[39][30]
1 1
.names $true instruction_memory[39][31]
1 1
.names $true instruction_memory[3][0]
1 1
.names $true instruction_memory[3][1]
1 1
.names $true instruction_memory[3][2]
1 1
.names $true instruction_memory[3][3]
1 1
.names $false instruction_memory[3][4]
1 1
.names $true instruction_memory[3][5]
1 1
.names $true instruction_memory[3][6]
1 1
.names $false instruction_memory[3][7]
1 1
.names $false instruction_memory[3][8]
1 1
.names $false instruction_memory[3][9]
1 1
.names $false instruction_memory[3][10]
1 1
.names $false instruction_memory[3][11]
1 1
.names $false instruction_memory[3][12]
1 1
.names $false instruction_memory[3][13]
1 1
.names $false instruction_memory[3][14]
1 1
.names $false instruction_memory[3][15]
1 1
.names $false instruction_memory[3][16]
1 1
.names $false instruction_memory[3][17]
1 1
.names $false instruction_memory[3][18]
1 1
.names $false instruction_memory[3][19]
1 1
.names $false instruction_memory[3][20]
1 1
.names $false instruction_memory[3][21]
1 1
.names $true instruction_memory[3][22]
1 1
.names $false instruction_memory[3][23]
1 1
.names $false instruction_memory[3][24]
1 1
.names $false instruction_memory[3][25]
1 1
.names $false instruction_memory[3][26]
1 1
.names $false instruction_memory[3][27]
1 1
.names $false instruction_memory[3][28]
1 1
.names $false instruction_memory[3][29]
1 1
.names $false instruction_memory[3][30]
1 1
.names $false instruction_memory[3][31]
1 1
.names $true instruction_memory[40][0]
1 1
.names $true instruction_memory[40][1]
1 1
.names $false instruction_memory[40][2]
1 1
.names $false instruction_memory[40][3]
1 1
.names $false instruction_memory[40][4]
1 1
.names $false instruction_memory[40][5]
1 1
.names $false instruction_memory[40][6]
1 1
.names $false instruction_memory[40][7]
1 1
.names $false instruction_memory[40][8]
1 1
.names $true instruction_memory[40][9]
1 1
.names $true instruction_memory[40][10]
1 1
.names $false instruction_memory[40][11]
1 1
.names $false instruction_memory[40][12]
1 1
.names $true instruction_memory[40][13]
1 1
.names $false instruction_memory[40][14]
1 1
.names $false instruction_memory[40][15]
1 1
.names $false instruction_memory[40][16]
1 1
.names $false instruction_memory[40][17]
1 1
.names $true instruction_memory[40][18]
1 1
.names $false instruction_memory[40][19]
1 1
.names $false instruction_memory[40][20]
1 1
.names $false instruction_memory[40][21]
1 1
.names $false instruction_memory[40][22]
1 1
.names $true instruction_memory[40][23]
1 1
.names $false instruction_memory[40][24]
1 1
.names $true instruction_memory[40][25]
1 1
.names $true instruction_memory[40][26]
1 1
.names $true instruction_memory[40][27]
1 1
.names $true instruction_memory[40][28]
1 1
.names $true instruction_memory[40][29]
1 1
.names $true instruction_memory[40][30]
1 1
.names $true instruction_memory[40][31]
1 1
.names $true instruction_memory[41][0]
1 1
.names $true instruction_memory[41][1]
1 1
.names $false instruction_memory[41][2]
1 1
.names $false instruction_memory[41][3]
1 1
.names $true instruction_memory[41][4]
1 1
.names $false instruction_memory[41][5]
1 1
.names $false instruction_memory[41][6]
1 1
.names $false instruction_memory[41][7]
1 1
.names $false instruction_memory[41][8]
1 1
.names $true instruction_memory[41][9]
1 1
.names $true instruction_memory[41][10]
1 1
.names $false instruction_memory[41][11]
1 1
.names $false instruction_memory[41][12]
1 1
.names $false instruction_memory[41][13]
1 1
.names $false instruction_memory[41][14]
1 1
.names $false instruction_memory[41][15]
1 1
.names $false instruction_memory[41][16]
1 1
.names $true instruction_memory[41][17]
1 1
.names $true instruction_memory[41][18]
1 1
.names $false instruction_memory[41][19]
1 1
.names $true instruction_memory[41][20]
1 1
.names $false instruction_memory[41][21]
1 1
.names $false instruction_memory[41][22]
1 1
.names $false instruction_memory[41][23]
1 1
.names $false instruction_memory[41][24]
1 1
.names $false instruction_memory[41][25]
1 1
.names $false instruction_memory[41][26]
1 1
.names $false instruction_memory[41][27]
1 1
.names $false instruction_memory[41][28]
1 1
.names $false instruction_memory[41][29]
1 1
.names $false instruction_memory[41][30]
1 1
.names $false instruction_memory[41][31]
1 1
.names $true instruction_memory[42][0]
1 1
.names $true instruction_memory[42][1]
1 1
.names $false instruction_memory[42][2]
1 1
.names $false instruction_memory[42][3]
1 1
.names $false instruction_memory[42][4]
1 1
.names $true instruction_memory[42][5]
1 1
.names $false instruction_memory[42][6]
1 1
.names $false instruction_memory[42][7]
1 1
.names $false instruction_memory[42][8]
1 1
.names $false instruction_memory[42][9]
1 1
.names $true instruction_memory[42][10]
1 1
.names $false instruction_memory[42][11]
1 1
.names $false instruction_memory[42][12]
1 1
.names $true instruction_memory[42][13]
1 1
.names $false instruction_memory[42][14]
1 1
.names $false instruction_memory[42][15]
1 1
.names $false instruction_memory[42][16]
1 1
.names $false instruction_memory[42][17]
1 1
.names $true instruction_memory[42][18]
1 1
.names $false instruction_memory[42][19]
1 1
.names $false instruction_memory[42][20]
1 1
.names $false instruction_memory[42][21]
1 1
.names $true instruction_memory[42][22]
1 1
.names $true instruction_memory[42][23]
1 1
.names $false instruction_memory[42][24]
1 1
.names $true instruction_memory[42][25]
1 1
.names $true instruction_memory[42][26]
1 1
.names $true instruction_memory[42][27]
1 1
.names $true instruction_memory[42][28]
1 1
.names $true instruction_memory[42][29]
1 1
.names $true instruction_memory[42][30]
1 1
.names $true instruction_memory[42][31]
1 1
.names $true instruction_memory[43][0]
1 1
.names $true instruction_memory[43][1]
1 1
.names $false instruction_memory[43][2]
1 1
.names $false instruction_memory[43][3]
1 1
.names $false instruction_memory[43][4]
1 1
.names $false instruction_memory[43][5]
1 1
.names $false instruction_memory[43][6]
1 1
.names $true instruction_memory[43][7]
1 1
.names $true instruction_memory[43][8]
1 1
.names $false instruction_memory[43][9]
1 1
.names $true instruction_memory[43][10]
1 1
.names $false instruction_memory[43][11]
1 1
.names $false instruction_memory[43][12]
1 1
.names $true instruction_memory[43][13]
1 1
.names $false instruction_memory[43][14]
1 1
.names $false instruction_memory[43][15]
1 1
.names $false instruction_memory[43][16]
1 1
.names $false instruction_memory[43][17]
1 1
.names $true instruction_memory[43][18]
1 1
.names $false instruction_memory[43][19]
1 1
.names $false instruction_memory[43][20]
1 1
.names $false instruction_memory[43][21]
1 1
.names $false instruction_memory[43][22]
1 1
.names $true instruction_memory[43][23]
1 1
.names $false instruction_memory[43][24]
1 1
.names $true instruction_memory[43][25]
1 1
.names $true instruction_memory[43][26]
1 1
.names $true instruction_memory[43][27]
1 1
.names $true instruction_memory[43][28]
1 1
.names $true instruction_memory[43][29]
1 1
.names $true instruction_memory[43][30]
1 1
.names $true instruction_memory[43][31]
1 1
.names $true instruction_memory[44][0]
1 1
.names $true instruction_memory[44][1]
1 1
.names $true instruction_memory[44][2]
1 1
.names $false instruction_memory[44][3]
1 1
.names $true instruction_memory[44][4]
1 1
.names $true instruction_memory[44][5]
1 1
.names $false instruction_memory[44][6]
1 1
.names $false instruction_memory[44][7]
1 1
.names $false instruction_memory[44][8]
1 1
.names $true instruction_memory[44][9]
1 1
.names $true instruction_memory[44][10]
1 1
.names $false instruction_memory[44][11]
1 1
.names $false instruction_memory[44][12]
1 1
.names $false instruction_memory[44][13]
1 1
.names $false instruction_memory[44][14]
1 1
.names $false instruction_memory[44][15]
1 1
.names $false instruction_memory[44][16]
1 1
.names $false instruction_memory[44][17]
1 1
.names $false instruction_memory[44][18]
1 1
.names $false instruction_memory[44][19]
1 1
.names $false instruction_memory[44][20]
1 1
.names $false instruction_memory[44][21]
1 1
.names $true instruction_memory[44][22]
1 1
.names $false instruction_memory[44][23]
1 1
.names $false instruction_memory[44][24]
1 1
.names $false instruction_memory[44][25]
1 1
.names $false instruction_memory[44][26]
1 1
.names $false instruction_memory[44][27]
1 1
.names $false instruction_memory[44][28]
1 1
.names $false instruction_memory[44][29]
1 1
.names $false instruction_memory[44][30]
1 1
.names $false instruction_memory[44][31]
1 1
.names $true instruction_memory[45][0]
1 1
.names $true instruction_memory[45][1]
1 1
.names $false instruction_memory[45][2]
1 1
.names $false instruction_memory[45][3]
1 1
.names $false instruction_memory[45][4]
1 1
.names $true instruction_memory[45][5]
1 1
.names $true instruction_memory[45][6]
1 1
.names $true instruction_memory[45][7]
1 1
.names $false instruction_memory[45][8]
1 1
.names $true instruction_memory[45][9]
1 1
.names $false instruction_memory[45][10]
1 1
.names $true instruction_memory[45][11]
1 1
.names $false instruction_memory[45][12]
1 1
.names $false instruction_memory[45][13]
1 1
.names $true instruction_memory[45][14]
1 1
.names $true instruction_memory[45][15]
1 1
.names $true instruction_memory[45][16]
1 1
.names $false instruction_memory[45][17]
1 1
.names $true instruction_memory[45][18]
1 1
.names $false instruction_memory[45][19]
1 1
.names $false instruction_memory[45][20]
1 1
.names $false instruction_memory[45][21]
1 1
.names $true instruction_memory[45][22]
1 1
.names $true instruction_memory[45][23]
1 1
.names $false instruction_memory[45][24]
1 1
.names $false instruction_memory[45][25]
1 1
.names $true instruction_memory[45][26]
1 1
.names $true instruction_memory[45][27]
1 1
.names $true instruction_memory[45][28]
1 1
.names $true instruction_memory[45][29]
1 1
.names $true instruction_memory[45][30]
1 1
.names $true instruction_memory[45][31]
1 1
.names $true instruction_memory[46][0]
1 1
.names $true instruction_memory[46][1]
1 1
.names $true instruction_memory[46][2]
1 1
.names $true instruction_memory[46][3]
1 1
.names $false instruction_memory[46][4]
1 1
.names $true instruction_memory[46][5]
1 1
.names $true instruction_memory[46][6]
1 1
.names $false instruction_memory[46][7]
1 1
.names $false instruction_memory[46][8]
1 1
.names $false instruction_memory[46][9]
1 1
.names $false instruction_memory[46][10]
1 1
.names $false instruction_memory[46][11]
1 1
.names $true instruction_memory[46][12]
1 1
.names $true instruction_memory[46][13]
1 1
.names $true instruction_memory[46][14]
1 1
.names $true instruction_memory[46][15]
1 1
.names $true instruction_memory[46][16]
1 1
.names $true instruction_memory[46][17]
1 1
.names $true instruction_memory[46][18]
1 1
.names $true instruction_memory[46][19]
1 1
.names $true instruction_memory[46][20]
1 1
.names $false instruction_memory[46][21]
1 1
.names $true instruction_memory[46][22]
1 1
.names $true instruction_memory[46][23]
1 1
.names $false instruction_memory[46][24]
1 1
.names $true instruction_memory[46][25]
1 1
.names $true instruction_memory[46][26]
1 1
.names $false instruction_memory[46][27]
1 1
.names $true instruction_memory[46][28]
1 1
.names $true instruction_memory[46][29]
1 1
.names $true instruction_memory[46][30]
1 1
.names $true instruction_memory[46][31]
1 1
.names $false instruction_memory[47][0]
1 1
.names $false instruction_memory[47][1]
1 1
.names $false instruction_memory[47][2]
1 1
.names $false instruction_memory[47][3]
1 1
.names $false instruction_memory[47][4]
1 1
.names $false instruction_memory[47][5]
1 1
.names $false instruction_memory[47][6]
1 1
.names $false instruction_memory[47][7]
1 1
.names $false instruction_memory[47][8]
1 1
.names $false instruction_memory[47][9]
1 1
.names $false instruction_memory[47][10]
1 1
.names $false instruction_memory[47][11]
1 1
.names $false instruction_memory[47][12]
1 1
.names $false instruction_memory[47][13]
1 1
.names $false instruction_memory[47][14]
1 1
.names $false instruction_memory[47][15]
1 1
.names $false instruction_memory[47][16]
1 1
.names $false instruction_memory[47][17]
1 1
.names $false instruction_memory[47][18]
1 1
.names $false instruction_memory[47][19]
1 1
.names $false instruction_memory[47][20]
1 1
.names $false instruction_memory[47][21]
1 1
.names $false instruction_memory[47][22]
1 1
.names $false instruction_memory[47][23]
1 1
.names $false instruction_memory[47][24]
1 1
.names $false instruction_memory[47][25]
1 1
.names $false instruction_memory[47][26]
1 1
.names $false instruction_memory[47][27]
1 1
.names $false instruction_memory[47][28]
1 1
.names $false instruction_memory[47][29]
1 1
.names $false instruction_memory[47][30]
1 1
.names $false instruction_memory[47][31]
1 1
.names $false instruction_memory[48][0]
1 1
.names $false instruction_memory[48][1]
1 1
.names $false instruction_memory[48][2]
1 1
.names $false instruction_memory[48][3]
1 1
.names $false instruction_memory[48][4]
1 1
.names $false instruction_memory[48][5]
1 1
.names $false instruction_memory[48][6]
1 1
.names $false instruction_memory[48][7]
1 1
.names $false instruction_memory[48][8]
1 1
.names $false instruction_memory[48][9]
1 1
.names $false instruction_memory[48][10]
1 1
.names $false instruction_memory[48][11]
1 1
.names $false instruction_memory[48][12]
1 1
.names $false instruction_memory[48][13]
1 1
.names $false instruction_memory[48][14]
1 1
.names $false instruction_memory[48][15]
1 1
.names $false instruction_memory[48][16]
1 1
.names $false instruction_memory[48][17]
1 1
.names $false instruction_memory[48][18]
1 1
.names $false instruction_memory[48][19]
1 1
.names $false instruction_memory[48][20]
1 1
.names $false instruction_memory[48][21]
1 1
.names $false instruction_memory[48][22]
1 1
.names $false instruction_memory[48][23]
1 1
.names $false instruction_memory[48][24]
1 1
.names $false instruction_memory[48][25]
1 1
.names $false instruction_memory[48][26]
1 1
.names $false instruction_memory[48][27]
1 1
.names $false instruction_memory[48][28]
1 1
.names $false instruction_memory[48][29]
1 1
.names $false instruction_memory[48][30]
1 1
.names $false instruction_memory[48][31]
1 1
.names $false instruction_memory[49][0]
1 1
.names $false instruction_memory[49][1]
1 1
.names $false instruction_memory[49][2]
1 1
.names $false instruction_memory[49][3]
1 1
.names $false instruction_memory[49][4]
1 1
.names $false instruction_memory[49][5]
1 1
.names $false instruction_memory[49][6]
1 1
.names $false instruction_memory[49][7]
1 1
.names $false instruction_memory[49][8]
1 1
.names $false instruction_memory[49][9]
1 1
.names $false instruction_memory[49][10]
1 1
.names $false instruction_memory[49][11]
1 1
.names $false instruction_memory[49][12]
1 1
.names $false instruction_memory[49][13]
1 1
.names $false instruction_memory[49][14]
1 1
.names $false instruction_memory[49][15]
1 1
.names $false instruction_memory[49][16]
1 1
.names $false instruction_memory[49][17]
1 1
.names $false instruction_memory[49][18]
1 1
.names $false instruction_memory[49][19]
1 1
.names $false instruction_memory[49][20]
1 1
.names $false instruction_memory[49][21]
1 1
.names $false instruction_memory[49][22]
1 1
.names $false instruction_memory[49][23]
1 1
.names $false instruction_memory[49][24]
1 1
.names $false instruction_memory[49][25]
1 1
.names $false instruction_memory[49][26]
1 1
.names $false instruction_memory[49][27]
1 1
.names $false instruction_memory[49][28]
1 1
.names $false instruction_memory[49][29]
1 1
.names $false instruction_memory[49][30]
1 1
.names $false instruction_memory[49][31]
1 1
.names $true instruction_memory[4][0]
1 1
.names $true instruction_memory[4][1]
1 1
.names $false instruction_memory[4][2]
1 1
.names $false instruction_memory[4][3]
1 1
.names $true instruction_memory[4][4]
1 1
.names $false instruction_memory[4][5]
1 1
.names $false instruction_memory[4][6]
1 1
.names $false instruction_memory[4][7]
1 1
.names $true instruction_memory[4][8]
1 1
.names $false instruction_memory[4][9]
1 1
.names $false instruction_memory[4][10]
1 1
.names $false instruction_memory[4][11]
1 1
.names $false instruction_memory[4][12]
1 1
.names $false instruction_memory[4][13]
1 1
.names $false instruction_memory[4][14]
1 1
.names $false instruction_memory[4][15]
1 1
.names $true instruction_memory[4][16]
1 1
.names $false instruction_memory[4][17]
1 1
.names $false instruction_memory[4][18]
1 1
.names $false instruction_memory[4][19]
1 1
.names $false instruction_memory[4][20]
1 1
.names $false instruction_memory[4][21]
1 1
.names $false instruction_memory[4][22]
1 1
.names $false instruction_memory[4][23]
1 1
.names $true instruction_memory[4][24]
1 1
.names $false instruction_memory[4][25]
1 1
.names $true instruction_memory[4][26]
1 1
.names $true instruction_memory[4][27]
1 1
.names $true instruction_memory[4][28]
1 1
.names $true instruction_memory[4][29]
1 1
.names $true instruction_memory[4][30]
1 1
.names $true instruction_memory[4][31]
1 1
.names $false instruction_memory[50][0]
1 1
.names $false instruction_memory[50][1]
1 1
.names $false instruction_memory[50][2]
1 1
.names $false instruction_memory[50][3]
1 1
.names $false instruction_memory[50][4]
1 1
.names $false instruction_memory[50][5]
1 1
.names $false instruction_memory[50][6]
1 1
.names $false instruction_memory[50][7]
1 1
.names $false instruction_memory[50][8]
1 1
.names $false instruction_memory[50][9]
1 1
.names $false instruction_memory[50][10]
1 1
.names $false instruction_memory[50][11]
1 1
.names $false instruction_memory[50][12]
1 1
.names $false instruction_memory[50][13]
1 1
.names $false instruction_memory[50][14]
1 1
.names $false instruction_memory[50][15]
1 1
.names $false instruction_memory[50][16]
1 1
.names $false instruction_memory[50][17]
1 1
.names $false instruction_memory[50][18]
1 1
.names $false instruction_memory[50][19]
1 1
.names $false instruction_memory[50][20]
1 1
.names $false instruction_memory[50][21]
1 1
.names $false instruction_memory[50][22]
1 1
.names $false instruction_memory[50][23]
1 1
.names $false instruction_memory[50][24]
1 1
.names $false instruction_memory[50][25]
1 1
.names $false instruction_memory[50][26]
1 1
.names $false instruction_memory[50][27]
1 1
.names $false instruction_memory[50][28]
1 1
.names $false instruction_memory[50][29]
1 1
.names $false instruction_memory[50][30]
1 1
.names $false instruction_memory[50][31]
1 1
.names $false instruction_memory[51][0]
1 1
.names $false instruction_memory[51][1]
1 1
.names $false instruction_memory[51][2]
1 1
.names $false instruction_memory[51][3]
1 1
.names $false instruction_memory[51][4]
1 1
.names $false instruction_memory[51][5]
1 1
.names $false instruction_memory[51][6]
1 1
.names $false instruction_memory[51][7]
1 1
.names $false instruction_memory[51][8]
1 1
.names $false instruction_memory[51][9]
1 1
.names $false instruction_memory[51][10]
1 1
.names $false instruction_memory[51][11]
1 1
.names $false instruction_memory[51][12]
1 1
.names $false instruction_memory[51][13]
1 1
.names $false instruction_memory[51][14]
1 1
.names $false instruction_memory[51][15]
1 1
.names $false instruction_memory[51][16]
1 1
.names $false instruction_memory[51][17]
1 1
.names $false instruction_memory[51][18]
1 1
.names $false instruction_memory[51][19]
1 1
.names $false instruction_memory[51][20]
1 1
.names $false instruction_memory[51][21]
1 1
.names $false instruction_memory[51][22]
1 1
.names $false instruction_memory[51][23]
1 1
.names $false instruction_memory[51][24]
1 1
.names $false instruction_memory[51][25]
1 1
.names $false instruction_memory[51][26]
1 1
.names $false instruction_memory[51][27]
1 1
.names $false instruction_memory[51][28]
1 1
.names $false instruction_memory[51][29]
1 1
.names $false instruction_memory[51][30]
1 1
.names $false instruction_memory[51][31]
1 1
.names $false instruction_memory[52][0]
1 1
.names $false instruction_memory[52][1]
1 1
.names $false instruction_memory[52][2]
1 1
.names $false instruction_memory[52][3]
1 1
.names $false instruction_memory[52][4]
1 1
.names $false instruction_memory[52][5]
1 1
.names $false instruction_memory[52][6]
1 1
.names $false instruction_memory[52][7]
1 1
.names $false instruction_memory[52][8]
1 1
.names $false instruction_memory[52][9]
1 1
.names $false instruction_memory[52][10]
1 1
.names $false instruction_memory[52][11]
1 1
.names $false instruction_memory[52][12]
1 1
.names $false instruction_memory[52][13]
1 1
.names $false instruction_memory[52][14]
1 1
.names $false instruction_memory[52][15]
1 1
.names $false instruction_memory[52][16]
1 1
.names $false instruction_memory[52][17]
1 1
.names $false instruction_memory[52][18]
1 1
.names $false instruction_memory[52][19]
1 1
.names $false instruction_memory[52][20]
1 1
.names $false instruction_memory[52][21]
1 1
.names $false instruction_memory[52][22]
1 1
.names $false instruction_memory[52][23]
1 1
.names $false instruction_memory[52][24]
1 1
.names $false instruction_memory[52][25]
1 1
.names $false instruction_memory[52][26]
1 1
.names $false instruction_memory[52][27]
1 1
.names $false instruction_memory[52][28]
1 1
.names $false instruction_memory[52][29]
1 1
.names $false instruction_memory[52][30]
1 1
.names $false instruction_memory[52][31]
1 1
.names $false instruction_memory[53][0]
1 1
.names $false instruction_memory[53][1]
1 1
.names $false instruction_memory[53][2]
1 1
.names $false instruction_memory[53][3]
1 1
.names $false instruction_memory[53][4]
1 1
.names $false instruction_memory[53][5]
1 1
.names $false instruction_memory[53][6]
1 1
.names $false instruction_memory[53][7]
1 1
.names $false instruction_memory[53][8]
1 1
.names $false instruction_memory[53][9]
1 1
.names $false instruction_memory[53][10]
1 1
.names $false instruction_memory[53][11]
1 1
.names $false instruction_memory[53][12]
1 1
.names $false instruction_memory[53][13]
1 1
.names $false instruction_memory[53][14]
1 1
.names $false instruction_memory[53][15]
1 1
.names $false instruction_memory[53][16]
1 1
.names $false instruction_memory[53][17]
1 1
.names $false instruction_memory[53][18]
1 1
.names $false instruction_memory[53][19]
1 1
.names $false instruction_memory[53][20]
1 1
.names $false instruction_memory[53][21]
1 1
.names $false instruction_memory[53][22]
1 1
.names $false instruction_memory[53][23]
1 1
.names $false instruction_memory[53][24]
1 1
.names $false instruction_memory[53][25]
1 1
.names $false instruction_memory[53][26]
1 1
.names $false instruction_memory[53][27]
1 1
.names $false instruction_memory[53][28]
1 1
.names $false instruction_memory[53][29]
1 1
.names $false instruction_memory[53][30]
1 1
.names $false instruction_memory[53][31]
1 1
.names $false instruction_memory[54][0]
1 1
.names $false instruction_memory[54][1]
1 1
.names $false instruction_memory[54][2]
1 1
.names $false instruction_memory[54][3]
1 1
.names $false instruction_memory[54][4]
1 1
.names $false instruction_memory[54][5]
1 1
.names $false instruction_memory[54][6]
1 1
.names $false instruction_memory[54][7]
1 1
.names $false instruction_memory[54][8]
1 1
.names $false instruction_memory[54][9]
1 1
.names $false instruction_memory[54][10]
1 1
.names $false instruction_memory[54][11]
1 1
.names $false instruction_memory[54][12]
1 1
.names $false instruction_memory[54][13]
1 1
.names $false instruction_memory[54][14]
1 1
.names $false instruction_memory[54][15]
1 1
.names $false instruction_memory[54][16]
1 1
.names $false instruction_memory[54][17]
1 1
.names $false instruction_memory[54][18]
1 1
.names $false instruction_memory[54][19]
1 1
.names $false instruction_memory[54][20]
1 1
.names $false instruction_memory[54][21]
1 1
.names $false instruction_memory[54][22]
1 1
.names $false instruction_memory[54][23]
1 1
.names $false instruction_memory[54][24]
1 1
.names $false instruction_memory[54][25]
1 1
.names $false instruction_memory[54][26]
1 1
.names $false instruction_memory[54][27]
1 1
.names $false instruction_memory[54][28]
1 1
.names $false instruction_memory[54][29]
1 1
.names $false instruction_memory[54][30]
1 1
.names $false instruction_memory[54][31]
1 1
.names $false instruction_memory[55][0]
1 1
.names $false instruction_memory[55][1]
1 1
.names $false instruction_memory[55][2]
1 1
.names $false instruction_memory[55][3]
1 1
.names $false instruction_memory[55][4]
1 1
.names $false instruction_memory[55][5]
1 1
.names $false instruction_memory[55][6]
1 1
.names $false instruction_memory[55][7]
1 1
.names $false instruction_memory[55][8]
1 1
.names $false instruction_memory[55][9]
1 1
.names $false instruction_memory[55][10]
1 1
.names $false instruction_memory[55][11]
1 1
.names $false instruction_memory[55][12]
1 1
.names $false instruction_memory[55][13]
1 1
.names $false instruction_memory[55][14]
1 1
.names $false instruction_memory[55][15]
1 1
.names $false instruction_memory[55][16]
1 1
.names $false instruction_memory[55][17]
1 1
.names $false instruction_memory[55][18]
1 1
.names $false instruction_memory[55][19]
1 1
.names $false instruction_memory[55][20]
1 1
.names $false instruction_memory[55][21]
1 1
.names $false instruction_memory[55][22]
1 1
.names $false instruction_memory[55][23]
1 1
.names $false instruction_memory[55][24]
1 1
.names $false instruction_memory[55][25]
1 1
.names $false instruction_memory[55][26]
1 1
.names $false instruction_memory[55][27]
1 1
.names $false instruction_memory[55][28]
1 1
.names $false instruction_memory[55][29]
1 1
.names $false instruction_memory[55][30]
1 1
.names $false instruction_memory[55][31]
1 1
.names $false instruction_memory[56][0]
1 1
.names $false instruction_memory[56][1]
1 1
.names $false instruction_memory[56][2]
1 1
.names $false instruction_memory[56][3]
1 1
.names $false instruction_memory[56][4]
1 1
.names $false instruction_memory[56][5]
1 1
.names $false instruction_memory[56][6]
1 1
.names $false instruction_memory[56][7]
1 1
.names $false instruction_memory[56][8]
1 1
.names $false instruction_memory[56][9]
1 1
.names $false instruction_memory[56][10]
1 1
.names $false instruction_memory[56][11]
1 1
.names $false instruction_memory[56][12]
1 1
.names $false instruction_memory[56][13]
1 1
.names $false instruction_memory[56][14]
1 1
.names $false instruction_memory[56][15]
1 1
.names $false instruction_memory[56][16]
1 1
.names $false instruction_memory[56][17]
1 1
.names $false instruction_memory[56][18]
1 1
.names $false instruction_memory[56][19]
1 1
.names $false instruction_memory[56][20]
1 1
.names $false instruction_memory[56][21]
1 1
.names $false instruction_memory[56][22]
1 1
.names $false instruction_memory[56][23]
1 1
.names $false instruction_memory[56][24]
1 1
.names $false instruction_memory[56][25]
1 1
.names $false instruction_memory[56][26]
1 1
.names $false instruction_memory[56][27]
1 1
.names $false instruction_memory[56][28]
1 1
.names $false instruction_memory[56][29]
1 1
.names $false instruction_memory[56][30]
1 1
.names $false instruction_memory[56][31]
1 1
.names $false instruction_memory[57][0]
1 1
.names $false instruction_memory[57][1]
1 1
.names $false instruction_memory[57][2]
1 1
.names $false instruction_memory[57][3]
1 1
.names $false instruction_memory[57][4]
1 1
.names $false instruction_memory[57][5]
1 1
.names $false instruction_memory[57][6]
1 1
.names $false instruction_memory[57][7]
1 1
.names $false instruction_memory[57][8]
1 1
.names $false instruction_memory[57][9]
1 1
.names $false instruction_memory[57][10]
1 1
.names $false instruction_memory[57][11]
1 1
.names $false instruction_memory[57][12]
1 1
.names $false instruction_memory[57][13]
1 1
.names $false instruction_memory[57][14]
1 1
.names $false instruction_memory[57][15]
1 1
.names $false instruction_memory[57][16]
1 1
.names $false instruction_memory[57][17]
1 1
.names $false instruction_memory[57][18]
1 1
.names $false instruction_memory[57][19]
1 1
.names $false instruction_memory[57][20]
1 1
.names $false instruction_memory[57][21]
1 1
.names $false instruction_memory[57][22]
1 1
.names $false instruction_memory[57][23]
1 1
.names $false instruction_memory[57][24]
1 1
.names $false instruction_memory[57][25]
1 1
.names $false instruction_memory[57][26]
1 1
.names $false instruction_memory[57][27]
1 1
.names $false instruction_memory[57][28]
1 1
.names $false instruction_memory[57][29]
1 1
.names $false instruction_memory[57][30]
1 1
.names $false instruction_memory[57][31]
1 1
.names $false instruction_memory[58][0]
1 1
.names $false instruction_memory[58][1]
1 1
.names $false instruction_memory[58][2]
1 1
.names $false instruction_memory[58][3]
1 1
.names $false instruction_memory[58][4]
1 1
.names $false instruction_memory[58][5]
1 1
.names $false instruction_memory[58][6]
1 1
.names $false instruction_memory[58][7]
1 1
.names $false instruction_memory[58][8]
1 1
.names $false instruction_memory[58][9]
1 1
.names $false instruction_memory[58][10]
1 1
.names $false instruction_memory[58][11]
1 1
.names $false instruction_memory[58][12]
1 1
.names $false instruction_memory[58][13]
1 1
.names $false instruction_memory[58][14]
1 1
.names $false instruction_memory[58][15]
1 1
.names $false instruction_memory[58][16]
1 1
.names $false instruction_memory[58][17]
1 1
.names $false instruction_memory[58][18]
1 1
.names $false instruction_memory[58][19]
1 1
.names $false instruction_memory[58][20]
1 1
.names $false instruction_memory[58][21]
1 1
.names $false instruction_memory[58][22]
1 1
.names $false instruction_memory[58][23]
1 1
.names $false instruction_memory[58][24]
1 1
.names $false instruction_memory[58][25]
1 1
.names $false instruction_memory[58][26]
1 1
.names $false instruction_memory[58][27]
1 1
.names $false instruction_memory[58][28]
1 1
.names $false instruction_memory[58][29]
1 1
.names $false instruction_memory[58][30]
1 1
.names $false instruction_memory[58][31]
1 1
.names $false instruction_memory[59][0]
1 1
.names $false instruction_memory[59][1]
1 1
.names $false instruction_memory[59][2]
1 1
.names $false instruction_memory[59][3]
1 1
.names $false instruction_memory[59][4]
1 1
.names $false instruction_memory[59][5]
1 1
.names $false instruction_memory[59][6]
1 1
.names $false instruction_memory[59][7]
1 1
.names $false instruction_memory[59][8]
1 1
.names $false instruction_memory[59][9]
1 1
.names $false instruction_memory[59][10]
1 1
.names $false instruction_memory[59][11]
1 1
.names $false instruction_memory[59][12]
1 1
.names $false instruction_memory[59][13]
1 1
.names $false instruction_memory[59][14]
1 1
.names $false instruction_memory[59][15]
1 1
.names $false instruction_memory[59][16]
1 1
.names $false instruction_memory[59][17]
1 1
.names $false instruction_memory[59][18]
1 1
.names $false instruction_memory[59][19]
1 1
.names $false instruction_memory[59][20]
1 1
.names $false instruction_memory[59][21]
1 1
.names $false instruction_memory[59][22]
1 1
.names $false instruction_memory[59][23]
1 1
.names $false instruction_memory[59][24]
1 1
.names $false instruction_memory[59][25]
1 1
.names $false instruction_memory[59][26]
1 1
.names $false instruction_memory[59][27]
1 1
.names $false instruction_memory[59][28]
1 1
.names $false instruction_memory[59][29]
1 1
.names $false instruction_memory[59][30]
1 1
.names $false instruction_memory[59][31]
1 1
.names $true instruction_memory[5][0]
1 1
.names $true instruction_memory[5][1]
1 1
.names $false instruction_memory[5][2]
1 1
.names $false instruction_memory[5][3]
1 1
.names $false instruction_memory[5][4]
1 1
.names $true instruction_memory[5][5]
1 1
.names $false instruction_memory[5][6]
1 1
.names $false instruction_memory[5][7]
1 1
.names $false instruction_memory[5][8]
1 1
.names $true instruction_memory[5][9]
1 1
.names $true instruction_memory[5][10]
1 1
.names $false instruction_memory[5][11]
1 1
.names $false instruction_memory[5][12]
1 1
.names $true instruction_memory[5][13]
1 1
.names $false instruction_memory[5][14]
1 1
.names $false instruction_memory[5][15]
1 1
.names $true instruction_memory[5][16]
1 1
.names $false instruction_memory[5][17]
1 1
.names $false instruction_memory[5][18]
1 1
.names $false instruction_memory[5][19]
1 1
.names $false instruction_memory[5][20]
1 1
.names $false instruction_memory[5][21]
1 1
.names $false instruction_memory[5][22]
1 1
.names $true instruction_memory[5][23]
1 1
.names $false instruction_memory[5][24]
1 1
.names $true instruction_memory[5][25]
1 1
.names $false instruction_memory[5][26]
1 1
.names $false instruction_memory[5][27]
1 1
.names $false instruction_memory[5][28]
1 1
.names $false instruction_memory[5][29]
1 1
.names $false instruction_memory[5][30]
1 1
.names $false instruction_memory[5][31]
1 1
.names $false instruction_memory[60][0]
1 1
.names $false instruction_memory[60][1]
1 1
.names $false instruction_memory[60][2]
1 1
.names $false instruction_memory[60][3]
1 1
.names $false instruction_memory[60][4]
1 1
.names $false instruction_memory[60][5]
1 1
.names $false instruction_memory[60][6]
1 1
.names $false instruction_memory[60][7]
1 1
.names $false instruction_memory[60][8]
1 1
.names $false instruction_memory[60][9]
1 1
.names $false instruction_memory[60][10]
1 1
.names $false instruction_memory[60][11]
1 1
.names $false instruction_memory[60][12]
1 1
.names $false instruction_memory[60][13]
1 1
.names $false instruction_memory[60][14]
1 1
.names $false instruction_memory[60][15]
1 1
.names $false instruction_memory[60][16]
1 1
.names $false instruction_memory[60][17]
1 1
.names $false instruction_memory[60][18]
1 1
.names $false instruction_memory[60][19]
1 1
.names $false instruction_memory[60][20]
1 1
.names $false instruction_memory[60][21]
1 1
.names $false instruction_memory[60][22]
1 1
.names $false instruction_memory[60][23]
1 1
.names $false instruction_memory[60][24]
1 1
.names $false instruction_memory[60][25]
1 1
.names $false instruction_memory[60][26]
1 1
.names $false instruction_memory[60][27]
1 1
.names $false instruction_memory[60][28]
1 1
.names $false instruction_memory[60][29]
1 1
.names $false instruction_memory[60][30]
1 1
.names $false instruction_memory[60][31]
1 1
.names $false instruction_memory[61][0]
1 1
.names $false instruction_memory[61][1]
1 1
.names $false instruction_memory[61][2]
1 1
.names $false instruction_memory[61][3]
1 1
.names $false instruction_memory[61][4]
1 1
.names $false instruction_memory[61][5]
1 1
.names $false instruction_memory[61][6]
1 1
.names $false instruction_memory[61][7]
1 1
.names $false instruction_memory[61][8]
1 1
.names $false instruction_memory[61][9]
1 1
.names $false instruction_memory[61][10]
1 1
.names $false instruction_memory[61][11]
1 1
.names $false instruction_memory[61][12]
1 1
.names $false instruction_memory[61][13]
1 1
.names $false instruction_memory[61][14]
1 1
.names $false instruction_memory[61][15]
1 1
.names $false instruction_memory[61][16]
1 1
.names $false instruction_memory[61][17]
1 1
.names $false instruction_memory[61][18]
1 1
.names $false instruction_memory[61][19]
1 1
.names $false instruction_memory[61][20]
1 1
.names $false instruction_memory[61][21]
1 1
.names $false instruction_memory[61][22]
1 1
.names $false instruction_memory[61][23]
1 1
.names $false instruction_memory[61][24]
1 1
.names $false instruction_memory[61][25]
1 1
.names $false instruction_memory[61][26]
1 1
.names $false instruction_memory[61][27]
1 1
.names $false instruction_memory[61][28]
1 1
.names $false instruction_memory[61][29]
1 1
.names $false instruction_memory[61][30]
1 1
.names $false instruction_memory[61][31]
1 1
.names $false instruction_memory[62][0]
1 1
.names $false instruction_memory[62][1]
1 1
.names $false instruction_memory[62][2]
1 1
.names $false instruction_memory[62][3]
1 1
.names $false instruction_memory[62][4]
1 1
.names $false instruction_memory[62][5]
1 1
.names $false instruction_memory[62][6]
1 1
.names $false instruction_memory[62][7]
1 1
.names $false instruction_memory[62][8]
1 1
.names $false instruction_memory[62][9]
1 1
.names $false instruction_memory[62][10]
1 1
.names $false instruction_memory[62][11]
1 1
.names $false instruction_memory[62][12]
1 1
.names $false instruction_memory[62][13]
1 1
.names $false instruction_memory[62][14]
1 1
.names $false instruction_memory[62][15]
1 1
.names $false instruction_memory[62][16]
1 1
.names $false instruction_memory[62][17]
1 1
.names $false instruction_memory[62][18]
1 1
.names $false instruction_memory[62][19]
1 1
.names $false instruction_memory[62][20]
1 1
.names $false instruction_memory[62][21]
1 1
.names $false instruction_memory[62][22]
1 1
.names $false instruction_memory[62][23]
1 1
.names $false instruction_memory[62][24]
1 1
.names $false instruction_memory[62][25]
1 1
.names $false instruction_memory[62][26]
1 1
.names $false instruction_memory[62][27]
1 1
.names $false instruction_memory[62][28]
1 1
.names $false instruction_memory[62][29]
1 1
.names $false instruction_memory[62][30]
1 1
.names $false instruction_memory[62][31]
1 1
.names $false instruction_memory[63][0]
1 1
.names $false instruction_memory[63][1]
1 1
.names $false instruction_memory[63][2]
1 1
.names $false instruction_memory[63][3]
1 1
.names $false instruction_memory[63][4]
1 1
.names $false instruction_memory[63][5]
1 1
.names $false instruction_memory[63][6]
1 1
.names $false instruction_memory[63][7]
1 1
.names $false instruction_memory[63][8]
1 1
.names $false instruction_memory[63][9]
1 1
.names $false instruction_memory[63][10]
1 1
.names $false instruction_memory[63][11]
1 1
.names $false instruction_memory[63][12]
1 1
.names $false instruction_memory[63][13]
1 1
.names $false instruction_memory[63][14]
1 1
.names $false instruction_memory[63][15]
1 1
.names $false instruction_memory[63][16]
1 1
.names $false instruction_memory[63][17]
1 1
.names $false instruction_memory[63][18]
1 1
.names $false instruction_memory[63][19]
1 1
.names $false instruction_memory[63][20]
1 1
.names $false instruction_memory[63][21]
1 1
.names $false instruction_memory[63][22]
1 1
.names $false instruction_memory[63][23]
1 1
.names $false instruction_memory[63][24]
1 1
.names $false instruction_memory[63][25]
1 1
.names $false instruction_memory[63][26]
1 1
.names $false instruction_memory[63][27]
1 1
.names $false instruction_memory[63][28]
1 1
.names $false instruction_memory[63][29]
1 1
.names $false instruction_memory[63][30]
1 1
.names $false instruction_memory[63][31]
1 1
.names $false instruction_memory[64][0]
1 1
.names $false instruction_memory[64][1]
1 1
.names $false instruction_memory[64][2]
1 1
.names $false instruction_memory[64][3]
1 1
.names $false instruction_memory[64][4]
1 1
.names $false instruction_memory[64][5]
1 1
.names $false instruction_memory[64][6]
1 1
.names $false instruction_memory[64][7]
1 1
.names $false instruction_memory[64][8]
1 1
.names $false instruction_memory[64][9]
1 1
.names $false instruction_memory[64][10]
1 1
.names $false instruction_memory[64][11]
1 1
.names $false instruction_memory[64][12]
1 1
.names $false instruction_memory[64][13]
1 1
.names $false instruction_memory[64][14]
1 1
.names $false instruction_memory[64][15]
1 1
.names $false instruction_memory[64][16]
1 1
.names $false instruction_memory[64][17]
1 1
.names $false instruction_memory[64][18]
1 1
.names $false instruction_memory[64][19]
1 1
.names $false instruction_memory[64][20]
1 1
.names $false instruction_memory[64][21]
1 1
.names $false instruction_memory[64][22]
1 1
.names $false instruction_memory[64][23]
1 1
.names $false instruction_memory[64][24]
1 1
.names $false instruction_memory[64][25]
1 1
.names $false instruction_memory[64][26]
1 1
.names $false instruction_memory[64][27]
1 1
.names $false instruction_memory[64][28]
1 1
.names $false instruction_memory[64][29]
1 1
.names $false instruction_memory[64][30]
1 1
.names $false instruction_memory[64][31]
1 1
.names $false instruction_memory[65][0]
1 1
.names $false instruction_memory[65][1]
1 1
.names $false instruction_memory[65][2]
1 1
.names $false instruction_memory[65][3]
1 1
.names $false instruction_memory[65][4]
1 1
.names $false instruction_memory[65][5]
1 1
.names $false instruction_memory[65][6]
1 1
.names $false instruction_memory[65][7]
1 1
.names $false instruction_memory[65][8]
1 1
.names $false instruction_memory[65][9]
1 1
.names $false instruction_memory[65][10]
1 1
.names $false instruction_memory[65][11]
1 1
.names $false instruction_memory[65][12]
1 1
.names $false instruction_memory[65][13]
1 1
.names $false instruction_memory[65][14]
1 1
.names $false instruction_memory[65][15]
1 1
.names $false instruction_memory[65][16]
1 1
.names $false instruction_memory[65][17]
1 1
.names $false instruction_memory[65][18]
1 1
.names $false instruction_memory[65][19]
1 1
.names $false instruction_memory[65][20]
1 1
.names $false instruction_memory[65][21]
1 1
.names $false instruction_memory[65][22]
1 1
.names $false instruction_memory[65][23]
1 1
.names $false instruction_memory[65][24]
1 1
.names $false instruction_memory[65][25]
1 1
.names $false instruction_memory[65][26]
1 1
.names $false instruction_memory[65][27]
1 1
.names $false instruction_memory[65][28]
1 1
.names $false instruction_memory[65][29]
1 1
.names $false instruction_memory[65][30]
1 1
.names $false instruction_memory[65][31]
1 1
.names $false instruction_memory[66][0]
1 1
.names $false instruction_memory[66][1]
1 1
.names $false instruction_memory[66][2]
1 1
.names $false instruction_memory[66][3]
1 1
.names $false instruction_memory[66][4]
1 1
.names $false instruction_memory[66][5]
1 1
.names $false instruction_memory[66][6]
1 1
.names $false instruction_memory[66][7]
1 1
.names $false instruction_memory[66][8]
1 1
.names $false instruction_memory[66][9]
1 1
.names $false instruction_memory[66][10]
1 1
.names $false instruction_memory[66][11]
1 1
.names $false instruction_memory[66][12]
1 1
.names $false instruction_memory[66][13]
1 1
.names $false instruction_memory[66][14]
1 1
.names $false instruction_memory[66][15]
1 1
.names $false instruction_memory[66][16]
1 1
.names $false instruction_memory[66][17]
1 1
.names $false instruction_memory[66][18]
1 1
.names $false instruction_memory[66][19]
1 1
.names $false instruction_memory[66][20]
1 1
.names $false instruction_memory[66][21]
1 1
.names $false instruction_memory[66][22]
1 1
.names $false instruction_memory[66][23]
1 1
.names $false instruction_memory[66][24]
1 1
.names $false instruction_memory[66][25]
1 1
.names $false instruction_memory[66][26]
1 1
.names $false instruction_memory[66][27]
1 1
.names $false instruction_memory[66][28]
1 1
.names $false instruction_memory[66][29]
1 1
.names $false instruction_memory[66][30]
1 1
.names $false instruction_memory[66][31]
1 1
.names $false instruction_memory[67][0]
1 1
.names $false instruction_memory[67][1]
1 1
.names $false instruction_memory[67][2]
1 1
.names $false instruction_memory[67][3]
1 1
.names $false instruction_memory[67][4]
1 1
.names $false instruction_memory[67][5]
1 1
.names $false instruction_memory[67][6]
1 1
.names $false instruction_memory[67][7]
1 1
.names $false instruction_memory[67][8]
1 1
.names $false instruction_memory[67][9]
1 1
.names $false instruction_memory[67][10]
1 1
.names $false instruction_memory[67][11]
1 1
.names $false instruction_memory[67][12]
1 1
.names $false instruction_memory[67][13]
1 1
.names $false instruction_memory[67][14]
1 1
.names $false instruction_memory[67][15]
1 1
.names $false instruction_memory[67][16]
1 1
.names $false instruction_memory[67][17]
1 1
.names $false instruction_memory[67][18]
1 1
.names $false instruction_memory[67][19]
1 1
.names $false instruction_memory[67][20]
1 1
.names $false instruction_memory[67][21]
1 1
.names $false instruction_memory[67][22]
1 1
.names $false instruction_memory[67][23]
1 1
.names $false instruction_memory[67][24]
1 1
.names $false instruction_memory[67][25]
1 1
.names $false instruction_memory[67][26]
1 1
.names $false instruction_memory[67][27]
1 1
.names $false instruction_memory[67][28]
1 1
.names $false instruction_memory[67][29]
1 1
.names $false instruction_memory[67][30]
1 1
.names $false instruction_memory[67][31]
1 1
.names $false instruction_memory[68][0]
1 1
.names $false instruction_memory[68][1]
1 1
.names $false instruction_memory[68][2]
1 1
.names $false instruction_memory[68][3]
1 1
.names $false instruction_memory[68][4]
1 1
.names $false instruction_memory[68][5]
1 1
.names $false instruction_memory[68][6]
1 1
.names $false instruction_memory[68][7]
1 1
.names $false instruction_memory[68][8]
1 1
.names $false instruction_memory[68][9]
1 1
.names $false instruction_memory[68][10]
1 1
.names $false instruction_memory[68][11]
1 1
.names $false instruction_memory[68][12]
1 1
.names $false instruction_memory[68][13]
1 1
.names $false instruction_memory[68][14]
1 1
.names $false instruction_memory[68][15]
1 1
.names $false instruction_memory[68][16]
1 1
.names $false instruction_memory[68][17]
1 1
.names $false instruction_memory[68][18]
1 1
.names $false instruction_memory[68][19]
1 1
.names $false instruction_memory[68][20]
1 1
.names $false instruction_memory[68][21]
1 1
.names $false instruction_memory[68][22]
1 1
.names $false instruction_memory[68][23]
1 1
.names $false instruction_memory[68][24]
1 1
.names $false instruction_memory[68][25]
1 1
.names $false instruction_memory[68][26]
1 1
.names $false instruction_memory[68][27]
1 1
.names $false instruction_memory[68][28]
1 1
.names $false instruction_memory[68][29]
1 1
.names $false instruction_memory[68][30]
1 1
.names $false instruction_memory[68][31]
1 1
.names $false instruction_memory[69][0]
1 1
.names $false instruction_memory[69][1]
1 1
.names $false instruction_memory[69][2]
1 1
.names $false instruction_memory[69][3]
1 1
.names $false instruction_memory[69][4]
1 1
.names $false instruction_memory[69][5]
1 1
.names $false instruction_memory[69][6]
1 1
.names $false instruction_memory[69][7]
1 1
.names $false instruction_memory[69][8]
1 1
.names $false instruction_memory[69][9]
1 1
.names $false instruction_memory[69][10]
1 1
.names $false instruction_memory[69][11]
1 1
.names $false instruction_memory[69][12]
1 1
.names $false instruction_memory[69][13]
1 1
.names $false instruction_memory[69][14]
1 1
.names $false instruction_memory[69][15]
1 1
.names $false instruction_memory[69][16]
1 1
.names $false instruction_memory[69][17]
1 1
.names $false instruction_memory[69][18]
1 1
.names $false instruction_memory[69][19]
1 1
.names $false instruction_memory[69][20]
1 1
.names $false instruction_memory[69][21]
1 1
.names $false instruction_memory[69][22]
1 1
.names $false instruction_memory[69][23]
1 1
.names $false instruction_memory[69][24]
1 1
.names $false instruction_memory[69][25]
1 1
.names $false instruction_memory[69][26]
1 1
.names $false instruction_memory[69][27]
1 1
.names $false instruction_memory[69][28]
1 1
.names $false instruction_memory[69][29]
1 1
.names $false instruction_memory[69][30]
1 1
.names $false instruction_memory[69][31]
1 1
.names $true instruction_memory[6][0]
1 1
.names $true instruction_memory[6][1]
1 1
.names $false instruction_memory[6][2]
1 1
.names $false instruction_memory[6][3]
1 1
.names $true instruction_memory[6][4]
1 1
.names $false instruction_memory[6][5]
1 1
.names $false instruction_memory[6][6]
1 1
.names $false instruction_memory[6][7]
1 1
.names $false instruction_memory[6][8]
1 1
.names $false instruction_memory[6][9]
1 1
.names $true instruction_memory[6][10]
1 1
.names $false instruction_memory[6][11]
1 1
.names $false instruction_memory[6][12]
1 1
.names $false instruction_memory[6][13]
1 1
.names $false instruction_memory[6][14]
1 1
.names $false instruction_memory[6][15]
1 1
.names $true instruction_memory[6][16]
1 1
.names $false instruction_memory[6][17]
1 1
.names $false instruction_memory[6][18]
1 1
.names $false instruction_memory[6][19]
1 1
.names $false instruction_memory[6][20]
1 1
.names $false instruction_memory[6][21]
1 1
.names $false instruction_memory[6][22]
1 1
.names $false instruction_memory[6][23]
1 1
.names $true instruction_memory[6][24]
1 1
.names $true instruction_memory[6][25]
1 1
.names $false instruction_memory[6][26]
1 1
.names $false instruction_memory[6][27]
1 1
.names $false instruction_memory[6][28]
1 1
.names $false instruction_memory[6][29]
1 1
.names $false instruction_memory[6][30]
1 1
.names $false instruction_memory[6][31]
1 1
.names $false instruction_memory[70][0]
1 1
.names $false instruction_memory[70][1]
1 1
.names $false instruction_memory[70][2]
1 1
.names $false instruction_memory[70][3]
1 1
.names $false instruction_memory[70][4]
1 1
.names $false instruction_memory[70][5]
1 1
.names $false instruction_memory[70][6]
1 1
.names $false instruction_memory[70][7]
1 1
.names $false instruction_memory[70][8]
1 1
.names $false instruction_memory[70][9]
1 1
.names $false instruction_memory[70][10]
1 1
.names $false instruction_memory[70][11]
1 1
.names $false instruction_memory[70][12]
1 1
.names $false instruction_memory[70][13]
1 1
.names $false instruction_memory[70][14]
1 1
.names $false instruction_memory[70][15]
1 1
.names $false instruction_memory[70][16]
1 1
.names $false instruction_memory[70][17]
1 1
.names $false instruction_memory[70][18]
1 1
.names $false instruction_memory[70][19]
1 1
.names $false instruction_memory[70][20]
1 1
.names $false instruction_memory[70][21]
1 1
.names $false instruction_memory[70][22]
1 1
.names $false instruction_memory[70][23]
1 1
.names $false instruction_memory[70][24]
1 1
.names $false instruction_memory[70][25]
1 1
.names $false instruction_memory[70][26]
1 1
.names $false instruction_memory[70][27]
1 1
.names $false instruction_memory[70][28]
1 1
.names $false instruction_memory[70][29]
1 1
.names $false instruction_memory[70][30]
1 1
.names $false instruction_memory[70][31]
1 1
.names $false instruction_memory[71][0]
1 1
.names $false instruction_memory[71][1]
1 1
.names $false instruction_memory[71][2]
1 1
.names $false instruction_memory[71][3]
1 1
.names $false instruction_memory[71][4]
1 1
.names $false instruction_memory[71][5]
1 1
.names $false instruction_memory[71][6]
1 1
.names $false instruction_memory[71][7]
1 1
.names $false instruction_memory[71][8]
1 1
.names $false instruction_memory[71][9]
1 1
.names $false instruction_memory[71][10]
1 1
.names $false instruction_memory[71][11]
1 1
.names $false instruction_memory[71][12]
1 1
.names $false instruction_memory[71][13]
1 1
.names $false instruction_memory[71][14]
1 1
.names $false instruction_memory[71][15]
1 1
.names $false instruction_memory[71][16]
1 1
.names $false instruction_memory[71][17]
1 1
.names $false instruction_memory[71][18]
1 1
.names $false instruction_memory[71][19]
1 1
.names $false instruction_memory[71][20]
1 1
.names $false instruction_memory[71][21]
1 1
.names $false instruction_memory[71][22]
1 1
.names $false instruction_memory[71][23]
1 1
.names $false instruction_memory[71][24]
1 1
.names $false instruction_memory[71][25]
1 1
.names $false instruction_memory[71][26]
1 1
.names $false instruction_memory[71][27]
1 1
.names $false instruction_memory[71][28]
1 1
.names $false instruction_memory[71][29]
1 1
.names $false instruction_memory[71][30]
1 1
.names $false instruction_memory[71][31]
1 1
.names $false instruction_memory[72][0]
1 1
.names $false instruction_memory[72][1]
1 1
.names $false instruction_memory[72][2]
1 1
.names $false instruction_memory[72][3]
1 1
.names $false instruction_memory[72][4]
1 1
.names $false instruction_memory[72][5]
1 1
.names $false instruction_memory[72][6]
1 1
.names $false instruction_memory[72][7]
1 1
.names $false instruction_memory[72][8]
1 1
.names $false instruction_memory[72][9]
1 1
.names $false instruction_memory[72][10]
1 1
.names $false instruction_memory[72][11]
1 1
.names $false instruction_memory[72][12]
1 1
.names $false instruction_memory[72][13]
1 1
.names $false instruction_memory[72][14]
1 1
.names $false instruction_memory[72][15]
1 1
.names $false instruction_memory[72][16]
1 1
.names $false instruction_memory[72][17]
1 1
.names $false instruction_memory[72][18]
1 1
.names $false instruction_memory[72][19]
1 1
.names $false instruction_memory[72][20]
1 1
.names $false instruction_memory[72][21]
1 1
.names $false instruction_memory[72][22]
1 1
.names $false instruction_memory[72][23]
1 1
.names $false instruction_memory[72][24]
1 1
.names $false instruction_memory[72][25]
1 1
.names $false instruction_memory[72][26]
1 1
.names $false instruction_memory[72][27]
1 1
.names $false instruction_memory[72][28]
1 1
.names $false instruction_memory[72][29]
1 1
.names $false instruction_memory[72][30]
1 1
.names $false instruction_memory[72][31]
1 1
.names $false instruction_memory[73][0]
1 1
.names $false instruction_memory[73][1]
1 1
.names $false instruction_memory[73][2]
1 1
.names $false instruction_memory[73][3]
1 1
.names $false instruction_memory[73][4]
1 1
.names $false instruction_memory[73][5]
1 1
.names $false instruction_memory[73][6]
1 1
.names $false instruction_memory[73][7]
1 1
.names $false instruction_memory[73][8]
1 1
.names $false instruction_memory[73][9]
1 1
.names $false instruction_memory[73][10]
1 1
.names $false instruction_memory[73][11]
1 1
.names $false instruction_memory[73][12]
1 1
.names $false instruction_memory[73][13]
1 1
.names $false instruction_memory[73][14]
1 1
.names $false instruction_memory[73][15]
1 1
.names $false instruction_memory[73][16]
1 1
.names $false instruction_memory[73][17]
1 1
.names $false instruction_memory[73][18]
1 1
.names $false instruction_memory[73][19]
1 1
.names $false instruction_memory[73][20]
1 1
.names $false instruction_memory[73][21]
1 1
.names $false instruction_memory[73][22]
1 1
.names $false instruction_memory[73][23]
1 1
.names $false instruction_memory[73][24]
1 1
.names $false instruction_memory[73][25]
1 1
.names $false instruction_memory[73][26]
1 1
.names $false instruction_memory[73][27]
1 1
.names $false instruction_memory[73][28]
1 1
.names $false instruction_memory[73][29]
1 1
.names $false instruction_memory[73][30]
1 1
.names $false instruction_memory[73][31]
1 1
.names $false instruction_memory[74][0]
1 1
.names $false instruction_memory[74][1]
1 1
.names $false instruction_memory[74][2]
1 1
.names $false instruction_memory[74][3]
1 1
.names $false instruction_memory[74][4]
1 1
.names $false instruction_memory[74][5]
1 1
.names $false instruction_memory[74][6]
1 1
.names $false instruction_memory[74][7]
1 1
.names $false instruction_memory[74][8]
1 1
.names $false instruction_memory[74][9]
1 1
.names $false instruction_memory[74][10]
1 1
.names $false instruction_memory[74][11]
1 1
.names $false instruction_memory[74][12]
1 1
.names $false instruction_memory[74][13]
1 1
.names $false instruction_memory[74][14]
1 1
.names $false instruction_memory[74][15]
1 1
.names $false instruction_memory[74][16]
1 1
.names $false instruction_memory[74][17]
1 1
.names $false instruction_memory[74][18]
1 1
.names $false instruction_memory[74][19]
1 1
.names $false instruction_memory[74][20]
1 1
.names $false instruction_memory[74][21]
1 1
.names $false instruction_memory[74][22]
1 1
.names $false instruction_memory[74][23]
1 1
.names $false instruction_memory[74][24]
1 1
.names $false instruction_memory[74][25]
1 1
.names $false instruction_memory[74][26]
1 1
.names $false instruction_memory[74][27]
1 1
.names $false instruction_memory[74][28]
1 1
.names $false instruction_memory[74][29]
1 1
.names $false instruction_memory[74][30]
1 1
.names $false instruction_memory[74][31]
1 1
.names $false instruction_memory[75][0]
1 1
.names $false instruction_memory[75][1]
1 1
.names $false instruction_memory[75][2]
1 1
.names $false instruction_memory[75][3]
1 1
.names $false instruction_memory[75][4]
1 1
.names $false instruction_memory[75][5]
1 1
.names $false instruction_memory[75][6]
1 1
.names $false instruction_memory[75][7]
1 1
.names $false instruction_memory[75][8]
1 1
.names $false instruction_memory[75][9]
1 1
.names $false instruction_memory[75][10]
1 1
.names $false instruction_memory[75][11]
1 1
.names $false instruction_memory[75][12]
1 1
.names $false instruction_memory[75][13]
1 1
.names $false instruction_memory[75][14]
1 1
.names $false instruction_memory[75][15]
1 1
.names $false instruction_memory[75][16]
1 1
.names $false instruction_memory[75][17]
1 1
.names $false instruction_memory[75][18]
1 1
.names $false instruction_memory[75][19]
1 1
.names $false instruction_memory[75][20]
1 1
.names $false instruction_memory[75][21]
1 1
.names $false instruction_memory[75][22]
1 1
.names $false instruction_memory[75][23]
1 1
.names $false instruction_memory[75][24]
1 1
.names $false instruction_memory[75][25]
1 1
.names $false instruction_memory[75][26]
1 1
.names $false instruction_memory[75][27]
1 1
.names $false instruction_memory[75][28]
1 1
.names $false instruction_memory[75][29]
1 1
.names $false instruction_memory[75][30]
1 1
.names $false instruction_memory[75][31]
1 1
.names $false instruction_memory[76][0]
1 1
.names $false instruction_memory[76][1]
1 1
.names $false instruction_memory[76][2]
1 1
.names $false instruction_memory[76][3]
1 1
.names $false instruction_memory[76][4]
1 1
.names $false instruction_memory[76][5]
1 1
.names $false instruction_memory[76][6]
1 1
.names $false instruction_memory[76][7]
1 1
.names $false instruction_memory[76][8]
1 1
.names $false instruction_memory[76][9]
1 1
.names $false instruction_memory[76][10]
1 1
.names $false instruction_memory[76][11]
1 1
.names $false instruction_memory[76][12]
1 1
.names $false instruction_memory[76][13]
1 1
.names $false instruction_memory[76][14]
1 1
.names $false instruction_memory[76][15]
1 1
.names $false instruction_memory[76][16]
1 1
.names $false instruction_memory[76][17]
1 1
.names $false instruction_memory[76][18]
1 1
.names $false instruction_memory[76][19]
1 1
.names $false instruction_memory[76][20]
1 1
.names $false instruction_memory[76][21]
1 1
.names $false instruction_memory[76][22]
1 1
.names $false instruction_memory[76][23]
1 1
.names $false instruction_memory[76][24]
1 1
.names $false instruction_memory[76][25]
1 1
.names $false instruction_memory[76][26]
1 1
.names $false instruction_memory[76][27]
1 1
.names $false instruction_memory[76][28]
1 1
.names $false instruction_memory[76][29]
1 1
.names $false instruction_memory[76][30]
1 1
.names $false instruction_memory[76][31]
1 1
.names $false instruction_memory[77][0]
1 1
.names $false instruction_memory[77][1]
1 1
.names $false instruction_memory[77][2]
1 1
.names $false instruction_memory[77][3]
1 1
.names $false instruction_memory[77][4]
1 1
.names $false instruction_memory[77][5]
1 1
.names $false instruction_memory[77][6]
1 1
.names $false instruction_memory[77][7]
1 1
.names $false instruction_memory[77][8]
1 1
.names $false instruction_memory[77][9]
1 1
.names $false instruction_memory[77][10]
1 1
.names $false instruction_memory[77][11]
1 1
.names $false instruction_memory[77][12]
1 1
.names $false instruction_memory[77][13]
1 1
.names $false instruction_memory[77][14]
1 1
.names $false instruction_memory[77][15]
1 1
.names $false instruction_memory[77][16]
1 1
.names $false instruction_memory[77][17]
1 1
.names $false instruction_memory[77][18]
1 1
.names $false instruction_memory[77][19]
1 1
.names $false instruction_memory[77][20]
1 1
.names $false instruction_memory[77][21]
1 1
.names $false instruction_memory[77][22]
1 1
.names $false instruction_memory[77][23]
1 1
.names $false instruction_memory[77][24]
1 1
.names $false instruction_memory[77][25]
1 1
.names $false instruction_memory[77][26]
1 1
.names $false instruction_memory[77][27]
1 1
.names $false instruction_memory[77][28]
1 1
.names $false instruction_memory[77][29]
1 1
.names $false instruction_memory[77][30]
1 1
.names $false instruction_memory[77][31]
1 1
.names $false instruction_memory[78][0]
1 1
.names $false instruction_memory[78][1]
1 1
.names $false instruction_memory[78][2]
1 1
.names $false instruction_memory[78][3]
1 1
.names $false instruction_memory[78][4]
1 1
.names $false instruction_memory[78][5]
1 1
.names $false instruction_memory[78][6]
1 1
.names $false instruction_memory[78][7]
1 1
.names $false instruction_memory[78][8]
1 1
.names $false instruction_memory[78][9]
1 1
.names $false instruction_memory[78][10]
1 1
.names $false instruction_memory[78][11]
1 1
.names $false instruction_memory[78][12]
1 1
.names $false instruction_memory[78][13]
1 1
.names $false instruction_memory[78][14]
1 1
.names $false instruction_memory[78][15]
1 1
.names $false instruction_memory[78][16]
1 1
.names $false instruction_memory[78][17]
1 1
.names $false instruction_memory[78][18]
1 1
.names $false instruction_memory[78][19]
1 1
.names $false instruction_memory[78][20]
1 1
.names $false instruction_memory[78][21]
1 1
.names $false instruction_memory[78][22]
1 1
.names $false instruction_memory[78][23]
1 1
.names $false instruction_memory[78][24]
1 1
.names $false instruction_memory[78][25]
1 1
.names $false instruction_memory[78][26]
1 1
.names $false instruction_memory[78][27]
1 1
.names $false instruction_memory[78][28]
1 1
.names $false instruction_memory[78][29]
1 1
.names $false instruction_memory[78][30]
1 1
.names $false instruction_memory[78][31]
1 1
.names $false instruction_memory[79][0]
1 1
.names $false instruction_memory[79][1]
1 1
.names $false instruction_memory[79][2]
1 1
.names $false instruction_memory[79][3]
1 1
.names $false instruction_memory[79][4]
1 1
.names $false instruction_memory[79][5]
1 1
.names $false instruction_memory[79][6]
1 1
.names $false instruction_memory[79][7]
1 1
.names $false instruction_memory[79][8]
1 1
.names $false instruction_memory[79][9]
1 1
.names $false instruction_memory[79][10]
1 1
.names $false instruction_memory[79][11]
1 1
.names $false instruction_memory[79][12]
1 1
.names $false instruction_memory[79][13]
1 1
.names $false instruction_memory[79][14]
1 1
.names $false instruction_memory[79][15]
1 1
.names $false instruction_memory[79][16]
1 1
.names $false instruction_memory[79][17]
1 1
.names $false instruction_memory[79][18]
1 1
.names $false instruction_memory[79][19]
1 1
.names $false instruction_memory[79][20]
1 1
.names $false instruction_memory[79][21]
1 1
.names $false instruction_memory[79][22]
1 1
.names $false instruction_memory[79][23]
1 1
.names $false instruction_memory[79][24]
1 1
.names $false instruction_memory[79][25]
1 1
.names $false instruction_memory[79][26]
1 1
.names $false instruction_memory[79][27]
1 1
.names $false instruction_memory[79][28]
1 1
.names $false instruction_memory[79][29]
1 1
.names $false instruction_memory[79][30]
1 1
.names $false instruction_memory[79][31]
1 1
.names $true instruction_memory[7][0]
1 1
.names $true instruction_memory[7][1]
1 1
.names $true instruction_memory[7][2]
1 1
.names $false instruction_memory[7][3]
1 1
.names $true instruction_memory[7][4]
1 1
.names $true instruction_memory[7][5]
1 1
.names $false instruction_memory[7][6]
1 1
.names $false instruction_memory[7][7]
1 1
.names $false instruction_memory[7][8]
1 1
.names $true instruction_memory[7][9]
1 1
.names $true instruction_memory[7][10]
1 1
.names $false instruction_memory[7][11]
1 1
.names $false instruction_memory[7][12]
1 1
.names $true instruction_memory[7][13]
1 1
.names $false instruction_memory[7][14]
1 1
.names $false instruction_memory[7][15]
1 1
.names $false instruction_memory[7][16]
1 1
.names $false instruction_memory[7][17]
1 1
.names $false instruction_memory[7][18]
1 1
.names $false instruction_memory[7][19]
1 1
.names $false instruction_memory[7][20]
1 1
.names $false instruction_memory[7][21]
1 1
.names $false instruction_memory[7][22]
1 1
.names $false instruction_memory[7][23]
1 1
.names $false instruction_memory[7][24]
1 1
.names $false instruction_memory[7][25]
1 1
.names $false instruction_memory[7][26]
1 1
.names $false instruction_memory[7][27]
1 1
.names $false instruction_memory[7][28]
1 1
.names $false instruction_memory[7][29]
1 1
.names $false instruction_memory[7][30]
1 1
.names $false instruction_memory[7][31]
1 1
.names $false instruction_memory[80][0]
1 1
.names $false instruction_memory[80][1]
1 1
.names $false instruction_memory[80][2]
1 1
.names $false instruction_memory[80][3]
1 1
.names $false instruction_memory[80][4]
1 1
.names $false instruction_memory[80][5]
1 1
.names $false instruction_memory[80][6]
1 1
.names $false instruction_memory[80][7]
1 1
.names $false instruction_memory[80][8]
1 1
.names $false instruction_memory[80][9]
1 1
.names $false instruction_memory[80][10]
1 1
.names $false instruction_memory[80][11]
1 1
.names $false instruction_memory[80][12]
1 1
.names $false instruction_memory[80][13]
1 1
.names $false instruction_memory[80][14]
1 1
.names $false instruction_memory[80][15]
1 1
.names $false instruction_memory[80][16]
1 1
.names $false instruction_memory[80][17]
1 1
.names $false instruction_memory[80][18]
1 1
.names $false instruction_memory[80][19]
1 1
.names $false instruction_memory[80][20]
1 1
.names $false instruction_memory[80][21]
1 1
.names $false instruction_memory[80][22]
1 1
.names $false instruction_memory[80][23]
1 1
.names $false instruction_memory[80][24]
1 1
.names $false instruction_memory[80][25]
1 1
.names $false instruction_memory[80][26]
1 1
.names $false instruction_memory[80][27]
1 1
.names $false instruction_memory[80][28]
1 1
.names $false instruction_memory[80][29]
1 1
.names $false instruction_memory[80][30]
1 1
.names $false instruction_memory[80][31]
1 1
.names $false instruction_memory[81][0]
1 1
.names $false instruction_memory[81][1]
1 1
.names $false instruction_memory[81][2]
1 1
.names $false instruction_memory[81][3]
1 1
.names $false instruction_memory[81][4]
1 1
.names $false instruction_memory[81][5]
1 1
.names $false instruction_memory[81][6]
1 1
.names $false instruction_memory[81][7]
1 1
.names $false instruction_memory[81][8]
1 1
.names $false instruction_memory[81][9]
1 1
.names $false instruction_memory[81][10]
1 1
.names $false instruction_memory[81][11]
1 1
.names $false instruction_memory[81][12]
1 1
.names $false instruction_memory[81][13]
1 1
.names $false instruction_memory[81][14]
1 1
.names $false instruction_memory[81][15]
1 1
.names $false instruction_memory[81][16]
1 1
.names $false instruction_memory[81][17]
1 1
.names $false instruction_memory[81][18]
1 1
.names $false instruction_memory[81][19]
1 1
.names $false instruction_memory[81][20]
1 1
.names $false instruction_memory[81][21]
1 1
.names $false instruction_memory[81][22]
1 1
.names $false instruction_memory[81][23]
1 1
.names $false instruction_memory[81][24]
1 1
.names $false instruction_memory[81][25]
1 1
.names $false instruction_memory[81][26]
1 1
.names $false instruction_memory[81][27]
1 1
.names $false instruction_memory[81][28]
1 1
.names $false instruction_memory[81][29]
1 1
.names $false instruction_memory[81][30]
1 1
.names $false instruction_memory[81][31]
1 1
.names $false instruction_memory[82][0]
1 1
.names $false instruction_memory[82][1]
1 1
.names $false instruction_memory[82][2]
1 1
.names $false instruction_memory[82][3]
1 1
.names $false instruction_memory[82][4]
1 1
.names $false instruction_memory[82][5]
1 1
.names $false instruction_memory[82][6]
1 1
.names $false instruction_memory[82][7]
1 1
.names $false instruction_memory[82][8]
1 1
.names $false instruction_memory[82][9]
1 1
.names $false instruction_memory[82][10]
1 1
.names $false instruction_memory[82][11]
1 1
.names $false instruction_memory[82][12]
1 1
.names $false instruction_memory[82][13]
1 1
.names $false instruction_memory[82][14]
1 1
.names $false instruction_memory[82][15]
1 1
.names $false instruction_memory[82][16]
1 1
.names $false instruction_memory[82][17]
1 1
.names $false instruction_memory[82][18]
1 1
.names $false instruction_memory[82][19]
1 1
.names $false instruction_memory[82][20]
1 1
.names $false instruction_memory[82][21]
1 1
.names $false instruction_memory[82][22]
1 1
.names $false instruction_memory[82][23]
1 1
.names $false instruction_memory[82][24]
1 1
.names $false instruction_memory[82][25]
1 1
.names $false instruction_memory[82][26]
1 1
.names $false instruction_memory[82][27]
1 1
.names $false instruction_memory[82][28]
1 1
.names $false instruction_memory[82][29]
1 1
.names $false instruction_memory[82][30]
1 1
.names $false instruction_memory[82][31]
1 1
.names $false instruction_memory[83][0]
1 1
.names $false instruction_memory[83][1]
1 1
.names $false instruction_memory[83][2]
1 1
.names $false instruction_memory[83][3]
1 1
.names $false instruction_memory[83][4]
1 1
.names $false instruction_memory[83][5]
1 1
.names $false instruction_memory[83][6]
1 1
.names $false instruction_memory[83][7]
1 1
.names $false instruction_memory[83][8]
1 1
.names $false instruction_memory[83][9]
1 1
.names $false instruction_memory[83][10]
1 1
.names $false instruction_memory[83][11]
1 1
.names $false instruction_memory[83][12]
1 1
.names $false instruction_memory[83][13]
1 1
.names $false instruction_memory[83][14]
1 1
.names $false instruction_memory[83][15]
1 1
.names $false instruction_memory[83][16]
1 1
.names $false instruction_memory[83][17]
1 1
.names $false instruction_memory[83][18]
1 1
.names $false instruction_memory[83][19]
1 1
.names $false instruction_memory[83][20]
1 1
.names $false instruction_memory[83][21]
1 1
.names $false instruction_memory[83][22]
1 1
.names $false instruction_memory[83][23]
1 1
.names $false instruction_memory[83][24]
1 1
.names $false instruction_memory[83][25]
1 1
.names $false instruction_memory[83][26]
1 1
.names $false instruction_memory[83][27]
1 1
.names $false instruction_memory[83][28]
1 1
.names $false instruction_memory[83][29]
1 1
.names $false instruction_memory[83][30]
1 1
.names $false instruction_memory[83][31]
1 1
.names $false instruction_memory[84][0]
1 1
.names $false instruction_memory[84][1]
1 1
.names $false instruction_memory[84][2]
1 1
.names $false instruction_memory[84][3]
1 1
.names $false instruction_memory[84][4]
1 1
.names $false instruction_memory[84][5]
1 1
.names $false instruction_memory[84][6]
1 1
.names $false instruction_memory[84][7]
1 1
.names $false instruction_memory[84][8]
1 1
.names $false instruction_memory[84][9]
1 1
.names $false instruction_memory[84][10]
1 1
.names $false instruction_memory[84][11]
1 1
.names $false instruction_memory[84][12]
1 1
.names $false instruction_memory[84][13]
1 1
.names $false instruction_memory[84][14]
1 1
.names $false instruction_memory[84][15]
1 1
.names $false instruction_memory[84][16]
1 1
.names $false instruction_memory[84][17]
1 1
.names $false instruction_memory[84][18]
1 1
.names $false instruction_memory[84][19]
1 1
.names $false instruction_memory[84][20]
1 1
.names $false instruction_memory[84][21]
1 1
.names $false instruction_memory[84][22]
1 1
.names $false instruction_memory[84][23]
1 1
.names $false instruction_memory[84][24]
1 1
.names $false instruction_memory[84][25]
1 1
.names $false instruction_memory[84][26]
1 1
.names $false instruction_memory[84][27]
1 1
.names $false instruction_memory[84][28]
1 1
.names $false instruction_memory[84][29]
1 1
.names $false instruction_memory[84][30]
1 1
.names $false instruction_memory[84][31]
1 1
.names $false instruction_memory[85][0]
1 1
.names $false instruction_memory[85][1]
1 1
.names $false instruction_memory[85][2]
1 1
.names $false instruction_memory[85][3]
1 1
.names $false instruction_memory[85][4]
1 1
.names $false instruction_memory[85][5]
1 1
.names $false instruction_memory[85][6]
1 1
.names $false instruction_memory[85][7]
1 1
.names $false instruction_memory[85][8]
1 1
.names $false instruction_memory[85][9]
1 1
.names $false instruction_memory[85][10]
1 1
.names $false instruction_memory[85][11]
1 1
.names $false instruction_memory[85][12]
1 1
.names $false instruction_memory[85][13]
1 1
.names $false instruction_memory[85][14]
1 1
.names $false instruction_memory[85][15]
1 1
.names $false instruction_memory[85][16]
1 1
.names $false instruction_memory[85][17]
1 1
.names $false instruction_memory[85][18]
1 1
.names $false instruction_memory[85][19]
1 1
.names $false instruction_memory[85][20]
1 1
.names $false instruction_memory[85][21]
1 1
.names $false instruction_memory[85][22]
1 1
.names $false instruction_memory[85][23]
1 1
.names $false instruction_memory[85][24]
1 1
.names $false instruction_memory[85][25]
1 1
.names $false instruction_memory[85][26]
1 1
.names $false instruction_memory[85][27]
1 1
.names $false instruction_memory[85][28]
1 1
.names $false instruction_memory[85][29]
1 1
.names $false instruction_memory[85][30]
1 1
.names $false instruction_memory[85][31]
1 1
.names $false instruction_memory[86][0]
1 1
.names $false instruction_memory[86][1]
1 1
.names $false instruction_memory[86][2]
1 1
.names $false instruction_memory[86][3]
1 1
.names $false instruction_memory[86][4]
1 1
.names $false instruction_memory[86][5]
1 1
.names $false instruction_memory[86][6]
1 1
.names $false instruction_memory[86][7]
1 1
.names $false instruction_memory[86][8]
1 1
.names $false instruction_memory[86][9]
1 1
.names $false instruction_memory[86][10]
1 1
.names $false instruction_memory[86][11]
1 1
.names $false instruction_memory[86][12]
1 1
.names $false instruction_memory[86][13]
1 1
.names $false instruction_memory[86][14]
1 1
.names $false instruction_memory[86][15]
1 1
.names $false instruction_memory[86][16]
1 1
.names $false instruction_memory[86][17]
1 1
.names $false instruction_memory[86][18]
1 1
.names $false instruction_memory[86][19]
1 1
.names $false instruction_memory[86][20]
1 1
.names $false instruction_memory[86][21]
1 1
.names $false instruction_memory[86][22]
1 1
.names $false instruction_memory[86][23]
1 1
.names $false instruction_memory[86][24]
1 1
.names $false instruction_memory[86][25]
1 1
.names $false instruction_memory[86][26]
1 1
.names $false instruction_memory[86][27]
1 1
.names $false instruction_memory[86][28]
1 1
.names $false instruction_memory[86][29]
1 1
.names $false instruction_memory[86][30]
1 1
.names $false instruction_memory[86][31]
1 1
.names $false instruction_memory[87][0]
1 1
.names $false instruction_memory[87][1]
1 1
.names $false instruction_memory[87][2]
1 1
.names $false instruction_memory[87][3]
1 1
.names $false instruction_memory[87][4]
1 1
.names $false instruction_memory[87][5]
1 1
.names $false instruction_memory[87][6]
1 1
.names $false instruction_memory[87][7]
1 1
.names $false instruction_memory[87][8]
1 1
.names $false instruction_memory[87][9]
1 1
.names $false instruction_memory[87][10]
1 1
.names $false instruction_memory[87][11]
1 1
.names $false instruction_memory[87][12]
1 1
.names $false instruction_memory[87][13]
1 1
.names $false instruction_memory[87][14]
1 1
.names $false instruction_memory[87][15]
1 1
.names $false instruction_memory[87][16]
1 1
.names $false instruction_memory[87][17]
1 1
.names $false instruction_memory[87][18]
1 1
.names $false instruction_memory[87][19]
1 1
.names $false instruction_memory[87][20]
1 1
.names $false instruction_memory[87][21]
1 1
.names $false instruction_memory[87][22]
1 1
.names $false instruction_memory[87][23]
1 1
.names $false instruction_memory[87][24]
1 1
.names $false instruction_memory[87][25]
1 1
.names $false instruction_memory[87][26]
1 1
.names $false instruction_memory[87][27]
1 1
.names $false instruction_memory[87][28]
1 1
.names $false instruction_memory[87][29]
1 1
.names $false instruction_memory[87][30]
1 1
.names $false instruction_memory[87][31]
1 1
.names $false instruction_memory[88][0]
1 1
.names $false instruction_memory[88][1]
1 1
.names $false instruction_memory[88][2]
1 1
.names $false instruction_memory[88][3]
1 1
.names $false instruction_memory[88][4]
1 1
.names $false instruction_memory[88][5]
1 1
.names $false instruction_memory[88][6]
1 1
.names $false instruction_memory[88][7]
1 1
.names $false instruction_memory[88][8]
1 1
.names $false instruction_memory[88][9]
1 1
.names $false instruction_memory[88][10]
1 1
.names $false instruction_memory[88][11]
1 1
.names $false instruction_memory[88][12]
1 1
.names $false instruction_memory[88][13]
1 1
.names $false instruction_memory[88][14]
1 1
.names $false instruction_memory[88][15]
1 1
.names $false instruction_memory[88][16]
1 1
.names $false instruction_memory[88][17]
1 1
.names $false instruction_memory[88][18]
1 1
.names $false instruction_memory[88][19]
1 1
.names $false instruction_memory[88][20]
1 1
.names $false instruction_memory[88][21]
1 1
.names $false instruction_memory[88][22]
1 1
.names $false instruction_memory[88][23]
1 1
.names $false instruction_memory[88][24]
1 1
.names $false instruction_memory[88][25]
1 1
.names $false instruction_memory[88][26]
1 1
.names $false instruction_memory[88][27]
1 1
.names $false instruction_memory[88][28]
1 1
.names $false instruction_memory[88][29]
1 1
.names $false instruction_memory[88][30]
1 1
.names $false instruction_memory[88][31]
1 1
.names $false instruction_memory[89][0]
1 1
.names $false instruction_memory[89][1]
1 1
.names $false instruction_memory[89][2]
1 1
.names $false instruction_memory[89][3]
1 1
.names $false instruction_memory[89][4]
1 1
.names $false instruction_memory[89][5]
1 1
.names $false instruction_memory[89][6]
1 1
.names $false instruction_memory[89][7]
1 1
.names $false instruction_memory[89][8]
1 1
.names $false instruction_memory[89][9]
1 1
.names $false instruction_memory[89][10]
1 1
.names $false instruction_memory[89][11]
1 1
.names $false instruction_memory[89][12]
1 1
.names $false instruction_memory[89][13]
1 1
.names $false instruction_memory[89][14]
1 1
.names $false instruction_memory[89][15]
1 1
.names $false instruction_memory[89][16]
1 1
.names $false instruction_memory[89][17]
1 1
.names $false instruction_memory[89][18]
1 1
.names $false instruction_memory[89][19]
1 1
.names $false instruction_memory[89][20]
1 1
.names $false instruction_memory[89][21]
1 1
.names $false instruction_memory[89][22]
1 1
.names $false instruction_memory[89][23]
1 1
.names $false instruction_memory[89][24]
1 1
.names $false instruction_memory[89][25]
1 1
.names $false instruction_memory[89][26]
1 1
.names $false instruction_memory[89][27]
1 1
.names $false instruction_memory[89][28]
1 1
.names $false instruction_memory[89][29]
1 1
.names $false instruction_memory[89][30]
1 1
.names $false instruction_memory[89][31]
1 1
.names $true instruction_memory[8][0]
1 1
.names $true instruction_memory[8][1]
1 1
.names $false instruction_memory[8][2]
1 1
.names $false instruction_memory[8][3]
1 1
.names $false instruction_memory[8][4]
1 1
.names $true instruction_memory[8][5]
1 1
.names $false instruction_memory[8][6]
1 1
.names $false instruction_memory[8][7]
1 1
.names $false instruction_memory[8][8]
1 1
.names $true instruction_memory[8][9]
1 1
.names $false instruction_memory[8][10]
1 1
.names $false instruction_memory[8][11]
1 1
.names $false instruction_memory[8][12]
1 1
.names $true instruction_memory[8][13]
1 1
.names $false instruction_memory[8][14]
1 1
.names $false instruction_memory[8][15]
1 1
.names $false instruction_memory[8][16]
1 1
.names $false instruction_memory[8][17]
1 1
.names $true instruction_memory[8][18]
1 1
.names $false instruction_memory[8][19]
1 1
.names $false instruction_memory[8][20]
1 1
.names $false instruction_memory[8][21]
1 1
.names $true instruction_memory[8][22]
1 1
.names $true instruction_memory[8][23]
1 1
.names $false instruction_memory[8][24]
1 1
.names $true instruction_memory[8][25]
1 1
.names $true instruction_memory[8][26]
1 1
.names $true instruction_memory[8][27]
1 1
.names $true instruction_memory[8][28]
1 1
.names $true instruction_memory[8][29]
1 1
.names $true instruction_memory[8][30]
1 1
.names $true instruction_memory[8][31]
1 1
.names $false instruction_memory[90][0]
1 1
.names $false instruction_memory[90][1]
1 1
.names $false instruction_memory[90][2]
1 1
.names $false instruction_memory[90][3]
1 1
.names $false instruction_memory[90][4]
1 1
.names $false instruction_memory[90][5]
1 1
.names $false instruction_memory[90][6]
1 1
.names $false instruction_memory[90][7]
1 1
.names $false instruction_memory[90][8]
1 1
.names $false instruction_memory[90][9]
1 1
.names $false instruction_memory[90][10]
1 1
.names $false instruction_memory[90][11]
1 1
.names $false instruction_memory[90][12]
1 1
.names $false instruction_memory[90][13]
1 1
.names $false instruction_memory[90][14]
1 1
.names $false instruction_memory[90][15]
1 1
.names $false instruction_memory[90][16]
1 1
.names $false instruction_memory[90][17]
1 1
.names $false instruction_memory[90][18]
1 1
.names $false instruction_memory[90][19]
1 1
.names $false instruction_memory[90][20]
1 1
.names $false instruction_memory[90][21]
1 1
.names $false instruction_memory[90][22]
1 1
.names $false instruction_memory[90][23]
1 1
.names $false instruction_memory[90][24]
1 1
.names $false instruction_memory[90][25]
1 1
.names $false instruction_memory[90][26]
1 1
.names $false instruction_memory[90][27]
1 1
.names $false instruction_memory[90][28]
1 1
.names $false instruction_memory[90][29]
1 1
.names $false instruction_memory[90][30]
1 1
.names $false instruction_memory[90][31]
1 1
.names $false instruction_memory[91][0]
1 1
.names $false instruction_memory[91][1]
1 1
.names $false instruction_memory[91][2]
1 1
.names $false instruction_memory[91][3]
1 1
.names $false instruction_memory[91][4]
1 1
.names $false instruction_memory[91][5]
1 1
.names $false instruction_memory[91][6]
1 1
.names $false instruction_memory[91][7]
1 1
.names $false instruction_memory[91][8]
1 1
.names $false instruction_memory[91][9]
1 1
.names $false instruction_memory[91][10]
1 1
.names $false instruction_memory[91][11]
1 1
.names $false instruction_memory[91][12]
1 1
.names $false instruction_memory[91][13]
1 1
.names $false instruction_memory[91][14]
1 1
.names $false instruction_memory[91][15]
1 1
.names $false instruction_memory[91][16]
1 1
.names $false instruction_memory[91][17]
1 1
.names $false instruction_memory[91][18]
1 1
.names $false instruction_memory[91][19]
1 1
.names $false instruction_memory[91][20]
1 1
.names $false instruction_memory[91][21]
1 1
.names $false instruction_memory[91][22]
1 1
.names $false instruction_memory[91][23]
1 1
.names $false instruction_memory[91][24]
1 1
.names $false instruction_memory[91][25]
1 1
.names $false instruction_memory[91][26]
1 1
.names $false instruction_memory[91][27]
1 1
.names $false instruction_memory[91][28]
1 1
.names $false instruction_memory[91][29]
1 1
.names $false instruction_memory[91][30]
1 1
.names $false instruction_memory[91][31]
1 1
.names $false instruction_memory[92][0]
1 1
.names $false instruction_memory[92][1]
1 1
.names $false instruction_memory[92][2]
1 1
.names $false instruction_memory[92][3]
1 1
.names $false instruction_memory[92][4]
1 1
.names $false instruction_memory[92][5]
1 1
.names $false instruction_memory[92][6]
1 1
.names $false instruction_memory[92][7]
1 1
.names $false instruction_memory[92][8]
1 1
.names $false instruction_memory[92][9]
1 1
.names $false instruction_memory[92][10]
1 1
.names $false instruction_memory[92][11]
1 1
.names $false instruction_memory[92][12]
1 1
.names $false instruction_memory[92][13]
1 1
.names $false instruction_memory[92][14]
1 1
.names $false instruction_memory[92][15]
1 1
.names $false instruction_memory[92][16]
1 1
.names $false instruction_memory[92][17]
1 1
.names $false instruction_memory[92][18]
1 1
.names $false instruction_memory[92][19]
1 1
.names $false instruction_memory[92][20]
1 1
.names $false instruction_memory[92][21]
1 1
.names $false instruction_memory[92][22]
1 1
.names $false instruction_memory[92][23]
1 1
.names $false instruction_memory[92][24]
1 1
.names $false instruction_memory[92][25]
1 1
.names $false instruction_memory[92][26]
1 1
.names $false instruction_memory[92][27]
1 1
.names $false instruction_memory[92][28]
1 1
.names $false instruction_memory[92][29]
1 1
.names $false instruction_memory[92][30]
1 1
.names $false instruction_memory[92][31]
1 1
.names $false instruction_memory[93][0]
1 1
.names $false instruction_memory[93][1]
1 1
.names $false instruction_memory[93][2]
1 1
.names $false instruction_memory[93][3]
1 1
.names $false instruction_memory[93][4]
1 1
.names $false instruction_memory[93][5]
1 1
.names $false instruction_memory[93][6]
1 1
.names $false instruction_memory[93][7]
1 1
.names $false instruction_memory[93][8]
1 1
.names $false instruction_memory[93][9]
1 1
.names $false instruction_memory[93][10]
1 1
.names $false instruction_memory[93][11]
1 1
.names $false instruction_memory[93][12]
1 1
.names $false instruction_memory[93][13]
1 1
.names $false instruction_memory[93][14]
1 1
.names $false instruction_memory[93][15]
1 1
.names $false instruction_memory[93][16]
1 1
.names $false instruction_memory[93][17]
1 1
.names $false instruction_memory[93][18]
1 1
.names $false instruction_memory[93][19]
1 1
.names $false instruction_memory[93][20]
1 1
.names $false instruction_memory[93][21]
1 1
.names $false instruction_memory[93][22]
1 1
.names $false instruction_memory[93][23]
1 1
.names $false instruction_memory[93][24]
1 1
.names $false instruction_memory[93][25]
1 1
.names $false instruction_memory[93][26]
1 1
.names $false instruction_memory[93][27]
1 1
.names $false instruction_memory[93][28]
1 1
.names $false instruction_memory[93][29]
1 1
.names $false instruction_memory[93][30]
1 1
.names $false instruction_memory[93][31]
1 1
.names $false instruction_memory[94][0]
1 1
.names $false instruction_memory[94][1]
1 1
.names $false instruction_memory[94][2]
1 1
.names $false instruction_memory[94][3]
1 1
.names $false instruction_memory[94][4]
1 1
.names $false instruction_memory[94][5]
1 1
.names $false instruction_memory[94][6]
1 1
.names $false instruction_memory[94][7]
1 1
.names $false instruction_memory[94][8]
1 1
.names $false instruction_memory[94][9]
1 1
.names $false instruction_memory[94][10]
1 1
.names $false instruction_memory[94][11]
1 1
.names $false instruction_memory[94][12]
1 1
.names $false instruction_memory[94][13]
1 1
.names $false instruction_memory[94][14]
1 1
.names $false instruction_memory[94][15]
1 1
.names $false instruction_memory[94][16]
1 1
.names $false instruction_memory[94][17]
1 1
.names $false instruction_memory[94][18]
1 1
.names $false instruction_memory[94][19]
1 1
.names $false instruction_memory[94][20]
1 1
.names $false instruction_memory[94][21]
1 1
.names $false instruction_memory[94][22]
1 1
.names $false instruction_memory[94][23]
1 1
.names $false instruction_memory[94][24]
1 1
.names $false instruction_memory[94][25]
1 1
.names $false instruction_memory[94][26]
1 1
.names $false instruction_memory[94][27]
1 1
.names $false instruction_memory[94][28]
1 1
.names $false instruction_memory[94][29]
1 1
.names $false instruction_memory[94][30]
1 1
.names $false instruction_memory[94][31]
1 1
.names $false instruction_memory[95][0]
1 1
.names $false instruction_memory[95][1]
1 1
.names $false instruction_memory[95][2]
1 1
.names $false instruction_memory[95][3]
1 1
.names $false instruction_memory[95][4]
1 1
.names $false instruction_memory[95][5]
1 1
.names $false instruction_memory[95][6]
1 1
.names $false instruction_memory[95][7]
1 1
.names $false instruction_memory[95][8]
1 1
.names $false instruction_memory[95][9]
1 1
.names $false instruction_memory[95][10]
1 1
.names $false instruction_memory[95][11]
1 1
.names $false instruction_memory[95][12]
1 1
.names $false instruction_memory[95][13]
1 1
.names $false instruction_memory[95][14]
1 1
.names $false instruction_memory[95][15]
1 1
.names $false instruction_memory[95][16]
1 1
.names $false instruction_memory[95][17]
1 1
.names $false instruction_memory[95][18]
1 1
.names $false instruction_memory[95][19]
1 1
.names $false instruction_memory[95][20]
1 1
.names $false instruction_memory[95][21]
1 1
.names $false instruction_memory[95][22]
1 1
.names $false instruction_memory[95][23]
1 1
.names $false instruction_memory[95][24]
1 1
.names $false instruction_memory[95][25]
1 1
.names $false instruction_memory[95][26]
1 1
.names $false instruction_memory[95][27]
1 1
.names $false instruction_memory[95][28]
1 1
.names $false instruction_memory[95][29]
1 1
.names $false instruction_memory[95][30]
1 1
.names $false instruction_memory[95][31]
1 1
.names $false instruction_memory[96][0]
1 1
.names $false instruction_memory[96][1]
1 1
.names $false instruction_memory[96][2]
1 1
.names $false instruction_memory[96][3]
1 1
.names $false instruction_memory[96][4]
1 1
.names $false instruction_memory[96][5]
1 1
.names $false instruction_memory[96][6]
1 1
.names $false instruction_memory[96][7]
1 1
.names $false instruction_memory[96][8]
1 1
.names $false instruction_memory[96][9]
1 1
.names $false instruction_memory[96][10]
1 1
.names $false instruction_memory[96][11]
1 1
.names $false instruction_memory[96][12]
1 1
.names $false instruction_memory[96][13]
1 1
.names $false instruction_memory[96][14]
1 1
.names $false instruction_memory[96][15]
1 1
.names $false instruction_memory[96][16]
1 1
.names $false instruction_memory[96][17]
1 1
.names $false instruction_memory[96][18]
1 1
.names $false instruction_memory[96][19]
1 1
.names $false instruction_memory[96][20]
1 1
.names $false instruction_memory[96][21]
1 1
.names $false instruction_memory[96][22]
1 1
.names $false instruction_memory[96][23]
1 1
.names $false instruction_memory[96][24]
1 1
.names $false instruction_memory[96][25]
1 1
.names $false instruction_memory[96][26]
1 1
.names $false instruction_memory[96][27]
1 1
.names $false instruction_memory[96][28]
1 1
.names $false instruction_memory[96][29]
1 1
.names $false instruction_memory[96][30]
1 1
.names $false instruction_memory[96][31]
1 1
.names $false instruction_memory[97][0]
1 1
.names $false instruction_memory[97][1]
1 1
.names $false instruction_memory[97][2]
1 1
.names $false instruction_memory[97][3]
1 1
.names $false instruction_memory[97][4]
1 1
.names $false instruction_memory[97][5]
1 1
.names $false instruction_memory[97][6]
1 1
.names $false instruction_memory[97][7]
1 1
.names $false instruction_memory[97][8]
1 1
.names $false instruction_memory[97][9]
1 1
.names $false instruction_memory[97][10]
1 1
.names $false instruction_memory[97][11]
1 1
.names $false instruction_memory[97][12]
1 1
.names $false instruction_memory[97][13]
1 1
.names $false instruction_memory[97][14]
1 1
.names $false instruction_memory[97][15]
1 1
.names $false instruction_memory[97][16]
1 1
.names $false instruction_memory[97][17]
1 1
.names $false instruction_memory[97][18]
1 1
.names $false instruction_memory[97][19]
1 1
.names $false instruction_memory[97][20]
1 1
.names $false instruction_memory[97][21]
1 1
.names $false instruction_memory[97][22]
1 1
.names $false instruction_memory[97][23]
1 1
.names $false instruction_memory[97][24]
1 1
.names $false instruction_memory[97][25]
1 1
.names $false instruction_memory[97][26]
1 1
.names $false instruction_memory[97][27]
1 1
.names $false instruction_memory[97][28]
1 1
.names $false instruction_memory[97][29]
1 1
.names $false instruction_memory[97][30]
1 1
.names $false instruction_memory[97][31]
1 1
.names $false instruction_memory[98][0]
1 1
.names $false instruction_memory[98][1]
1 1
.names $false instruction_memory[98][2]
1 1
.names $false instruction_memory[98][3]
1 1
.names $false instruction_memory[98][4]
1 1
.names $false instruction_memory[98][5]
1 1
.names $false instruction_memory[98][6]
1 1
.names $false instruction_memory[98][7]
1 1
.names $false instruction_memory[98][8]
1 1
.names $false instruction_memory[98][9]
1 1
.names $false instruction_memory[98][10]
1 1
.names $false instruction_memory[98][11]
1 1
.names $false instruction_memory[98][12]
1 1
.names $false instruction_memory[98][13]
1 1
.names $false instruction_memory[98][14]
1 1
.names $false instruction_memory[98][15]
1 1
.names $false instruction_memory[98][16]
1 1
.names $false instruction_memory[98][17]
1 1
.names $false instruction_memory[98][18]
1 1
.names $false instruction_memory[98][19]
1 1
.names $false instruction_memory[98][20]
1 1
.names $false instruction_memory[98][21]
1 1
.names $false instruction_memory[98][22]
1 1
.names $false instruction_memory[98][23]
1 1
.names $false instruction_memory[98][24]
1 1
.names $false instruction_memory[98][25]
1 1
.names $false instruction_memory[98][26]
1 1
.names $false instruction_memory[98][27]
1 1
.names $false instruction_memory[98][28]
1 1
.names $false instruction_memory[98][29]
1 1
.names $false instruction_memory[98][30]
1 1
.names $false instruction_memory[98][31]
1 1
.names $false instruction_memory[99][0]
1 1
.names $false instruction_memory[99][1]
1 1
.names $false instruction_memory[99][2]
1 1
.names $false instruction_memory[99][3]
1 1
.names $false instruction_memory[99][4]
1 1
.names $false instruction_memory[99][5]
1 1
.names $false instruction_memory[99][6]
1 1
.names $false instruction_memory[99][7]
1 1
.names $false instruction_memory[99][8]
1 1
.names $false instruction_memory[99][9]
1 1
.names $false instruction_memory[99][10]
1 1
.names $false instruction_memory[99][11]
1 1
.names $false instruction_memory[99][12]
1 1
.names $false instruction_memory[99][13]
1 1
.names $false instruction_memory[99][14]
1 1
.names $false instruction_memory[99][15]
1 1
.names $false instruction_memory[99][16]
1 1
.names $false instruction_memory[99][17]
1 1
.names $false instruction_memory[99][18]
1 1
.names $false instruction_memory[99][19]
1 1
.names $false instruction_memory[99][20]
1 1
.names $false instruction_memory[99][21]
1 1
.names $false instruction_memory[99][22]
1 1
.names $false instruction_memory[99][23]
1 1
.names $false instruction_memory[99][24]
1 1
.names $false instruction_memory[99][25]
1 1
.names $false instruction_memory[99][26]
1 1
.names $false instruction_memory[99][27]
1 1
.names $false instruction_memory[99][28]
1 1
.names $false instruction_memory[99][29]
1 1
.names $false instruction_memory[99][30]
1 1
.names $false instruction_memory[99][31]
1 1
.names $true instruction_memory[9][0]
1 1
.names $true instruction_memory[9][1]
1 1
.names $false instruction_memory[9][2]
1 1
.names $false instruction_memory[9][3]
1 1
.names $false instruction_memory[9][4]
1 1
.names $false instruction_memory[9][5]
1 1
.names $false instruction_memory[9][6]
1 1
.names $false instruction_memory[9][7]
1 1
.names $false instruction_memory[9][8]
1 1
.names $true instruction_memory[9][9]
1 1
.names $true instruction_memory[9][10]
1 1
.names $false instruction_memory[9][11]
1 1
.names $false instruction_memory[9][12]
1 1
.names $true instruction_memory[9][13]
1 1
.names $false instruction_memory[9][14]
1 1
.names $false instruction_memory[9][15]
1 1
.names $false instruction_memory[9][16]
1 1
.names $false instruction_memory[9][17]
1 1
.names $true instruction_memory[9][18]
1 1
.names $false instruction_memory[9][19]
1 1
.names $false instruction_memory[9][20]
1 1
.names $false instruction_memory[9][21]
1 1
.names $true instruction_memory[9][22]
1 1
.names $false instruction_memory[9][23]
1 1
.names $false instruction_memory[9][24]
1 1
.names $true instruction_memory[9][25]
1 1
.names $true instruction_memory[9][26]
1 1
.names $true instruction_memory[9][27]
1 1
.names $true instruction_memory[9][28]
1 1
.names $true instruction_memory[9][29]
1 1
.names $true instruction_memory[9][30]
1 1
.names $true instruction_memory[9][31]
1 1
.names out[1] out[0]
1 1
.names out[31] out[28]
1 1
.names out[31] out[29]
1 1
.end

.model mem_wb
.inputs clk data_in[0] data_in[1] data_in[2] data_in[3] data_in[4] data_in[5] data_in[6] data_in[7] data_in[8] data_in[9] data_in[10] data_in[11] data_in[12] data_in[13] data_in[14] data_in[15] data_in[16] data_in[17] data_in[18] data_in[19] data_in[20] data_in[21] data_in[22] data_in[23] data_in[24] data_in[25] data_in[26] data_in[27] data_in[28] data_in[29] data_in[30] data_in[31] data_in[32] data_in[33] data_in[34] data_in[35] data_in[36] data_in[37] data_in[38] data_in[39] data_in[40] data_in[41] data_in[42] data_in[43] data_in[44] data_in[45] data_in[46] data_in[47] data_in[48] data_in[49] data_in[50] data_in[51] data_in[52] data_in[53] data_in[54] data_in[55] data_in[56] data_in[57] data_in[58] data_in[59] data_in[60] data_in[61] data_in[62] data_in[63] data_in[64] data_in[65] data_in[66] data_in[67] data_in[68] data_in[69] data_in[70] data_in[71] data_in[72] data_in[73] data_in[74] data_in[75] data_in[76] data_in[77] data_in[78] data_in[79] data_in[80] data_in[81] data_in[82] data_in[83] data_in[84] data_in[85] data_in[86] data_in[87] data_in[88] data_in[89] data_in[90] data_in[91] data_in[92] data_in[93] data_in[94] data_in[95] data_in[96] data_in[97] data_in[98] data_in[99] data_in[100] data_in[101] data_in[102] data_in[103] data_in[104] data_in[105] data_in[106] data_in[107] data_in[108] data_in[109] data_in[110] data_in[111] data_in[112] data_in[113] data_in[114] data_in[115] data_in[116]
.outputs data_out[0] data_out[1] data_out[2] data_out[3] data_out[4] data_out[5] data_out[6] data_out[7] data_out[8] data_out[9] data_out[10] data_out[11] data_out[12] data_out[13] data_out[14] data_out[15] data_out[16] data_out[17] data_out[18] data_out[19] data_out[20] data_out[21] data_out[22] data_out[23] data_out[24] data_out[25] data_out[26] data_out[27] data_out[28] data_out[29] data_out[30] data_out[31] data_out[32] data_out[33] data_out[34] data_out[35] data_out[36] data_out[37] data_out[38] data_out[39] data_out[40] data_out[41] data_out[42] data_out[43] data_out[44] data_out[45] data_out[46] data_out[47] data_out[48] data_out[49] data_out[50] data_out[51] data_out[52] data_out[53] data_out[54] data_out[55] data_out[56] data_out[57] data_out[58] data_out[59] data_out[60] data_out[61] data_out[62] data_out[63] data_out[64] data_out[65] data_out[66] data_out[67] data_out[68] data_out[69] data_out[70] data_out[71] data_out[72] data_out[73] data_out[74] data_out[75] data_out[76] data_out[77] data_out[78] data_out[79] data_out[80] data_out[81] data_out[82] data_out[83] data_out[84] data_out[85] data_out[86] data_out[87] data_out[88] data_out[89] data_out[90] data_out[91] data_out[92] data_out[93] data_out[94] data_out[95] data_out[96] data_out[97] data_out[98] data_out[99] data_out[100] data_out[101] data_out[102] data_out[103] data_out[104] data_out[105] data_out[106] data_out[107] data_out[108] data_out[109] data_out[110] data_out[111] data_out[112] data_out[113] data_out[114] data_out[115] data_out[116]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=data_in[116] Q=data_out[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[115] Q=data_out[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[106] Q=data_out[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[16] Q=data_out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[15] Q=data_out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[14] Q=data_out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[13] Q=data_out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[12] Q=data_out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[11] Q=data_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[10] Q=data_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[9] Q=data_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[8] Q=data_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[7] Q=data_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[105] Q=data_out[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[6] Q=data_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[5] Q=data_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[4] Q=data_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[3] Q=data_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[2] Q=data_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[1] Q=data_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[0] Q=data_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[104] Q=data_out[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[103] Q=data_out[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[102] Q=data_out[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[101] Q=data_out[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[100] Q=data_out[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[99] Q=data_out[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[98] Q=data_out[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[97] Q=data_out[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[114] Q=data_out[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[96] Q=data_out[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[95] Q=data_out[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[94] Q=data_out[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[93] Q=data_out[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[92] Q=data_out[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[91] Q=data_out[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[90] Q=data_out[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[89] Q=data_out[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[88] Q=data_out[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[87] Q=data_out[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[113] Q=data_out[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[86] Q=data_out[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[85] Q=data_out[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[84] Q=data_out[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[83] Q=data_out[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[82] Q=data_out[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[81] Q=data_out[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[80] Q=data_out[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[79] Q=data_out[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[78] Q=data_out[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[77] Q=data_out[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[112] Q=data_out[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[76] Q=data_out[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[75] Q=data_out[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[74] Q=data_out[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[73] Q=data_out[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[72] Q=data_out[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[71] Q=data_out[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[70] Q=data_out[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[69] Q=data_out[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[68] Q=data_out[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[67] Q=data_out[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[111] Q=data_out[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[66] Q=data_out[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[65] Q=data_out[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[64] Q=data_out[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[63] Q=data_out[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[62] Q=data_out[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[61] Q=data_out[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[60] Q=data_out[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[59] Q=data_out[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[58] Q=data_out[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[57] Q=data_out[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[110] Q=data_out[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[56] Q=data_out[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[55] Q=data_out[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[54] Q=data_out[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[53] Q=data_out[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[52] Q=data_out[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[51] Q=data_out[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[50] Q=data_out[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[49] Q=data_out[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[48] Q=data_out[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[47] Q=data_out[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[109] Q=data_out[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[46] Q=data_out[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[45] Q=data_out[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[44] Q=data_out[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[43] Q=data_out[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[42] Q=data_out[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[41] Q=data_out[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[40] Q=data_out[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[39] Q=data_out[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[38] Q=data_out[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[37] Q=data_out[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[108] Q=data_out[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[36] Q=data_out[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[35] Q=data_out[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[34] Q=data_out[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[33] Q=data_out[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[32] Q=data_out[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[31] Q=data_out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[30] Q=data_out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[29] Q=data_out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[28] Q=data_out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[27] Q=data_out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[107] Q=data_out[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[26] Q=data_out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[25] Q=data_out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[24] Q=data_out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[23] Q=data_out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[22] Q=data_out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[21] Q=data_out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[20] Q=data_out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[19] Q=data_out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[18] Q=data_out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=data_in[17] Q=data_out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/pipeline_registers.v:145.2-147.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model mux2to1
.inputs input0[0] input0[1] input0[2] input0[3] input0[4] input0[5] input0[6] input0[7] input0[8] input0[9] input0[10] input0[11] input0[12] input0[13] input0[14] input0[15] input0[16] input0[17] input0[18] input0[19] input0[20] input0[21] input0[22] input0[23] input0[24] input0[25] input0[26] input0[27] input0[28] input0[29] input0[30] input0[31] input1[0] input1[1] input1[2] input1[3] input1[4] input1[5] input1[6] input1[7] input1[8] input1[9] input1[10] input1[11] input1[12] input1[13] input1[14] input1[15] input1[16] input1[17] input1[18] input1[19] input1[20] input1[21] input1[22] input1[23] input1[24] input1[25] input1[26] input1[27] input1[28] input1[29] input1[30] input1[31] select
.outputs out[0] out[1] out[2] out[3] out[4] out[5] out[6] out[7] out[8] out[9] out[10] out[11] out[12] out[13] out[14] out[15] out[16] out[17] out[18] out[19] out[20] out[21] out[22] out[23] out[24] out[25] out[26] out[27] out[28] out[29] out[30] out[31]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=input0[31] I2=input1[31] I3=select O=out[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[30] I2=input1[30] I3=select O=out[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[21] I2=input1[21] I3=select O=out[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[20] I2=input1[20] I3=select O=out[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[19] I2=input1[19] I3=select O=out[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[18] I2=input1[18] I3=select O=out[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[17] I2=input1[17] I3=select O=out[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[16] I2=input1[16] I3=select O=out[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[15] I2=input1[15] I3=select O=out[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[14] I2=input1[14] I3=select O=out[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[13] I2=input1[13] I3=select O=out[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[12] I2=input1[12] I3=select O=out[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[29] I2=input1[29] I3=select O=out[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[11] I2=input1[11] I3=select O=out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[10] I2=input1[10] I3=select O=out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[9] I2=input1[9] I3=select O=out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[8] I2=input1[8] I3=select O=out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[7] I2=input1[7] I3=select O=out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[6] I2=input1[6] I3=select O=out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[5] I2=input1[5] I3=select O=out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[4] I2=input1[4] I3=select O=out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[3] I2=input1[3] I3=select O=out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[2] I2=input1[2] I3=select O=out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[28] I2=input1[28] I3=select O=out[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[1] I2=input1[1] I3=select O=out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input1[0] I2=input0[0] I3=select O=out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=input0[27] I2=input1[27] I3=select O=out[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[26] I2=input1[26] I3=select O=out[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[25] I2=input1[25] I3=select O=out[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[24] I2=input1[24] I3=select O=out[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[23] I2=input1[23] I3=select O=out[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=input0[22] I2=input1[22] I3=select O=out[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1111000011001100
.end

.model program_counter
.inputs inAddr[0] inAddr[1] inAddr[2] inAddr[3] inAddr[4] inAddr[5] inAddr[6] inAddr[7] inAddr[8] inAddr[9] inAddr[10] inAddr[11] inAddr[12] inAddr[13] inAddr[14] inAddr[15] inAddr[16] inAddr[17] inAddr[18] inAddr[19] inAddr[20] inAddr[21] inAddr[22] inAddr[23] inAddr[24] inAddr[25] inAddr[26] inAddr[27] inAddr[28] inAddr[29] inAddr[30] inAddr[31] clk
.outputs outAddr[0] outAddr[1] outAddr[2] outAddr[3] outAddr[4] outAddr[5] outAddr[6] outAddr[7] outAddr[8] outAddr[9] outAddr[10] outAddr[11] outAddr[12] outAddr[13] outAddr[14] outAddr[15] outAddr[16] outAddr[17] outAddr[18] outAddr[19] outAddr[20] outAddr[21] outAddr[22] outAddr[23] outAddr[24] outAddr[25] outAddr[26] outAddr[27] outAddr[28] outAddr[29] outAddr[30] outAddr[31]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=inAddr[31] Q=outAddr[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[30] Q=outAddr[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[21] Q=outAddr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[20] Q=outAddr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[19] Q=outAddr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[18] Q=outAddr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[17] Q=outAddr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[16] Q=outAddr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[15] Q=outAddr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[14] Q=outAddr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[13] Q=outAddr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[12] Q=outAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[29] Q=outAddr[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[11] Q=outAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[10] Q=outAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[9] Q=outAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[8] Q=outAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[7] Q=outAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[6] Q=outAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[5] Q=outAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[4] Q=outAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[3] Q=outAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[2] Q=outAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[28] Q=outAddr[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[1] Q=outAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[0] Q=outAddr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[27] Q=outAddr[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[26] Q=outAddr[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[25] Q=outAddr[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[24] Q=outAddr[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[23] Q=outAddr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=inAddr[22] Q=outAddr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/program_counter.v:65.2-67.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.end

.model regfile
.inputs clk write wrAddr[0] wrAddr[1] wrAddr[2] wrAddr[3] wrAddr[4] wrData[0] wrData[1] wrData[2] wrData[3] wrData[4] wrData[5] wrData[6] wrData[7] wrData[8] wrData[9] wrData[10] wrData[11] wrData[12] wrData[13] wrData[14] wrData[15] wrData[16] wrData[17] wrData[18] wrData[19] wrData[20] wrData[21] wrData[22] wrData[23] wrData[24] wrData[25] wrData[26] wrData[27] wrData[28] wrData[29] wrData[30] wrData[31] rdAddrA[0] rdAddrA[1] rdAddrA[2] rdAddrA[3] rdAddrA[4] rdAddrB[0] rdAddrB[1] rdAddrB[2] rdAddrB[3] rdAddrB[4]
.outputs rdDataA[0] rdDataA[1] rdDataA[2] rdDataA[3] rdDataA[4] rdDataA[5] rdDataA[6] rdDataA[7] rdDataA[8] rdDataA[9] rdDataA[10] rdDataA[11] rdDataA[12] rdDataA[13] rdDataA[14] rdDataA[15] rdDataA[16] rdDataA[17] rdDataA[18] rdDataA[19] rdDataA[20] rdDataA[21] rdDataA[22] rdDataA[23] rdDataA[24] rdDataA[25] rdDataA[26] rdDataA[27] rdDataA[28] rdDataA[29] rdDataA[30] rdDataA[31] rdDataB[0] rdDataB[1] rdDataB[2] rdDataB[3] rdDataB[4] rdDataB[5] rdDataB[6] rdDataB[7] rdDataB[8] rdDataB[9] rdDataB[10] rdDataB[11] rdDataB[12] rdDataB[13] rdDataB[14] rdDataB[15] rdDataB[16] rdDataB[17] rdDataB[18] rdDataB[19] rdDataB[20] rdDataB[21] rdDataB[22] rdDataB[23] rdDataB[24] rdDataB[25] rdDataB[26] rdDataB[27] rdDataB[28] rdDataB[29] rdDataB[30] rdDataB[31]
.names $false
.names $true
1
.names $undef
.gate SB_DFF C=clk D=rdAddrA[4] Q=rdAddrA_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[3] Q=rdAddrA_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[2] Q=rdAddrA_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[1] Q=rdAddrA_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrA[0] Q=rdAddrA_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=wrAddr_buf[0] I1=rdAddrA_buf[0] I2=wrAddr_buf[3] I3=rdAddrA_buf[3] O=rdAddrA_buf_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$false I1=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I1 I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I2 I3=rdAddrA_buf_SB_LUT4_I1_O O=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=$false I1=wrAddr_buf[2] I2=wrAddr_buf[3] I3=wrAddr_buf[4] O=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=$false I2=wrAddr_buf[0] I3=wrAddr_buf[1] O=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000000000001111
.gate SB_DFF C=clk D=rdAddrB[4] Q=rdAddrB_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[3] Q=rdAddrB_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[2] Q=rdAddrB_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[1] Q=rdAddrB_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rdAddrB[0] Q=rdAddrB_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=wrAddr_buf[3] I1=rdAddrB_buf[3] I2=wrAddr_buf[0] I3=rdAddrB_buf[0] O=rdAddrB_buf_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I1 I1=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_I2 I2=rdAddrB_buf_SB_LUT4_I1_O I3=rdAddrB_buf_SB_LUT4_I3_O O=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=wrAddr_buf[1] I3=rdAddrB_buf[1] O=rdAddrB_buf_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 1111000000001111
.gate SB_LUT4 I0=wrData_buf[31] I1=regDatA[31] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[30] I1=regDatA[30] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[21] I1=regDatA[21] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[20] I1=regDatA[20] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[19] I1=regDatA[19] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[18] I1=regDatA[18] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[17] I1=regDatA[17] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[16] I1=regDatA[16] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[15] I1=regDatA[15] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[14] I1=regDatA[14] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[13] I1=regDatA[13] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[12] I1=regDatA[12] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[29] I1=regDatA[29] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[11] I1=regDatA[11] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[10] I1=regDatA[10] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[9] I1=regDatA[9] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[8] I1=regDatA[8] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[7] I1=regDatA[7] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[6] I1=regDatA[6] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[5] I1=regDatA[5] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[4] I1=regDatA[4] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[3] I1=regDatA[3] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[2] I1=regDatA[2] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[28] I1=regDatA[28] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[1] I1=regDatA[1] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[0] I1=regDatA[0] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[27] I1=regDatA[27] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[26] I1=regDatA[26] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[25] I1=regDatA[25] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[24] I1=regDatA[24] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[23] I1=regDatA[23] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[22] I1=regDatA[22] I2=rdAddrA_buf_SB_LUT4_I1_O_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_1_O O=rdDataA[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[31] I1=regDatB[31] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[30] I1=regDatB[30] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[21] I1=regDatB[21] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[20] I1=regDatB[20] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[19] I1=regDatB[19] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[18] I1=regDatB[18] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[17] I1=regDatB[17] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[16] I1=regDatB[16] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[15] I1=regDatB[15] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[14] I1=regDatB[14] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[13] I1=regDatB[13] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[12] I1=regDatB[12] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[29] I1=regDatB[29] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[11] I1=regDatB[11] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[10] I1=regDatB[10] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[9] I1=regDatB[9] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[8] I1=regDatB[8] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[7] I1=regDatB[7] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[6] I1=regDatB[6] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[5] I1=regDatB[5] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[4] I1=regDatB[4] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[3] I1=regDatB[3] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[2] I1=regDatB[2] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[28] I1=regDatB[28] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[1] I1=regDatB[1] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[0] I1=regDatB[0] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[27] I1=regDatB[27] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[26] I1=regDatB[26] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[25] I1=regDatB[25] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[24] I1=regDatB[24] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[23] I1=regDatB[23] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=wrData_buf[22] I1=regDatB[22] I2=rdAddrB_buf_SB_LUT4_I1_O_SB_LUT4_I2_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O O=rdDataB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1010110011001100
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrA[0] RADDR[1]=rdAddrA[1] RADDR[2]=rdAddrA[2] RADDR[3]=rdAddrA[3] RADDR[4]=rdAddrA[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatA[0] RDATA[1]=regDatA[1] RDATA[2]=regDatA[2] RDATA[3]=regDatA[3] RDATA[4]=regDatA[4] RDATA[5]=regDatA[5] RDATA[6]=regDatA[6] RDATA[7]=regDatA[7] RDATA[8]=regDatA[8] RDATA[9]=regDatA[9] RDATA[10]=regDatA[10] RDATA[11]=regDatA[11] RDATA[12]=regDatA[12] RDATA[13]=regDatA[13] RDATA[14]=regDatA[14] RDATA[15]=regDatA[15] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[0] WDATA[1]=wrData[1] WDATA[2]=wrData[2] WDATA[3]=wrData[3] WDATA[4]=wrData[4] WDATA[5]=wrData[5] WDATA[6]=wrData[6] WDATA[7]=wrData[7] WDATA[8]=wrData[8] WDATA[9]=wrData[9] WDATA[10]=wrData[10] WDATA[11]=wrData[11] WDATA[12]=wrData[12] WDATA[13]=wrData[13] WDATA[14]=wrData[14] WDATA[15]=wrData[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrB[0] RADDR[1]=rdAddrB[1] RADDR[2]=rdAddrB[2] RADDR[3]=rdAddrB[3] RADDR[4]=rdAddrB[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatB[0] RDATA[1]=regDatB[1] RDATA[2]=regDatB[2] RDATA[3]=regDatB[3] RDATA[4]=regDatB[4] RDATA[5]=regDatB[5] RDATA[6]=regDatB[6] RDATA[7]=regDatB[7] RDATA[8]=regDatB[8] RDATA[9]=regDatB[9] RDATA[10]=regDatB[10] RDATA[11]=regDatB[11] RDATA[12]=regDatB[12] RDATA[13]=regDatB[13] RDATA[14]=regDatB[14] RDATA[15]=regDatB[15] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[0] WDATA[1]=wrData[1] WDATA[2]=wrData[2] WDATA[3]=wrData[3] WDATA[4]=wrData[4] WDATA[5]=wrData[5] WDATA[6]=wrData[6] WDATA[7]=wrData[7] WDATA[8]=wrData[8] WDATA[9]=wrData[9] WDATA[10]=wrData[10] WDATA[11]=wrData[11] WDATA[12]=wrData[12] WDATA[13]=wrData[13] WDATA[14]=wrData[14] WDATA[15]=wrData[15] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrA[0] RADDR[1]=rdAddrA[1] RADDR[2]=rdAddrA[2] RADDR[3]=rdAddrA[3] RADDR[4]=rdAddrA[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatA[16] RDATA[1]=regDatA[17] RDATA[2]=regDatA[18] RDATA[3]=regDatA[19] RDATA[4]=regDatA[20] RDATA[5]=regDatA[21] RDATA[6]=regDatA[22] RDATA[7]=regDatA[23] RDATA[8]=regDatA[24] RDATA[9]=regDatA[25] RDATA[10]=regDatA[26] RDATA[11]=regDatA[27] RDATA[12]=regDatA[28] RDATA[13]=regDatA[29] RDATA[14]=regDatA[30] RDATA[15]=regDatA[31] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[16] WDATA[1]=wrData[17] WDATA[2]=wrData[18] WDATA[3]=wrData[19] WDATA[4]=wrData[20] WDATA[5]=wrData[21] WDATA[6]=wrData[22] WDATA[7]=wrData[23] WDATA[8]=wrData[24] WDATA[9]=wrData[25] WDATA[10]=wrData[26] WDATA[11]=wrData[27] WDATA[12]=wrData[28] WDATA[13]=wrData[29] WDATA[14]=wrData[30] WDATA[15]=wrData[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_RAM40_4K MASK[0]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[1]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[2]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[3]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[4]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[5]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[6]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[7]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[8]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[9]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[10]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[11]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[12]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[13]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[14]=write_SB_LUT4_I3_O_SB_LUT4_I3_O MASK[15]=write_SB_LUT4_I3_O_SB_LUT4_I3_O RADDR[0]=rdAddrB[0] RADDR[1]=rdAddrB[1] RADDR[2]=rdAddrB[2] RADDR[3]=rdAddrB[3] RADDR[4]=rdAddrB[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=regDatB[16] RDATA[1]=regDatB[17] RDATA[2]=regDatB[18] RDATA[3]=regDatB[19] RDATA[4]=regDatB[20] RDATA[5]=regDatB[21] RDATA[6]=regDatB[22] RDATA[7]=regDatB[23] RDATA[8]=regDatB[24] RDATA[9]=regDatB[25] RDATA[10]=regDatB[26] RDATA[11]=regDatB[27] RDATA[12]=regDatB[28] RDATA[13]=regDatB[29] RDATA[14]=regDatB[30] RDATA[15]=regDatB[31] RE=$true WADDR[0]=wrAddr[0] WADDR[1]=wrAddr[1] WADDR[2]=wrAddr[2] WADDR[3]=wrAddr[3] WADDR[4]=wrAddr[4] WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=write_SB_LUT4_I3_O[31] WDATA[0]=wrData[16] WDATA[1]=wrData[17] WDATA[2]=wrData[18] WDATA[3]=wrData[19] WDATA[4]=wrData[20] WDATA[5]=wrData[21] WDATA[6]=wrData[22] WDATA[7]=wrData[23] WDATA[8]=wrData[24] WDATA[9]=wrData[25] WDATA[10]=wrData[26] WDATA[11]=wrData[27] WDATA[12]=wrData[28] WDATA[13]=wrData[29] WDATA[14]=wrData[30] WDATA[15]=wrData[31] WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:212.4-224.3|/usr/local/bin/../share/yosys/ice40/brams_map.v:54.7-66.6"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00
.param WRITE_MODE 00
.gate SB_DFF C=clk D=wrAddr[4] Q=wrAddr_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[3] Q=wrAddr_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[2] Q=wrAddr_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[1] Q=wrAddr_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrAddr[0] Q=wrAddr_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[31] Q=wrData_buf[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[30] Q=wrData_buf[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[21] Q=wrData_buf[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[20] Q=wrData_buf[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[19] Q=wrData_buf[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[18] Q=wrData_buf[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[17] Q=wrData_buf[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[16] Q=wrData_buf[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[15] Q=wrData_buf[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[14] Q=wrData_buf[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[13] Q=wrData_buf[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[12] Q=wrData_buf[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[29] Q=wrData_buf[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[11] Q=wrData_buf[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[10] Q=wrData_buf[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[9] Q=wrData_buf[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[8] Q=wrData_buf[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[7] Q=wrData_buf[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[6] Q=wrData_buf[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[5] Q=wrData_buf[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[4] Q=wrData_buf[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[3] Q=wrData_buf[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[2] Q=wrData_buf[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[28] Q=wrData_buf[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[1] Q=wrData_buf[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[0] Q=wrData_buf[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[27] Q=wrData_buf[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[26] Q=wrData_buf[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[25] Q=wrData_buf[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[24] Q=wrData_buf[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[23] Q=wrData_buf[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_DFF C=clk D=wrData[22] Q=wrData_buf[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=wrAddr[3] I2=write_SB_LUT4_I3_I2 I3=write O=write_SB_LUT4_I3_O[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=wrAddr[0] I1=wrAddr[1] I2=wrAddr[2] I3=wrAddr[4] O=write_SB_LUT4_I3_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=write_SB_LUT4_I3_O[31] O=write_SB_LUT4_I3_O_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_DFF C=clk D=write Q=write_buf
.attr module_not_derived 00000000000000000000000000000001
.attr src "verilog/register_file.v:95.2-106.5|/usr/local/bin/../share/yosys/ice40/cells_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=rdAddrB_buf[3] I2=wrAddr_buf[3] I3=write_buf O=write_buf_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51.34-52.52"
.param LUT_INIT 1100111100000000
.gate SB_LUT4 I0=write_buf_SB_LUT4_I3_1_I0 I1=write_buf_SB_LUT4_I3_1_I1 I2=write_buf_SB_LUT4_I3_1_I2 I3=write_buf O=write_buf_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=wrAddr_buf[4] I3=rdAddrA_buf[4] O=write_buf_SB_LUT4_I3_1_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=wrAddr_buf[2] I1=rdAddrA_buf[2] I2=rdAddrA_buf[0] I3=wrAddr_buf[0] O=write_buf_SB_LUT4_I3_1_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rdAddrA_buf[2] I1=wrAddr_buf[2] I2=wrAddr_buf[1] I3=rdAddrA_buf[1] O=write_buf_SB_LUT4_I3_1_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=wrAddr_buf[4] I1=rdAddrB_buf[4] I2=write_buf_SB_LUT4_I3_O I3=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3 O=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rdAddrB_buf[0] I1=wrAddr_buf[0] I2=wrAddr_buf[2] I3=rdAddrB_buf[2] O=write_buf_SB_LUT4_I3_O_SB_LUT4_I2_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:55.33-56.52"
.param LUT_INIT 1011000000001011
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[0]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[1]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[2]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[3]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[4]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[5]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[6]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[7]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[8]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[9]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[10]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[11]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[12]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[13]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[14]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[15]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[16]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[17]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[18]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[19]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[20]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[21]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[22]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[23]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[24]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[25]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[26]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[27]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[28]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[29]
1 1
.names write_SB_LUT4_I3_O[31] write_SB_LUT4_I3_O[30]
1 1
.end

.model sign_mask_gen
.inputs func3[0] func3[1] func3[2]
.outputs sign_mask[0] sign_mask[1] sign_mask[2] sign_mask[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=func3[2] O=sign_mask[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41.34-42.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=func3[0] I3=func3[1] O=sign_mask[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=$false I2=func3[0] I3=func3[1] O=sign_mask[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=func3[0] I3=func3[1] O=sign_mask[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46.34-47.52"
.param LUT_INIT 0000111111111111
.end
