DSCH 2.7a
VERSION 11/30/2019 11:38:48 AM
BB(1,-84,284,125)
SYM  #button1
BB(1,-69,10,-61)
TITLE 5 -65  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-68,6,6,r)
VIS 1
PIN(10,-65,0.000,0.000)A3
LIG(9,-65,10,-65)
LIG(1,-61,1,-69)
LIG(9,-61,1,-61)
LIG(9,-69,9,-61)
LIG(1,-69,9,-69)
LIG(2,-62,2,-68)
LIG(8,-62,2,-62)
LIG(8,-68,8,-62)
LIG(2,-68,8,-68)
FSYM
SYM  #button2
BB(1,-59,10,-51)
TITLE 5 -55  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-58,6,6,r)
VIS 1
PIN(10,-55,0.000,0.000)A2
LIG(9,-55,10,-55)
LIG(1,-51,1,-59)
LIG(9,-51,1,-51)
LIG(9,-59,9,-51)
LIG(1,-59,9,-59)
LIG(2,-52,2,-58)
LIG(8,-52,2,-52)
LIG(8,-58,8,-52)
LIG(2,-58,8,-58)
FSYM
SYM  #button3
BB(1,-49,10,-41)
TITLE 5 -45  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-48,6,6,r)
VIS 1
PIN(10,-45,0.000,0.000)A1
LIG(9,-45,10,-45)
LIG(1,-41,1,-49)
LIG(9,-41,1,-41)
LIG(9,-49,9,-41)
LIG(1,-49,9,-49)
LIG(2,-42,2,-48)
LIG(8,-42,2,-42)
LIG(8,-48,8,-42)
LIG(2,-48,8,-48)
FSYM
SYM  #button4
BB(1,-39,10,-31)
TITLE 5 -35  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-38,6,6,r)
VIS 1
PIN(10,-35,0.000,0.000)A0
LIG(9,-35,10,-35)
LIG(1,-31,1,-39)
LIG(9,-31,1,-31)
LIG(9,-39,9,-31)
LIG(1,-39,9,-39)
LIG(2,-32,2,-38)
LIG(8,-32,2,-32)
LIG(8,-38,8,-32)
LIG(2,-38,8,-38)
FSYM
SYM  #button5
BB(1,-29,10,-21)
TITLE 5 -25  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-28,6,6,r)
VIS 1
PIN(10,-25,0.000,0.000)B3
LIG(9,-25,10,-25)
LIG(1,-21,1,-29)
LIG(9,-21,1,-21)
LIG(9,-29,9,-21)
LIG(1,-29,9,-29)
LIG(2,-22,2,-28)
LIG(8,-22,2,-22)
LIG(8,-28,8,-22)
LIG(2,-28,8,-28)
FSYM
SYM  #button6
BB(1,-19,10,-11)
TITLE 5 -15  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-18,6,6,r)
VIS 1
PIN(10,-15,0.000,0.000)B2
LIG(9,-15,10,-15)
LIG(1,-11,1,-19)
LIG(9,-11,1,-11)
LIG(9,-19,9,-11)
LIG(1,-19,9,-19)
LIG(2,-12,2,-18)
LIG(8,-12,2,-12)
LIG(8,-18,8,-12)
LIG(2,-18,8,-18)
FSYM
SYM  #button7
BB(1,-9,10,-1)
TITLE 5 -5  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-8,6,6,r)
VIS 1
PIN(10,-5,0.000,0.000)B1
LIG(9,-5,10,-5)
LIG(1,-1,1,-9)
LIG(9,-1,1,-1)
LIG(9,-9,9,-1)
LIG(1,-9,9,-9)
LIG(2,-2,2,-8)
LIG(8,-2,2,-2)
LIG(8,-8,8,-2)
LIG(2,-8,8,-8)
FSYM
SYM  #button8
BB(1,1,10,9)
TITLE 5 5  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,2,6,6,r)
VIS 1
PIN(10,5,0.000,0.000)B0
LIG(9,5,10,5)
LIG(1,9,1,1)
LIG(9,9,1,9)
LIG(9,1,9,9)
LIG(1,1,9,1)
LIG(2,8,2,2)
LIG(8,8,2,8)
LIG(8,2,8,8)
LIG(2,2,8,2)
FSYM
SYM  #light4
BB(278,-25,284,-11)
TITLE 280 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(279,-24,4,4,r)
VIS 1
PIN(280,-10,0.000,0.000)Y0
LIG(283,-19,283,-24)
LIG(283,-24,282,-25)
LIG(279,-24,279,-19)
LIG(282,-14,282,-17)
LIG(281,-14,284,-14)
LIG(281,-12,283,-14)
LIG(282,-12,284,-14)
LIG(278,-17,284,-17)
LIG(280,-17,280,-10)
LIG(278,-19,278,-17)
LIG(284,-19,278,-19)
LIG(284,-17,284,-19)
LIG(280,-25,279,-24)
LIG(282,-25,280,-25)
FSYM
SYM  #enable
BB(205,20,225,50)
TITLE 215 18  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(210,25,10,20,r)
VIS 5
PIN(205,30,0.000,0.000)Input
PIN(205,40,0.000,0.000)En
PIN(225,30,0.060,0.210)Output
LIG(205,30,210,30)
LIG(205,40,210,40)
LIG(220,30,225,30)
LIG(210,25,210,45)
LIG(210,25,220,25)
LIG(220,25,220,45)
LIG(220,45,210,45)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #XOR
BB(90,20,110,50)
TITLE 100 18  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(95,25,10,20,r)
VIS 5
PIN(90,40,0.000,0.000)in1
PIN(90,30,0.000,0.000)in2
PIN(110,30,0.060,0.350)out1
LIG(90,40,95,40)
LIG(90,30,95,30)
LIG(105,30,110,30)
LIG(95,25,95,45)
LIG(95,25,105,25)
LIG(105,25,105,45)
LIG(105,45,95,45)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #enable
BB(205,45,225,75)
TITLE 215 43  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(210,50,10,20,r)
VIS 5
PIN(205,55,0.000,0.000)Input
PIN(205,65,0.000,0.000)En
PIN(225,55,0.060,0.210)Output
LIG(205,55,210,55)
LIG(205,65,210,65)
LIG(220,55,225,55)
LIG(210,50,210,70)
LIG(210,50,220,50)
LIG(220,50,220,70)
LIG(220,70,210,70)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #button9
BB(1,-84,10,-76)
TITLE 5 -80  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(2,-83,6,6,r)
VIS 1
PIN(10,-80,0.000,0.000)Enable
LIG(9,-80,10,-80)
LIG(1,-76,1,-84)
LIG(9,-76,1,-76)
LIG(9,-84,9,-76)
LIG(1,-84,9,-84)
LIG(2,-77,2,-83)
LIG(8,-77,2,-77)
LIG(8,-83,8,-77)
LIG(2,-83,8,-83)
FSYM
SYM  #enable
BB(205,70,225,100)
TITLE 215 68  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(210,75,10,20,r)
VIS 5
PIN(205,80,0.000,0.000)Input
PIN(205,90,0.000,0.000)En
PIN(225,80,0.060,0.210)Output
LIG(205,80,210,80)
LIG(205,90,210,90)
LIG(220,80,225,80)
LIG(210,75,210,95)
LIG(210,75,220,75)
LIG(220,75,220,95)
LIG(220,95,210,95)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #enable
BB(205,95,225,125)
TITLE 215 93  #enable
MODEL 6000
PROP                                                                                                                                                                                                            
REC(210,100,10,20,r)
VIS 5
PIN(205,105,0.000,0.000)Input
PIN(205,115,0.000,0.000)En
PIN(225,105,0.060,0.210)Output
LIG(205,105,210,105)
LIG(205,115,210,115)
LIG(220,105,225,105)
LIG(210,100,210,120)
LIG(210,100,220,100)
LIG(220,100,220,120)
LIG(220,120,210,120)
VLG    module enable( Input,En,Output);
VLG     input Input,En;
VLG     output Output;
VLG     pmos #(24) pmos(w3,w1,Input); // 2.0u 0.12u
VLG     nmos #(24) nmos(w3,w4,Input); // 1.0u 0.12u
VLG     nmos #(17) nmos(w4,vss,En); // 1.0u 0.12u
VLG     pmos #(17) pmos(w1,vdd,w6); // 2.0u 0.12u
VLG     not #(10) inv(w6,En);
VLG     nmos #(17) nmos(Output,w4,w3); // 1.0u 0.12u
VLG     pmos #(17) pmos(Output,w1,w3); // 2.0u 0.12u
VLG    endmodule
FSYM
SYM  #light1
BB(248,-25,254,-11)
TITLE 250 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(249,-24,4,4,r)
VIS 1
PIN(250,-10,0.000,0.000)Y3
LIG(253,-19,253,-24)
LIG(253,-24,252,-25)
LIG(249,-24,249,-19)
LIG(252,-14,252,-17)
LIG(251,-14,254,-14)
LIG(251,-12,253,-14)
LIG(252,-12,254,-14)
LIG(248,-17,254,-17)
LIG(250,-17,250,-10)
LIG(248,-19,248,-17)
LIG(254,-19,248,-19)
LIG(254,-17,254,-19)
LIG(250,-25,249,-24)
LIG(252,-25,250,-25)
FSYM
SYM  #light2
BB(258,-25,264,-11)
TITLE 260 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(259,-24,4,4,r)
VIS 1
PIN(260,-10,0.000,0.000)Y2
LIG(263,-19,263,-24)
LIG(263,-24,262,-25)
LIG(259,-24,259,-19)
LIG(262,-14,262,-17)
LIG(261,-14,264,-14)
LIG(261,-12,263,-14)
LIG(262,-12,264,-14)
LIG(258,-17,264,-17)
LIG(260,-17,260,-10)
LIG(258,-19,258,-17)
LIG(264,-19,258,-19)
LIG(264,-17,264,-19)
LIG(260,-25,259,-24)
LIG(262,-25,260,-25)
FSYM
SYM  #light3
BB(268,-25,274,-11)
TITLE 270 -11  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(269,-24,4,4,r)
VIS 1
PIN(270,-10,0.000,0.000)Y1
LIG(273,-19,273,-24)
LIG(273,-24,272,-25)
LIG(269,-24,269,-19)
LIG(272,-14,272,-17)
LIG(271,-14,274,-14)
LIG(271,-12,273,-14)
LIG(272,-12,274,-14)
LIG(268,-17,274,-17)
LIG(270,-17,270,-10)
LIG(268,-19,268,-17)
LIG(274,-19,268,-19)
LIG(274,-17,274,-19)
LIG(270,-25,269,-24)
LIG(272,-25,270,-25)
FSYM
SYM  #XOR
BB(90,45,110,75)
TITLE 100 43  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(95,50,10,20,r)
VIS 5
PIN(90,65,0.000,0.000)in1
PIN(90,55,0.000,0.000)in2
PIN(110,55,0.060,0.350)out1
LIG(90,65,95,65)
LIG(90,55,95,55)
LIG(105,55,110,55)
LIG(95,50,95,70)
LIG(95,50,105,50)
LIG(105,50,105,70)
LIG(105,70,95,70)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #XOR
BB(90,70,110,100)
TITLE 100 68  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(95,75,10,20,r)
VIS 5
PIN(90,90,0.000,0.000)in1
PIN(90,80,0.000,0.000)in2
PIN(110,80,0.060,0.350)out1
LIG(90,90,95,90)
LIG(90,80,95,80)
LIG(105,80,110,80)
LIG(95,75,95,95)
LIG(95,75,105,75)
LIG(105,75,105,95)
LIG(105,95,95,95)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #XOR
BB(90,95,110,125)
TITLE 100 93  #XOR
MODEL 6000
PROP                                                                                                                                                                                                            
REC(95,100,10,20,r)
VIS 5
PIN(90,115,0.000,0.000)in1
PIN(90,105,0.000,0.000)in2
PIN(110,105,0.060,0.350)out1
LIG(90,115,95,115)
LIG(90,105,95,105)
LIG(105,105,110,105)
LIG(95,100,95,120)
LIG(95,100,105,100)
LIG(105,100,105,120)
LIG(105,120,95,120)
VLG   module XOR( in1,in2,out1);
VLG    input in1,in2;
VLG    output out1;
VLG    pmos #(24) pmos(w2,vdd,w1); // 2.0u 0.12u
VLG    pmos #(24) pmos(w2,vdd,in1); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,in2); // 2.0u 0.12u
VLG    pmos #(38) pmos(w5,w2,w6); // 2.0u 0.12u
VLG    nmos #(38) nmos(w5,w7,in1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w7,vss,w6); // 1.0u 0.12u
VLG    nmos #(38) nmos(w5,w8,w1); // 1.0u 0.12u
VLG    nmos #(10) nmos(w8,vss,in2); // 1.0u 0.12u
VLG    not #(34) inverter(w1,in1);
VLG    not #(34) inverter(w6,in2);
VLG    not #(27) inverter(out1,w5);
VLG    pmos #(30) pmos_in1(w1,vdd,in1); //  
VLG    nmos #(30) nmos_in2(w1,vss,in1); //  
VLG    pmos #(30) pmos_in3(w6,vdd,in2); //  
VLG    nmos #(30) nmos_in4(w6,vss,in2); //  
VLG    pmos #(23) pmos_in5(out1,vdd,w5); //  
VLG    nmos #(23) nmos_in6(out1,vss,w5); //  
VLG   endmodule
FSYM
SYM  #sym7
BB(135,45,175,65)
TITLE 145 43  #NOT
MODEL 6000
PROP                                                                                                                                                                                                           
REC(140,50,30,10,r)
VIS 5
PIN(135,55,0.000,0.000)A
PIN(175,55,0.060,0.280)Y
LIG(135,55,140,55)
LIG(170,55,175,55)
LIG(140,50,140,60)
LIG(140,50,170,50)
LIG(170,50,170,60)
LIG(170,60,140,60)
VLG  module sym7( A,Y);
VLG   input A;
VLG   output Y;
VLG   pmos #(17) pmos(Y,vdd,A); // 2.0u 0.12u
VLG   nmos #(17) nmos(Y,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #sym7
BB(135,95,175,115)
TITLE 145 93  #NOT
MODEL 6000
PROP                                                                                                                                                                                                           
REC(140,100,30,10,r)
VIS 5
PIN(135,105,0.000,0.000)A
PIN(175,105,0.060,0.280)Y
LIG(135,105,140,105)
LIG(170,105,175,105)
LIG(140,100,140,110)
LIG(140,100,170,100)
LIG(170,100,170,110)
LIG(170,110,140,110)
VLG  module sym7( A,Y);
VLG   input A;
VLG   output Y;
VLG   pmos #(17) pmos(Y,vdd,A); // 2.0u 0.12u
VLG   nmos #(17) nmos(Y,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #sym7
BB(135,20,175,40)
TITLE 145 18  #NOT
MODEL 6000
PROP                                                                                                                                                                                                           
REC(140,25,30,10,r)
VIS 5
PIN(135,30,0.000,0.000)A
PIN(175,30,0.060,0.280)Y
LIG(135,30,140,30)
LIG(170,30,175,30)
LIG(140,25,140,35)
LIG(140,25,170,25)
LIG(170,25,170,35)
LIG(170,35,140,35)
VLG  module sym7( A,Y);
VLG   input A;
VLG   output Y;
VLG   pmos #(17) pmos(Y,vdd,A); // 2.0u 0.12u
VLG   nmos #(17) nmos(Y,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
SYM  #sym7
BB(135,70,175,90)
TITLE 145 68  #NOT
MODEL 6000
PROP                                                                                                                                                                                                           
REC(140,75,30,10,r)
VIS 5
PIN(135,80,0.000,0.000)A
PIN(175,80,0.060,0.280)Y
LIG(135,80,140,80)
LIG(170,80,175,80)
LIG(140,75,140,85)
LIG(140,75,170,75)
LIG(170,75,170,85)
LIG(170,85,140,85)
VLG  module sym7( A,Y);
VLG   input A;
VLG   output Y;
VLG   pmos #(17) pmos(Y,vdd,A); // 2.0u 0.12u
VLG   nmos #(17) nmos(Y,vss,A); // 1.0u 0.12u
VLG  endmodule
FSYM
CNC(185 90)
CNC(185 65)
CNC(185 40)
LIG(30,5,30,115)
LIG(30,115,90,115)
LIG(65,30,90,30)
LIG(10,-65,65,-65)
LIG(10,-55,60,-55)
LIG(60,-55,60,55)
LIG(60,55,90,55)
LIG(10,-45,55,-45)
LIG(55,-45,55,80)
LIG(55,80,90,80)
LIG(10,-35,50,-35)
LIG(50,-35,50,105)
LIG(50,105,90,105)
LIG(10,-25,45,-25)
LIG(45,-25,45,40)
LIG(45,40,90,40)
LIG(10,-15,40,-15)
LIG(40,-15,40,65)
LIG(40,65,90,65)
LIG(10,-5,35,-5)
LIG(35,-5,35,90)
LIG(35,90,90,90)
LIG(10,5,30,5)
LIG(65,-65,65,30)
LIG(225,105,280,105)
LIG(225,80,270,80)
LIG(225,55,260,55)
LIG(225,30,250,30)
LIG(110,55,135,55)
LIG(10,-80,185,-80)
LIG(110,80,135,80)
LIG(110,105,135,105)
LIG(260,55,260,-10)
LIG(270,80,270,-10)
LIG(250,-10,250,30)
LIG(280,105,280,-10)
LIG(110,30,135,30)
LIG(175,30,205,30)
LIG(175,55,205,55)
LIG(175,80,205,80)
LIG(175,105,205,105)
LIG(185,40,185,65)
LIG(185,-80,185,40)
LIG(205,115,185,115)
LIG(205,90,185,90)
LIG(185,90,185,115)
LIG(205,65,185,65)
LIG(185,65,185,90)
LIG(205,40,185,40)
FFIG C:\Users\onyho\Desktop\CSE460 Assignment\4_bit_XNOR.sch
