Info: Starting: Create simulation model
Info: ip-generate --project-directory=E:/study/Labs/Verify/flab5/ --output-directory=E:/study/Labs/Verify/flab5/flab5/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:E:/study/Labs/Verify/flab5/flab5.sopcinfo --report-file=html:E:/study/Labs/Verify/flab5/flab5.html --report-file=sip:E:/study/Labs/Verify/flab5/flab5/simulation/flab5.sip --report-file=csv:E:/study/Labs/Verify/flab5/flab5.csv --report-file=spd:E:/study/Labs/Verify/flab5/flab5.spd --report-file=cmp:E:/study/Labs/Verify/flab5/flab5.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/flab5/flab5.qsys
Progress: Loading flab5/flab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: flab5.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: flab5.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: flab5.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: flab5: Generating flab5 "flab5" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 7 modules, 17 connections
Info: merlin_domain_transform: After transform: 12 modules, 41 connections
Info: merlin_router_transform: After transform: 15 modules, 50 connections
Info: reset_adaptation_transform: After transform: 16 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 21 modules, 62 connections
Info: merlin_interrupt_mapper_transform: After transform: 22 modules, 65 connections
Info: Starting classic module elaboration.
      1 [main] sh 8860 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0103_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0103_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0103_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 15148 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0103_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0103_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2020.03.08 21:17:11 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "flab5" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'flab5_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=flab5_nios2_qsys_0 --dir=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0104_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0104_nios2_qsys_0_gen//flab5_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0104_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2020.03.08 21:17:12 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.03.08 21:17:12 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.03.08 21:17:13 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2020.03.08 21:17:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.03.08 21:17:13 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.03.08 21:17:13 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.03.08 21:17:13 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.03.08 21:17:13 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.03.08 21:17:14 (*)   Creating 'C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0104_nios2_qsys_0_gen//flab5_nios2_qsys_0.do'
Info: nios2_qsys_0: # 2020.03.08 21:17:14 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.03.08 21:17:14 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.03.08 21:17:14 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'flab5_nios2_qsys_0'
Info: nios2_qsys_0: "flab5" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
      1 [main] sh 15660 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0105_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0105_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0105_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 1536 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0105_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0105_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2020.03.08 21:17:20 (*) Success: sopc_builder finished.
Info: pio_0: "flab5" instantiated altera_avalon_pio "pio_0"
Info: nios2_qsys_0_data_master_translator: "flab5" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: onchip_memory2_0_s1_translator: "flab5" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "flab5" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "flab5" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "flab5" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "flab5" instantiated altera_merlin_router "addr_router"
Info: id_router: "flab5" instantiated altera_merlin_router "id_router"
Info: rst_controller: "flab5" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "flab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "flab5" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "flab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: irq_mapper: "flab5" instantiated altera_irq_mapper "irq_mapper"
Info: flab5: Done flab5" with 16 modules, 32 files, 511131 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:/study/Labs/Verify/flab5/flab5.spd --output-directory=E:/study/Labs/Verify/flab5/flab5/simulation/
Info: Doing: ip-make-simscript --spd=E:/study/Labs/Verify/flab5/flab5.spd --output-directory=E:/study/Labs/Verify/flab5/flab5/simulation/
Info: Generating the following file(s) for MODELSIM simulator in E:/study/Labs/Verify/flab5/flab5/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in E:/study/Labs/Verify/flab5/flab5/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in E:/study/Labs/Verify/flab5/flab5/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/study/Labs/Verify/flab5/flab5/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	15 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in E:/study/Labs/Verify/flab5/flab5/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: E:/study/Labs/Verify/flab5/flab5/testbench/flab5.ipx
Info: ip-generate --project-directory=E:/study/Labs/Verify/flab5/ --output-directory=E:/study/Labs/Verify/flab5/ --report-file=sopcinfo:E:/study/Labs/Verify/flab5/flab5.sopcinfo --report-file=html:E:/study/Labs/Verify/flab5/flab5.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/flab5/flab5.qsys
Progress: Loading flab5/flab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: flab5.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: flab5.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: flab5.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index C:/altera/12.1sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,02 seconds
Info: Reading index C:/altera/12.1sp1/ip/altera/altera_components.ipx
Info: C:/altera/12.1sp1/ip/altera/altera_components.ipx described 740 plugins, 0 paths, in 0,13 seconds
Progress: Loading component/sls_avalon_udsc_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\udsc\hardware\component\sls_avalon_udsc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20hc_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20hc\hardware\component\sls_avalon_usb20hc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20hr_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20hr\hardware\component\sls_avalon_usb20hr_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20sr_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20sr\hardware\component\sls_avalon_usb20sr_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_udsc_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20sr\udsc\hardware\component\sls_avalon_udsc_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Progress: Loading component/sls_avalon_usb20sr_hw.tcl
Info: C:\altera\12.1sp1\ip\sls\usb20sr\usb20sr\hardware\component\sls_avalon_usb20sr_hw.tcl: no _hw.tcl package requested, assuming package require -exact sopc 9.0
Info: C:/altera/12.1sp1/ip/**/* matched 1206 files in 0,44 seconds
Info: C:/Users/maro4_000/.altera.quartus/ip/12.1sp1/**/* matched 0 files in 0,00 seconds
Info: E:/study/Labs/Verify/flab5/flab5/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index E:/study/Labs/Verify/flab5/flab5/testbench/flab5.ipx
Progress: Loading flab5/flab5.qsys
Info: E:/study/Labs/Verify/flab5/* matched 27 files in 0,00 seconds
Info: E:/study/Labs/Verify/flab5/ip/**/* matched 0 files in 0,00 seconds
Info: E:/study/Labs/Verify/flab5/*/* matched 187 files in 0,02 seconds
Info: E:/study/Labs/Verify/flab5/flab5/testbench/flab5.ipx described 0 plugins, 3 paths, in 0,02 seconds
Progress: Loading testbench/flab5_tb.qsys
Info: E:/study/Labs/Verify/flab5/flab5/testbench/* matched 8 files in 0,02 seconds
Info: E:/study/Labs/Verify/flab5/flab5/testbench/*/* matched 9 files in 0,00 seconds
Info: Reading index C:/altera/12.1sp1/quartus/sopc_builder/builtin.ipx
Info: C:/altera/12.1sp1/quartus/sopc_builder/builtin.ipx described 98 plugins, 0 paths, in 0,01 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/**/* matched 9 files in 0,02 seconds
Info: Reading index C:/altera/12.1sp1/quartus/common/librarian/factories/index.ipx
Info: C:/altera/12.1sp1/quartus/common/librarian/factories/index.ipx described 150 plugins, 0 paths, in 0,02 seconds
Info: C:/altera/12.1sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,02 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,52 seconds
Info: C:/altera/12.1sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,52 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Debug: Script: C:/altera/12.1sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: Running script C:/altera/12.1sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: sopc::set_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: flab5
Info: TB_Gen: System design is: flab5
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property out_data EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: get_instance_assignment pio_0 testbench.partner.map.s1
Info: send_message Info TB_Gen: Creating testbench system : flab5_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : flab5_tb with all standard BFMs
Info: create_system flab5_tb QSYS
Info: add_instance flab5_inst flab5 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces flab5_inst
Info: get_instance_interface_property flab5_inst clk CLASS_NAME
Info: get_instance_interface_property flab5_inst reset CLASS_NAME
Info: get_instance_interface_property flab5_inst out_data CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property flab5_inst clk CLASS_NAME
Info: add_instance flab5_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property flab5_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value flab5_inst clk clockRate
Info: set_instance_parameter_value flab5_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value flab5_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_interface_property flab5_inst clk CLASS_NAME
Info: get_instance_interfaces flab5_inst_clk_bfm
Info: get_instance_interface_property flab5_inst_clk_bfm clk CLASS_NAME
Info: add_connection flab5_inst_clk_bfm.clk flab5_inst.clk
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property flab5_inst reset CLASS_NAME
Info: add_instance flab5_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property flab5_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports flab5_inst reset
Info: get_instance_interface_port_property flab5_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value flab5_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value flab5_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property flab5_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces flab5_inst_reset_bfm
Info: get_instance_interface_property flab5_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property flab5_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_parameter_value flab5_inst reset associatedClock
Info: get_instance_interfaces flab5_inst_clk_bfm
Info: get_instance_interface_property flab5_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: flab5_inst_reset_bfm is not associated to any clock
Warning: TB_Gen: flab5_inst_reset_bfm is not associated to any clock
Info: send_message Warning TB_Gen: Connecting flab5_inst_reset_bfm to 'flab5_inst_clk_bfm.clk'
Warning: TB_Gen: Connecting flab5_inst_reset_bfm to 'flab5_inst_clk_bfm.clk'
Info: add_connection flab5_inst_clk_bfm.clk flab5_inst_reset_bfm.clk
Info: get_instance_interface_property flab5_inst reset CLASS_NAME
Info: get_instance_interfaces flab5_inst_reset_bfm
Info: get_instance_interface_property flab5_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property flab5_inst_reset_bfm clk CLASS_NAME
Info: add_connection flab5_inst_reset_bfm.reset flab5_inst.reset
Info: send_message Info TB_Gen: avalon_slave found: out_data
Info: TB_Gen: avalon_slave found: out_data
Info: get_instance_interface_property flab5_inst out_data CLASS_NAME
Info: add_instance flab5_inst_out_data_bfm altera_avalon_mm_master_bfm 
Info: get_instance_property flab5_inst_out_data_bfm CLASS_NAME
Info: get_instance_interface_parameter_value flab5_inst out_data bitsPerSymbol
Info: get_instance_interface_parameter_value flab5_inst out_data addressUnits
Info: get_instance_interface_parameter_value flab5_inst out_data burstOnBurstBoundariesOnly
Info: get_instance_interface_parameter_value flab5_inst out_data linewrapBursts
Info: get_instance_interface_parameter_value flab5_inst out_data readLatency
Info: get_instance_interface_parameter_value flab5_inst out_data maximumPendingReadTransactions
Info: get_instance_interface_parameter_value flab5_inst out_data readWaitTime
Info: get_instance_interface_parameter_value flab5_inst out_data writeWaitTime
Info: get_instance_interface_ports flab5_inst out_data
Info: get_instance_interface_port_property flab5_inst out_data out_data_address ROLE
Info: get_instance_interface_port_property flab5_inst out_data out_data_address WIDTH
Info: get_instance_interface_port_property flab5_inst out_data out_data_write_n ROLE
Info: get_instance_interface_port_property flab5_inst out_data out_data_writedata ROLE
Info: get_instance_interface_port_property flab5_inst out_data out_data_writedata WIDTH
Info: get_instance_interface_port_property flab5_inst out_data out_data_chipselect ROLE
Info: get_instance_interface_port_property flab5_inst out_data out_data_readdata ROLE
Info: get_instance_interface_port_property flab5_inst out_data out_data_readdata WIDTH
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_SYMBOL_W 8
Info: set_instance_parameter_value flab5_inst_out_data_bfm ADDRESS_UNITS WORDS
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_BURST_BNDR_ONLY 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_BURST_LINEWRAP 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_FIX_READ_LATENCY 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_MAX_PENDING_READS 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_READ_WAIT_TIME 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_WRITE_WAIT_TIME 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm REGISTER_WAITREQUEST 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_ADDRESS_W 2
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_ADDRESS 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_BURSTCOUNT_W 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_BURSTCOUNT 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_NUMSYMBOLS 4
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_READ_DATA 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_WRITE_DATA 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_BEGIN_TRANSFER 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_BEGIN_BURST_TRANSFER 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_WAIT_REQUEST 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_WRITE 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_READ 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_BYTE_ENABLE 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_READ_DATA_VALID 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_ARBITERLOCK 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_DEBUGACCESS 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_TRANSACTIONID 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_READRESPONSE_W 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_READRESPONSE 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm AV_WRITERESPONSE_W 1
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_WRITERESPONSE 0
Info: set_instance_parameter_value flab5_inst_out_data_bfm USE_CLKEN 0
Info: get_instance_property flab5_inst_out_data_bfm CLASS_NAME
Info: get_instance_interfaces flab5_inst_out_data_bfm
Info: get_instance_interface_property flab5_inst_out_data_bfm clk CLASS_NAME
Info: get_instance_interface_property flab5_inst_out_data_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property flab5_inst_out_data_bfm m0 CLASS_NAME
Info: get_instance_interface_parameter_value flab5_inst out_data associatedClock
Info: get_instance_interface_property flab5_inst clk CLASS_NAME
Info: get_instance_interfaces flab5_inst_clk_bfm
Info: get_instance_interface_property flab5_inst_clk_bfm clk CLASS_NAME
Info: add_connection flab5_inst_clk_bfm.clk flab5_inst_out_data_bfm.clk
Info: get_instance_property flab5_inst_out_data_bfm CLASS_NAME
Info: get_instance_interfaces flab5_inst_out_data_bfm
Info: get_instance_interface_property flab5_inst_out_data_bfm clk CLASS_NAME
Info: get_instance_interface_property flab5_inst_out_data_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property flab5_inst_out_data_bfm m0 CLASS_NAME
Info: get_instance_interface_parameter_value flab5_inst out_data associatedReset
Info: get_instance_interface_property flab5_inst reset CLASS_NAME
Info: get_instance_interfaces flab5_inst_reset_bfm
Info: get_instance_interface_property flab5_inst_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property flab5_inst_reset_bfm clk CLASS_NAME
Info: add_connection flab5_inst_reset_bfm.reset flab5_inst_out_data_bfm.clk_reset
Info: get_instance_interface_property flab5_inst out_data CLASS_NAME
Info: get_instance_interfaces flab5_inst_out_data_bfm
Info: get_instance_interface_property flab5_inst_out_data_bfm clk CLASS_NAME
Info: get_instance_interface_property flab5_inst_out_data_bfm clk_reset CLASS_NAME
Info: get_instance_interface_property flab5_inst_out_data_bfm m0 CLASS_NAME
Info: add_connection flab5_inst_out_data_bfm.m0 flab5_inst.out_data
Info: send_message Info TB_Gen: Saving testbench system : flab5_tb.qsys
Info: TB_Gen: Saving testbench system : flab5_tb.qsys
Info: save_system flab5_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: E:/study/Labs/Verify/flab5/flab5/testbench/flab5_tb.qsys
Info: Done
Info: ip-generate --project-directory=E:/study/Labs/Verify/flab5/flab5/testbench/ --output-directory=E:/study/Labs/Verify/flab5/flab5/testbench/flab5_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:E:/study/Labs/Verify/flab5/flab5/testbench/flab5_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/flab5/flab5/testbench/flab5_tb.qsys --report-file=csv:E:/study/Labs/Verify/flab5/flab5_tb.csv --report-file=spd:E:/study/Labs/Verify/flab5/flab5_tb.spd
Progress: Loading testbench/flab5_tb.qsys
Progress: Reading input file
Progress: Adding flab5_inst [flab5 1.0]
Progress: Parameterizing module flab5_inst
Progress: Adding flab5_inst_clk_bfm [altera_avalon_clock_source 12.1]
Progress: Parameterizing module flab5_inst_clk_bfm
Progress: Adding flab5_inst_reset_bfm [altera_avalon_reset_source 12.1]
Progress: Parameterizing module flab5_inst_reset_bfm
Progress: Adding flab5_inst_out_data_bfm [altera_avalon_mm_master_bfm 12.1]
Progress: Parameterizing module flab5_inst_out_data_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: flab5_tb.flab5_inst.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: flab5_tb.flab5_inst.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: flab5_tb.flab5_inst.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: flab5_tb.flab5_inst_clk_bfm: Elaborate: altera_clock_source
Info: flab5_tb.flab5_inst_clk_bfm:            $Revision: #1 $
Info: flab5_tb.flab5_inst_clk_bfm:            $Date: 2012/10/10 $
Info: flab5_tb.flab5_inst_reset_bfm: Elaborate: altera_reset_source
Info: flab5_tb.flab5_inst_reset_bfm:            $Revision: #1 $
Info: flab5_tb.flab5_inst_reset_bfm:            $Date: 2012/10/10 $
Info: flab5_tb.flab5_inst_reset_bfm: Reset is negatively asserted.
Info: flab5_tb: Generating flab5_tb "flab5_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 6 connections
Info: No custom instruction connections, skipping transform 
Error: flab5_inst_out_data_bfm.m0: master without waitrequest must match parameters and ports of slave flab5_inst.out_data 
Info: merlin_translator_transform: After transform: 6 modules, 12 connections
Error: Generation stopped, 6 or more modules remaining
Info: flab5_tb: Done flab5_tb" with 7 modules, 1 files, 19272 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 1 Warning
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/study/Labs/Verify/flab5/ --output-directory=E:/study/Labs/Verify/flab5/flab5/ --report-file=bsf:E:/study/Labs/Verify/flab5/flab5.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/flab5/flab5.qsys
Progress: Loading flab5/flab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: flab5.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: flab5.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: flab5.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/study/Labs/Verify/flab5/ --output-directory=E:/study/Labs/Verify/flab5/flab5/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/study/Labs/Verify/flab5/flab5.sopcinfo --report-file=html:E:/study/Labs/Verify/flab5/flab5.html --report-file=qip:E:/study/Labs/Verify/flab5/flab5/synthesis/flab5.qip --report-file=cmp:E:/study/Labs/Verify/flab5/flab5.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/study/Labs/Verify/flab5/flab5.qsys
Progress: Loading flab5/flab5.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 12.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: flab5.onchip_memory2_0: User is required to provide memory initialization files for memory .
Info: flab5.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Warning: flab5.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info: flab5: Generating flab5 "flab5" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 7 modules, 17 connections
Info: merlin_domain_transform: After transform: 12 modules, 41 connections
Info: merlin_router_transform: After transform: 15 modules, 50 connections
Info: reset_adaptation_transform: After transform: 16 modules, 52 connections
Info: merlin_network_to_switch_transform: After transform: 21 modules, 62 connections
Info: merlin_interrupt_mapper_transform: After transform: 22 modules, 65 connections
Info: Starting classic module elaboration.
      1 [main] sh 8136 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0118_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0118_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0118_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 13032 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0118_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0118_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2020.03.08 21:17:38 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "flab5" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'flab5_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1sp1/quartus/sopc_builder/bin/europa -I C:/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1sp1/quartus/sopc_builder/bin -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=flab5_nios2_qsys_0 --dir=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0119_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.1sp1/quartus --verilog --config=C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0119_nios2_qsys_0_gen//flab5_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2020.03.08 21:17:39 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.03.08 21:17:39 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.03.08 21:17:39 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1sp1/quartus
Info: nios2_qsys_0: # 2020.03.08 21:17:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.03.08 21:17:40 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.03.08 21:17:40 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.03.08 21:17:40 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.03.08 21:17:40 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.03.08 21:17:40 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.03.08 21:17:40 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.03.08 21:17:41 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'flab5_nios2_qsys_0'
Info: nios2_qsys_0: "flab5" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
      1 [main] sh 15652 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0120_sopclgen  --no_splash --refresh C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0120_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0120_sopclgen/yysystem.ptf
Info: Running sopc_builder...
      1 [main] sh 16492 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to
the public mailing list cygwin@cygwin.com
Qt: Untested Windows version 6.2 detected!
"c:/altera/12.1sp1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0120_sopclgen  --generate C:/Users/MARO4_~1/AppData/Local/Temp/alt8329_58615324403182513.dir/0120_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1sp1/quartus" --sopc_perl="c:/altera/12.1sp1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2020.03.08 21:17:46 (*) Success: sopc_builder finished.
Info: pio_0: "flab5" instantiated altera_avalon_pio "pio_0"
Info: nios2_qsys_0_data_master_translator: "flab5" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: onchip_memory2_0_s1_translator: "flab5" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "flab5" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "flab5" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "flab5" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "flab5" instantiated altera_merlin_router "addr_router"
Info: id_router: "flab5" instantiated altera_merlin_router "id_router"
Info: rst_controller: "flab5" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "flab5" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "flab5" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "flab5" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: irq_mapper: "flab5" instantiated altera_irq_mapper "irq_mapper"
Info: flab5: Done flab5" with 16 modules, 28 files, 507485 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
