#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr  2 17:32:18 2021
# Process ID: 5724
# Current directory: /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes
# Command line: vivado
# Log file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/vivado.log
# Journal file: /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/vivado.jou
#-----------------------------------------------------------
start_gui
create_project shftreg /home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/shftreg -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part digilentinc.com:arty-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse {/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/ffd.vhd /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg.vhd}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/shftreg/shftreg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_reg' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/shftreg/shftreg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj shift_reg_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/ffd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ffd
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/shift_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_reg
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/shftreg/shftreg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto a6aaee03d5c64d25b3914a45f07d7451 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot shift_reg_behav xil_defaultlib.shift_reg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2666] formal port ena has no actual or default value [/home/pablo/Documentos/Especialización/5_CLP/Codigos/shift_reg/fuentes/ffd.vhd:8]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit shift_reg in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/shftreg/shftreg.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/pablo/Documentos/Especializacin/5_CLP/Codigos/shift_reg/simulacion/shftreg/shftreg.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 17:38:21 2021...
