Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o U:/Documents/EE209Labs/lfsr/lfsr_tb_isim_beh.exe -prj U:/Documents/EE209Labs/lfsr/lfsr_tb_beh.prj work.lfsr_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/mux3.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/dff1.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/slreg9.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/reg8.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/mux8.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/lfsr_fsm.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/lfsr.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/lfsr/lfsr_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "U:/Documents/EE209Labs/lfsr/lfsr.v" Line 46: Size mismatch in connection of port <I>. Formal port size is 8-bit while actual signal size is 9-bit.
Completed static elaboration
Compiling module dff1
Compiling module reg8
Compiling module mux8
Compiling module mux3
Compiling module slreg9
Compiling module lfsr_fsm
Compiling module lfsr
Compiling module lfsr_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable U:/Documents/EE209Labs/lfsr/lfsr_tb_isim_beh.exe
Fuse Memory Usage: 28928 KB
Fuse CPU Usage: 1827 ms
