

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Fri May 26 18:16:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_samples, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %i_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i14 %i_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i14 %i" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 10 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.20ns)   --->   "%icmp_ln15 = icmp_eq  i14 %i, i14 8192" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 11 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %i, i14 1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 13 'add' 'add_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body5.split, void %for.end14.exitStub" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 14 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:16]   --->   Operation 15 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 16 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %i, i32 12, i32 13" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln17 = icmp_eq  i2 %tmp, i2 0" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %if.else, void %if.then" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 19 'br' 'br_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln21 = add i14 %i, i14 608" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 20 'add' 'add_ln21' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %add_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 21 'zext' 'zext_ln21' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_real_addr_1 = getelementptr i32 %arr_real, i64 0, i64 %zext_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 22 'getelementptr' 'arr_real_addr_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_imag_addr_1 = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 23 'getelementptr' 'arr_imag_addr_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%arr_real_load_1 = load i14 %arr_real_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 24 'load' 'arr_real_load_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%arr_imag_load_1 = load i14 %arr_imag_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 25 'load' 'arr_imag_load_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 26 [1/1] (1.67ns)   --->   "%add_ln18 = add i13 %trunc_ln15, i13 320" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 26 'add' 'add_ln18' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i13 %add_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 27 'zext' 'zext_ln18' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_real_addr = getelementptr i32 %arr_real, i64 0, i64 %zext_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 28 'getelementptr' 'arr_real_addr' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_imag_addr = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 29 'getelementptr' 'arr_imag_addr' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 30 'load' 'arr_real_load' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 31 'load' 'arr_imag_load' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln15 = store i14 %add_ln15, i14 %i_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 32 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body5" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 33 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%arr_real_load_1 = load i14 %arr_real_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 34 'load' 'arr_real_load_1' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%arr_imag_load_1 = load i14 %arr_imag_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 35 'load' 'arr_imag_load_1' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %arr_real_load_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 36 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %arr_imag_load_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 37 'bitcast' 'bitcast_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln21_1, i32 %bitcast_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 38 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_samples, i64 %p_s" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 39 'write' 'write_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 41 'load' 'arr_real_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 42 'load' 'arr_imag_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %arr_real_load" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 43 'bitcast' 'bitcast_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %arr_imag_load" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 44 'bitcast' 'bitcast_ln18_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln18_1, i32 %bitcast_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 45 'bitconcatenate' 'p_0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_samples, i64 %p_0" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 46 'write' 'write_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc12" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:19]   --->   Operation 47 'br' 'br_ln19' <Predicate = (icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln21', vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21) [22]  (1.81 ns)
	'getelementptr' operation ('arr_real_addr_1', vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21) [24]  (0 ns)
	'load' operation ('arr_real_load_1', vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21) on array 'arr_real' [26]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('arr_real_load_1', vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21) on array 'arr_real' [26]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
