Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  7 23:06:09 2025
| Host         : Super-EvilLoong running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   464 |
|    Minimum number of control sets                        |   464 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   899 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   464 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |   167 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |   196 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             643 |          253 |
| No           | No                    | Yes                    |             180 |           67 |
| No           | Yes                   | No                     |             523 |          200 |
| Yes          | No                    | No                     |            6838 |         2831 |
| Yes          | No                    | Yes                    |             313 |          112 |
| Yes          | Yes                   | No                     |            1756 |          726 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_4                                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                       |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/tx_reg_i_1_n_0                                                                                                                                                                                                           | u_uart_wrap/u_uart/bit_cnt[3]_i_1_n_0                                                                                                                                                                               |                1 |              1 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_3                                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/reset                                                                                                                      |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                2 |              2 |         1.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | fpga_pll.u_rst_sys/delay[1]_i_1_n_0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]_1[0]                                                                                                                                       | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                               | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/axi_bridge/FSM_onehot_write_requst_state[3]_i_1_n_0                                                                                                                                                                                   | u_cpu/reset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_uart_debug/SR[0]                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/crc_bit_index                                                                                                                                                                                                                  | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/icache/main_state[4]_i_1_n_0                                                                                                                                                                                                          | u_cpu/reset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_1[0]                                                                                                                                       | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/id_stage/ras_ptr_reg[3]_0[0]                                                                                                                                                                                                          | u_cpu/reset                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ws_valid_reg_4                                                                                                                                                                                                               | u_cpu/reset                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | fpga_pll.u_rst_sys/Q[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_b_queue_push                                                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                         | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_r_rcur[3]_i_2_n_0                                                                                                                                                                                             | u_uart_wrap/u_uart_bridge/ram_r_rcur_reset                                                                                                                                                                          |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_b_data[3]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg_2[0]                                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/bit_cnt[3]_i_2_n_0                                                                                                                                                                                                       | u_uart_wrap/u_uart/bit_cnt[3]_i_1_n_0                                                                                                                                                                               |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/rx_clk_cnt0                                                                                                                                                                                                              | u_uart_wrap/u_uart/rx_data                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/state[3]_i_1_n_0                                                                                                                                                                                                         | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_valid_i_reg_3[0]                                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_3[0]                                                                                                                             | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_2[0]                                                                                                                             | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                |                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                |                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                               | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                              | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                3 |              4 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_r_rcur[3]_i_2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awburst[1][0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                        |                2 |              5 |         2.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/main_state                                                                                                                                                                                                                     | u_cpu/reset                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[36]_0                                                                                                                                                                            |                1 |              5 |         5.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              6 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              6 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/Q[0]                                                                                                                                                                                                                              | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              6 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              6 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_2[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                       |                3 |              6 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[70]_7                                                                                                                                                                                                     |                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_12                                                                                                                                                                                                                 | u_cpu/reset                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                    | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              7 |         7.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[38]_0                                                                                                                                                                            |                1 |              7 |         7.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                    | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              7 |         3.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_16[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_12[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_14[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_12[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_11[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_13[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1][0]                                                                                                                                                                                               |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_1[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_12[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_13[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_15[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_2[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_4[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_5[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_3[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_10[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_11[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_6[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_14[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_7[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/FSM_onehot_state_reg[15][0]                                                                                                                                                                                   | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                     | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_14[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_14[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_9[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_12[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_15[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_11[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_13[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_12[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/delay_reg[1]_8[0]                                                                                                                                                                                             |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_15[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[0]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_11[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_11[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[2][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/u_div/tmp_r                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_uart_valid                                                                                                                                                                                                                  | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_r_a_data_araddr[7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_a_data_awaddr[7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_15[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_17[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/delay_reg[1][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[7][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[7]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                               | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[7]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/rx_data[7]_i_1_n_0                                                                                                                                                                                                       | u_uart_wrap/u_uart/rx_data                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[7]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[7]_3[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/E[0]                                                                                                                                                                                                                     | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_11[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_12[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_10[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_18[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_9[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_15[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_14[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_13[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[1]_13[0]                                                                                                                                                                                  |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_1[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[4]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_2[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5][0]                                                                                                                                                                                     |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/wr_req_reg_0                                                                                                                                                                                                                   | u_cpu/dcache/reset_reg                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                                                             | u_cpu/id_stage/es_valid_reg                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                                                             | u_cpu/id_stage/es_valid_reg_0                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |         8.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_4[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_5[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[5]_8[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[6]_7[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |              8 |         1.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/rec_bytes_index_reg[3]_6[0]                                                                                                                                                                                   |                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[40]_0                                                                                                                                                                            |                3 |              9 |         3.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_5[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_4[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_1[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_r_a_data_arlen                                                                                                                                                                                                |                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_a_data_awlen                                                                                                                                                                                                |                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                4 |             10 |         2.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[42]_0                                                                                                                                                                            |                4 |             11 |         2.75 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[107]_2[0]                                                                                                                                                                                                 | u_cpu/reset                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[44]_0                                                                                                                                                                            |                8 |             13 |         1.62 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/crc_byte_index                                                                                                                                                                                                                 | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                |                                                                                                                                                                                                                     |                9 |             13 |         1.44 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/icache/request_buffer_icacop                                                                                                                                                                                                          | u_cpu/reset                                                                                                                                                                                                         |               12 |             15 |         1.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[46]_0                                                                                                                                                                            |               10 |             15 |         1.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/way_d_reg_reg_r1_128_255_0_0_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_uart_wrap/u_uart/rx_clk_cnt[15]_i_1_n_0                                                                                                                                                                           |                5 |             16 |         3.20 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart/cycle_cnt[15]_i_2_n_0                                                                                                                                                                                                    | u_uart_wrap/u_uart/cycle_cnt[15]_i_1_n_0                                                                                                                                                                            |                5 |             16 |         3.20 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/remain_packet_count                                                                                                                                                                                                            | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/__11/way_d_reg_reg_r1_0_127_0_0_i_2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/buf_addr_reg[7]_0                                                                                                                                                                                                                 | u_uart_debug/download_rst_reg_1                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/crc_result                                                                                                                                                                                                                     | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/fw_file_size                                                                                                                                                                                                                   | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[48]_0                                                                                                                                                                            |                7 |             17 |         2.43 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_a_queue_push                                                                                                                                                                                                |                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_r_a_queue_push                                                                                                                                                                                                |                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_3[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |               10 |             19 |         1.90 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[50]_0                                                                                                                                                                            |                4 |             19 |         4.75 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[107]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[107]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_uart_debug/key_flag_reg[0]                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_uart_debug/step0_flag_reg[0]                                                                                                                                                                                      |                6 |             20 |         3.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_uart_debug/step1_flag_reg[0]                                                                                                                                                                                      |                6 |             20 |         3.33 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               11 |             21 |         1.91 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                    | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               11 |             21 |         1.91 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/busy01_out                                                                                                                                                                                                                        | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                            |               11 |             21 |         1.91 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[52]_0                                                                                                                                                                            |               11 |             21 |         1.91 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/miss_buffer_replace_way                                                                                                                                                                                                        | u_cpu/reset                                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/icache/request_buffer_uncache_en                                                                                                                                                                                                      | u_cpu/reset                                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[54]_0                                                                                                                                                                            |               11 |             23 |         2.09 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[56]_0                                                                                                                                                                            |               19 |             25 |         1.32 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[104]_6[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[111]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |               11 |             27 |         2.45 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               10 |             27 |         2.70 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[58]_0                                                                                                                                                                            |               19 |             27 |         1.42 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[250]_0[0]                                                                                                                                                                                                 | u_cpu/reset                                                                                                                                                                                                         |                7 |             28 |         4.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[60]_0                                                                                                                                                                            |               19 |             29 |         1.53 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[11][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[8][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[1][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[2][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[3][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[6][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                8 |             30 |         3.75 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[0][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[5][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[9][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[2][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/id_stage/reset_reg_28[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/id_stage/reset_reg_27[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[14][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[7][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/FSM_onehot_state_reg[3]_0[0]                                                                                                                                                                                  | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |                9 |             30 |         3.33 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[22][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[25][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[27][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[29][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[11][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[14][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[18][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[1][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[23][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[30][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[3][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[13][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[5][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[6][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[7][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[9][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[10][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |               11 |             30 |         2.73 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[8][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                8 |             30 |         3.75 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[17][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                8 |             30 |         3.75 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[4][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[0][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                9 |             30 |         3.33 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[21][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[24][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc                                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[19][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[26][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[15][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                5 |             30 |         6.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[16][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/btb_pc[20][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[12][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[13][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                6 |             30 |         5.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[10][29]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc[4][29]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                7 |             30 |         4.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/btb/ras_pc                                                                                                                                                                                                                            |                                                                                                                                                                                                                     |                8 |             30 |         3.75 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_div/UnsignS[31]_i_1_n_0                                                                                                                                                                                                             | u_cpu/reset                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          | u_cpu/exe_stage/ds_to_es_bus_r_reg[62]_0                                                                                                                                                                            |               19 |             31 |         1.63 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_14                                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[104]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr2                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr1                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_io_simu                                                                                                                                                                                                                     | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr5                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/wr_req_reg_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr3                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_num                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr6                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr4                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr7                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[106]_0[0]                                                                                                                                                                                                 | u_cpu/reset                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_div/UnsignR                                                                                                                                                                                                                         | u_cpu/reset                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_div/p_1_in                                                                                                                                                                                                                          | u_cpu/u_div/tmp_r                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_a_data_awaddr_reg[2]_0[0]                                                                                                                                                                                   | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_a_data_awaddr_reg[3]_1[0]                                                                                                                                                                                   | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |               14 |             32 |         2.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/reset_reg_6[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/axi_bridge/wdata[31]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/buf_addr_reg[7]_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[104]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[104]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[104]_5[0]                                                                                                                                                                                                 | u_cpu/reset                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[104]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/if_stage/br_target_inst_req_buffer[31]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/if_stage/flush_inst_req_buffer                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_cr0                                                                                                                                                                                                                         | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[70]_6[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_csr/csr_tval[31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/conf_rdata_reg0                                                                                                                                                                                                                   | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               15 |             33 |         2.20 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_led_rg0                                                                                                                                                                                                                     | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               16 |             34 |         2.12 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/if_stage/fs_pc0                                                                                                                                                                                                                       | u_cpu/reset                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_confreg/write_led_rg1                                                                                                                                                                                                                     | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               14 |             34 |         2.43 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_wrap/u_uart_bridge/ram_w_go                                                                                                                                                                                                          |                                                                                                                                                                                                                     |               15 |             34 |         2.27 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_4[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               23 |             36 |         1.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_10[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               18 |             36 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               18 |             36 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             36 |         3.27 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_11[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/if_stage/btb_lock_buffer                                                                                                                                                                                                              |                                                                                                                                                                                                                     |               20 |             36 |         1.80 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_12[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               17 |             36 |         2.12 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_13[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_14[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               21 |             36 |         1.71 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_15[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               14 |             36 |         2.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_16[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               23 |             36 |         1.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_17[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_18[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               20 |             36 |         1.80 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_19[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               15 |             36 |         2.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_26[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               12 |             36 |         3.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/axi_bridge/araddr[31]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                     |               18 |             36 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_29[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_8[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               22 |             36 |         1.64 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_3[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               20 |             36 |         1.80 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_21[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               19 |             36 |         1.89 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_24[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               18 |             36 |         2.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_30[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               14 |             36 |         2.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_5[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_27[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_28[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               17 |             36 |         2.12 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_23[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_31[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               16 |             36 |         2.25 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_2[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               15 |             36 |         2.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_6[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               15 |             36 |         2.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_25[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               15 |             36 |         2.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_7[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               14 |             36 |         2.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_20[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               19 |             36 |         1.89 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_9[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                     |               15 |             36 |         2.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[177]_22[0]                                                                                                                                                                                                |                                                                                                                                                                                                                     |               15 |             36 |         2.40 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               20 |             37 |         1.85 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                           |                                                                                                                                                                                                                     |               16 |             37 |         2.31 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                       | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               12 |             37 |         3.08 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |               17 |             37 |         2.18 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                9 |             37 |         4.11 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                       | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               13 |             37 |         2.85 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                           |                                                                                                                                                                                                                     |                9 |             37 |         4.11 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                           |                                                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/id_stage/ras_ptr_reg[3]                                                                                                                                                                                                               |                                                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |               14 |             44 |         3.14 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |               13 |             44 |         3.38 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |               13 |             44 |         3.38 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |               15 |             44 |         2.93 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/FSM_onehot_state_reg[3]_1                                                                                                                                                                                     | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |               19 |             48 |         2.53 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/exe_stage/main_state_reg[0]_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               28 |             50 |         1.79 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/dcache/write_buffer_state0                                                                                                                                                                                                            | u_cpu/reset                                                                                                                                                                                                         |               21 |             56 |         2.67 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk | u_uart_debug/u_uart_debug_axi/uart_debug_wdata_r                                                                                                                                                                                            | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |               29 |             62 |         2.14 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/exe_stage/main_state_reg[0][0]                                                                                                                                                                                                        | u_cpu/reset                                                                                                                                                                                                         |               32 |             63 |         1.97 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/if_stage/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                     |               42 |             80 |         1.90 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | fpga_pll.u_rst_cpu/SS[0]                                                                                                                                                                                            |               36 |             87 |         2.42 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/ms_to_ws_bus_r_reg[70]_1                                                                                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | fpga_pll.u_rst_sys/delay_reg[1]_0                                                                                                                                                                                   |               40 |             96 |         2.40 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/axi_bridge/write_buffer_num[2]_i_1_n_0                                                                                                                                                                                                | u_cpu/reset                                                                                                                                                                                                         |               59 |             99 |         1.68 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/if_stage/fs_valid_reg_1[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                     |               54 |            106 |         1.96 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             | u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               41 |            108 |         2.63 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             | u_cpu/reset                                                                                                                                                                                                         |               61 |            157 |         2.57 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/exe_stage/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               96 |            210 |         2.19 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/exe_stage/ds_to_es_bus_r0                                                                                                                                                                                                             |                                                                                                                                                                                                                     |              124 |            216 |         1.74 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/wb_stage/we                                                                                                                                                                                                                           |                                                                                                                                                                                                                     |               32 |            236 |         7.38 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/mem_stage/ms_to_ws_valid                                                                                                                                                                                                              |                                                                                                                                                                                                                     |               96 |            240 |         2.50 |
|  fpga_pll.u_clk_pll/inst/cpu_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |              148 |            295 |         1.99 |
|  fpga_pll.u_clk_pll/inst/sys_clk |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |              105 |            348 |         3.31 |
|  fpga_pll.u_clk_pll/inst/cpu_clk | u_cpu/u_mul/p_0_in                                                                                                                                                                                                                          |                                                                                                                                                                                                                     |              368 |            940 |         2.55 |
+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


