Fitter report for VGA3
Mon May 07 19:10:26 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. All Package Pins
  9. I/O Standard
 10. Dedicated Inputs I/O
 11. Output Pin Default Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Control Signals
 14. Global & Other Fast Signals
 15. Non-Global High Fan-Out Signals
 16. Interconnect Usage Summary
 17. LAB Macrocells
 18. Logic Cell Interconnection
 19. Fitter Device Options
 20. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Mon May 07 19:10:26 2007   ;
; Quartus II Version    ; 6.1 Build 201 11/27/2006 SJ Web Edition ;
; Revision Name         ; VGA3                                    ;
; Top-level Entity Name ; VGA3                                    ;
; Family                ; MAX3000A                                ;
; Device                ; EPM3032ALC44-10                         ;
; Timing Models         ; Final                                   ;
; Total macrocells      ; 27 / 32 ( 84 % )                        ;
; Total pins            ; 25 / 34 ( 74 % )                        ;
+-----------------------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Fitter Settings                                                              ;
+--------------------------------------------+-----------------+---------------+
; Option                                     ; Setting         ; Default Value ;
+--------------------------------------------+-----------------+---------------+
; Device                                     ; EPM3032ALC44-10 ;               ;
; Optimize IOC Register Placement for Timing ; On              ; On            ;
; Limit to One Fitting Attempt               ; Off             ; Off           ;
; Fitter Initial Placement Seed              ; 1               ; 1             ;
; Slow Slew Rate                             ; Off             ; Off           ;
; Fitter Effort                              ; Auto Fit        ; Auto Fit      ;
; Use smart compilation                      ; Off             ; Off           ;
+--------------------------------------------+-----------------+---------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/altera/my projects/VGA/VGA3/VGA3.pin.


+-------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                   ;
+-----------------------------------+-------------------------------------------------------------+
; Resource                          ; Usage                                                       ;
+-----------------------------------+-------------------------------------------------------------+
; Logic cells                       ; 27 / 32 ( 84 % )                                            ;
; Registers                         ; 9 / 32 ( 28 % )                                             ;
; Number of pterms used             ; 53                                                          ;
; User inserted logic elements      ; 0                                                           ;
; I/O pins                          ; 25 / 34 ( 74 % )                                            ;
;     -- Clock pins                 ; 2 / 2 ( 100 % )                                             ;
;     -- Dedicated input pins       ; 1 / 2 ( 50 % )                                              ;
; Global signals                    ; 2                                                           ;
; Shareable expanders               ; 0 / 32 ( 0 % )                                              ;
; Parallel expanders                ; 0 / 30 ( 0 % )                                              ;
; Cells using turbo bit             ; 27 / 32 ( 84 % )                                            ;
; Maximum fan-out node              ; VEN_H                                                       ;
; Maximum fan-out                   ; 18                                                          ;
; Highest non-global fan-out signal ; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] ;
; Highest non-global fan-out        ; 9                                                           ;
; Total fan-out                     ; 117                                                         ;
; Average fan-out                   ; 2.25                                                        ;
+-----------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                    ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; ALE      ; 2     ; --       ; --  ; 9                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[0] ; 11    ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[1] ; 9     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[2] ; 8     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[3] ; 6     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[4] ; 5     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[5] ; 4     ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[6] ; 12    ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[7] ; 14    ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; UCADD[8] ; 16    ; --       ; 1   ; 1                     ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
; VEN_H    ; 43    ; --       ; --  ; 18                    ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
; VEN_V    ; 1     ; --       ; --  ; 9                     ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                   ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name   ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; ADD[0] ; 41    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[1] ; 40    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[2] ; 39    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[3] ; 37    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[4] ; 34    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[5] ; 33    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[6] ; 31    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[7] ; 29    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
; ADD[8] ; 28    ; --       ; 2   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; VEN_V          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 2        ; 1          ; --       ; ALE            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; UCADD[5]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 5        ; 4          ; --       ; UCADD[4]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 6        ; 5          ; --       ; UCADD[3]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; UCADD[2]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 9        ; 8          ; --       ; UCADD[1]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; UCADD[0]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 12       ; 11         ; --       ; UCADD[6]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; UCADD[7]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; UCADD[8]       ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 17       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; ADD[8]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 29       ; 28         ; --       ; ADD[7]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; ADD[6]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; ADD[5]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 33         ; --       ; ADD[4]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; ADD[3]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; ADD[2]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 40       ; 39         ; --       ; ADD[1]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 41       ; 40         ; --       ; ADD[0]         ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VEN_H          ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 3                    ; 0                 ; 0                 ; 3     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; ALE   ; 2     ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
; VEN_H ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
; VEN_V ; 1     ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                        ;
+-------------------------------------------+------------+------+--------------------------------------------------------------+
; Compilation Hierarchy Node                ; Macrocells ; Pins ; Full Hierarchy Name                                          ;
+-------------------------------------------+------------+------+--------------------------------------------------------------+
; |VGA3                                     ; 27         ; 25   ; |VGA3                                                        ;
;    |lpm_counter0:inst|                    ; 9          ; 0    ; |VGA3|lpm_counter0:inst                                      ;
;       |lpm_counter:lpm_counter_component| ; 9          ; 0    ; |VGA3|lpm_counter0:inst|lpm_counter:lpm_counter_component    ;
;    |lpm_latch1:inst5|                     ; 9          ; 0    ; |VGA3|lpm_latch1:inst5                                       ;
;       |lpm_latch:lpm_latch_component|     ; 9          ; 0    ; |VGA3|lpm_latch1:inst5|lpm_latch:lpm_latch_component         ;
;    |lpm_mux0:inst2|                       ; 9          ; 0    ; |VGA3|lpm_mux0:inst2                                         ;
;       |lpm_mux:lpm_mux_component|         ; 9          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component               ;
;          |muxlut:$00009|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00009 ;
;          |muxlut:$00011|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00011 ;
;          |muxlut:$00013|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00013 ;
;          |muxlut:$00015|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00015 ;
;          |muxlut:$00017|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00017 ;
;          |muxlut:$00019|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00019 ;
;          |muxlut:$00021|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00021 ;
;          |muxlut:$00023|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00023 ;
;          |muxlut:$00025|                  ; 1          ; 0    ; |VGA3|lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00025 ;
+-------------------------------------------+------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Control Signals                                                                              ;
+-------+----------+---------+--------------+--------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+--------------+--------+----------------------+------------------+
; VEN_H ; PIN_43   ; 18      ; Clock        ; yes    ; On                   ; --               ;
; VEN_V ; PIN_1    ; 9       ; Async. clear ; yes    ; On                   ; --               ;
+-------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; VEN_H ; PIN_43   ; 18      ; On                   ; --               ;
; VEN_V ; PIN_1    ; 9       ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                 ;
+-----------------------------------------------------------------------+---------+
; Name                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------+---------+
; ALE                                                                   ; 9       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]           ; 9       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1]           ; 8       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2]           ; 7       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3]           ; 6       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4]           ; 5       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5]           ; 4       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6]           ; 3       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7]           ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[0]~106         ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[1]~102         ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[2]~98          ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[3]~94          ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[4]~90          ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[5]~86          ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[6]~82          ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[7]~78          ; 2       ;
; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[8]~74          ; 2       ;
; UCADD[0]                                                              ; 1       ;
; UCADD[1]                                                              ; 1       ;
; UCADD[2]                                                              ; 1       ;
; UCADD[3]                                                              ; 1       ;
; UCADD[4]                                                              ; 1       ;
; UCADD[5]                                                              ; 1       ;
; UCADD[6]                                                              ; 1       ;
; UCADD[7]                                                              ; 1       ;
; UCADD[8]                                                              ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~11 ; 1       ;
; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]           ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~11 ; 1       ;
; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~11 ; 1       ;
+-----------------------------------------------------------------------+---------+


+-----------------------------------------------+
; Interconnect Usage Summary                    ;
+----------------------------+------------------+
; Interconnect Resource Type ; Usage            ;
+----------------------------+------------------+
; Output enables             ; 0 / 6 ( 0 % )    ;
; PIA buffers                ; 39 / 72 ( 54 % ) ;
+----------------------------+------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 13.50) ; Number of LABs  (Total = 2) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 0                           ;
; 11                                      ; 1                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 1                           ;
+-----------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC4        ; VEN_H, VEN_V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8] ;
;  A  ; LC6        ; UCADD[8], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[8]~74                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[8]~74, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC8        ; UCADD[7], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[7]~78                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[7]~78, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC2        ; UCADD[6], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[6]~82                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[6]~82, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC5        ; UCADD[5], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[5]~86                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[5]~86, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC7        ; UCADD[4], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[4]~90                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[4]~90, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC3        ; UCADD[3], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[3]~94                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[3]~94, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC13       ; UCADD[2], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[2]~98                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[2]~98, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC16       ; UCADD[1], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[1]~102                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[1]~102, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC1        ; UCADD[0], ALE, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[0]~106                                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[0]~106, lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  A  ; LC9        ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00011|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                              ;
;  B  ; LC17       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[0]~106                                                                                                                                                                                                                                                                                                                                                                                    ; ADD[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC18       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[1]~102                                                                                                                                                                                                                                                                                                                                                                                    ; ADD[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC22       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                               ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                                                                                           ;
;  B  ; LC19       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[2]~98                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC25       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                  ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                                                                                                                                                        ;
;  B  ; LC21       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[3]~94                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC29       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                     ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                                                                                                                                                                                                                     ;
;  B  ; LC23       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[4]~90                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC20       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                        ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00019|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC24       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[5]~86                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC30       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                           ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00021|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC26       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[6]~82                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC32       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0]                                                              ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~11, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8]                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  B  ; LC27       ; VEN_H, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[7]~78                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC31       ; VEN_H, VEN_V, lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[7], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[6], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[5], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[4], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[3], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1], lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] ; lpm_mux0:inst2|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC28       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[8], VEN_H, lpm_latch1:inst5|lpm_latch:lpm_latch_component|latches[8]~74                                                                                                                                                                                                                                                                                                                                                                                     ; ADD[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+----------------------------------------------+-----------------------------------------+
; Option                                       ; Setting                                 ;
+----------------------------------------------+-----------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                     ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                     ;
; Enable device-wide output enable (DEV_OE)    ; Off                                     ;
; Enable INIT_DONE output                      ; Off                                     ;
; Configuration scheme                         ; Passive Serial                          ;
; Reserve all unused pins                      ; As output driving an unspecified signal ;
; Security bit                                 ; Off                                     ;
; Base pin-out file on sameframe device        ; Off                                     ;
+----------------------------------------------+-----------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Mon May 07 19:10:25 2007
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA3 -c VGA3
Info: Selected device EPM3032ALC44-10 for design "VGA3"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Allocated 126 megabytes of memory during processing
    Info: Processing ended: Mon May 07 19:10:26 2007
    Info: Elapsed time: 00:00:01


