Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/33-openroad-detailedplacement/user_project.odb'…
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): wb_clk_i
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "wb_clk_i" found for clock "clk".
[INFO CTS-0010]  Clock net "wb_clk_i" has 756 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 1 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net wb_clk_i.
[INFO CTS-0028]  Total number of sinks: 756.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 25 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 68.
[INFO CTS-0024]  Normalized sink region: [(1.58213, 1.4348), (38.5952, 18.3409)].
[INFO CTS-0025]     Width:  37.0131.
[INFO CTS-0026]     Height: 16.9061.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 34
    Sub-region size: 18.5065 X 16.9061
[INFO CTS-0034]     Segment length (rounded): 10.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 18.5065 X 8.4530
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 9.2533 X 8.4530
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 68.
[INFO CTS-0018]     Created 77 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 77 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:2, 4:3, 5:3, 6:1, 7:9, 8:7, 9:4, 10:7, 11:9, 12:7, 13:8, 14:2, 15:2, 16:4, 17:3, 19:3, 20:1, 23:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "wb_clk_i"
[INFO CTS-0099]  Sinks 823
[INFO CTS-0100]  Leaf buffers 68
[INFO CTS-0101]  Average sink wire length 666.99 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Leaf load cells 67
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Buffer                                    2       7.51
  Clock buffer                             83    1134.84
  Timing Repair Buffer                    419    3299.41
  Inverter                                557    2090.76
  Clock inverter                           61     807.02
  Sequential cell                         755   17755.78
  Multi-Input combinational cell         2531   22447.78
  Total                                 10165  222227.10
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        716.0 u
average displacement        0.1 u
max displacement            7.4 u
original HPWL          170125.3 u
legalized HPWL         172477.5 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 1422 instances
[INFO DPL-0021] HPWL before          172477.5 u
[INFO DPL-0022] HPWL after           170226.4 u
[INFO DPL-0023] HPWL delta               -1.3 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Buffer                                    2       7.51
  Clock buffer                             83    1134.84
  Timing Repair Buffer                    419    3299.41
  Inverter                                557    2090.76
  Clock inverter                           61     807.02
  Sequential cell                         755   17755.78
  Multi-Input combinational cell         2531   22447.78
  Total                                 10165  222227.10
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/34-openroad-cts/user_project.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 77.
[INFO CTS-0005] Total number of Clock Subnets: 77.
[INFO CTS-0006] Total number of Sinks: 756.
%OL_END_REPORT
