Timing Analyzer report for SixDigit_Electronic_Lock_Controller
Mon Jun 17 16:00:48 2024
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'true_clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                 ; To                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.700 ns                         ; a1                                                                   ; error_counter:error_cnt|error_count[1]                                ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.000 ns                        ; led_flasher:led_fls|led                                              ; led                                                                   ; true_clk   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 5.200 ns                         ; inB[2]                                                               ; passwd_register:set_password2|register:r4|q[2]                        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 38.17 MHz ( period = 26.200 ns ) ; passwd_register:set_password1|register:r3|q[0]                       ; error_counter:error_cnt|error_count[1]                                ; clk        ; clk      ; 0            ;
; Clock Setup: 'true_clk'      ; N/A   ; None          ; 243.90 MHz ( period = 4.100 ns ) ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                      ;                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1K30TC144-1      ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; true_clk        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; a0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; a1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ps1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ps0             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                           ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; passwd_register:set_password1|register:r3|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; passwd_register:set_password1|register:r3|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; passwd_register:set_password4|register:r5|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; passwd_register:set_password4|register:r5|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.200 ns )                    ; passwd_register:set_password4|register:r6|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.200 ns )                    ; passwd_register:set_password4|register:r6|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 40.00 MHz ( period = 25.000 ns )                    ; passwd_register:set_password3|register:r4|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 40.00 MHz ( period = 25.000 ns )                    ; passwd_register:set_password3|register:r4|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; passwd_register:set_password1|register:r2|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 8.100 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; passwd_register:set_password1|register:r5|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; passwd_register:set_password1|register:r2|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 8.100 ns                ;
; N/A                                     ; 40.32 MHz ( period = 24.800 ns )                    ; passwd_register:set_password1|register:r5|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 40.65 MHz ( period = 24.600 ns )                    ; passwd_register:set_password3|register:r4|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 40.65 MHz ( period = 24.600 ns )                    ; passwd_register:set_password3|register:r4|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; passwd_register:set_password4|register:r3|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 40.98 MHz ( period = 24.400 ns )                    ; passwd_register:set_password4|register:r3|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; passwd_register:cin_password|register:r3|q[0]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; passwd_register:set_password4|register:r4|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; passwd_register:cin_password|register:r3|q[0]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; passwd_register:set_password4|register:r4|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:cin_password|register:r1|q[0]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password1|register:r4|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password4|register:r5|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password4|register:r4|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password3|register:r3|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:cin_password|register:r1|q[0]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password1|register:r4|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password4|register:r5|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password4|register:r4|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 41.67 MHz ( period = 24.000 ns )                    ; passwd_register:set_password3|register:r3|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:cin_password|register:r3|q[2]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:cin_password|register:r2|q[1]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password1|register:r3|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password1|register:r5|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password4|register:r6|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password2|register:r5|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:cin_password|register:r3|q[2]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:cin_password|register:r2|q[1]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password1|register:r3|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password1|register:r5|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password4|register:r6|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; passwd_register:set_password2|register:r5|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:cin_password|register:r3|q[1]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:cin_password|register:r5|q[1]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:set_password1|register:r5|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:cin_password|register:r5|q[0]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:set_password4|register:r5|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:set_password2|register:r3|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:cin_password|register:r3|q[1]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:cin_password|register:r5|q[1]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:set_password1|register:r5|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:cin_password|register:r5|q[0]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:set_password4|register:r5|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.600 ns )                    ; passwd_register:set_password2|register:r3|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:set_password1|register:r3|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:set_password1|register:r4|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:cin_password|register:r5|q[3]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:cin_password|register:r5|q[2]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:set_password1|register:r3|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:set_password1|register:r4|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:cin_password|register:r5|q[3]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 42.74 MHz ( period = 23.400 ns )                    ; passwd_register:cin_password|register:r5|q[2]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; passwd_register:set_password3|register:r5|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; passwd_register:set_password3|register:r5|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; passwd_register:set_password3|register:r6|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; passwd_register:set_password3|register:r5|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; passwd_register:set_password3|register:r5|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.10 MHz ( period = 23.200 ns )                    ; passwd_register:set_password3|register:r6|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:cin_password|register:r3|q[3]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:set_password1|register:r6|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:set_password4|register:r3|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:set_password4|register:r3|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:cin_password|register:r3|q[3]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:set_password1|register:r6|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:set_password4|register:r3|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.48 MHz ( period = 23.000 ns )                    ; passwd_register:set_password4|register:r3|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:cin_password|register:r2|q[3]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:cin_password|register:r6|q[0]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password4|register:r6|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password3|register:r5|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password3|register:r3|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password3|register:r3|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:cin_password|register:r2|q[3]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:cin_password|register:r6|q[0]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password4|register:r6|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password3|register:r5|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password3|register:r3|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 43.86 MHz ( period = 22.800 ns )                    ; passwd_register:set_password3|register:r3|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:cin_password|register:r4|q[1]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password1|register:r5|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password4|register:r4|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password2|register:r3|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password2|register:r5|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password3|register:r6|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password3|register:r3|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:cin_password|register:r4|q[1]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password1|register:r5|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password4|register:r4|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password2|register:r3|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password2|register:r5|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password3|register:r6|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 44.25 MHz ( period = 22.600 ns )                    ; passwd_register:set_password3|register:r3|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:cin_password|register:r6|q[2]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:cin_password|register:r1|q[1]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:cin_password|register:r4|q[0]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password1|register:r3|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password4|register:r1|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password2|register:r3|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password2|register:r4|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password2|register:r5|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:cin_password|register:r6|q[2]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:cin_password|register:r1|q[1]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:cin_password|register:r4|q[0]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password1|register:r3|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password4|register:r1|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password2|register:r3|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password2|register:r4|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.400 ns )                    ; passwd_register:set_password2|register:r5|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; passwd_register:set_password1|register:r2|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; passwd_register:set_password4|register:r5|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; passwd_register:set_password2|register:r4|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; passwd_register:set_password1|register:r2|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; passwd_register:set_password4|register:r5|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 45.05 MHz ( period = 22.200 ns )                    ; passwd_register:set_password2|register:r4|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password1|register:r6|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password1|register:r4|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:cin_password|register:r1|q[3]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:cin_password|register:r1|q[2]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password2|register:r5|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password3|register:r5|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password1|register:r6|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password1|register:r4|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:cin_password|register:r1|q[3]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:cin_password|register:r1|q[2]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password2|register:r5|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.000 ns )                    ; passwd_register:set_password3|register:r5|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.100 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; passwd_register:cin_password|register:r2|q[2]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; passwd_register:cin_password|register:r4|q[2]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; passwd_register:set_password1|register:r1|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; passwd_register:cin_password|register:r2|q[2]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; passwd_register:cin_password|register:r4|q[2]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; passwd_register:set_password1|register:r1|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.600 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password1|register:r1|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:cin_password|register:r6|q[1]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password4|register:r4|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password2|register:r6|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password3|register:r6|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password2|register:r3|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password1|register:r1|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:cin_password|register:r6|q[1]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password4|register:r4|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password2|register:r6|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password3|register:r6|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.600 ns )                    ; passwd_register:set_password2|register:r3|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; passwd_register:cin_password|register:r4|q[3]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; passwd_register:set_password3|register:r4|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; passwd_register:set_password2|register:r6|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; passwd_register:cin_password|register:r4|q[3]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; passwd_register:set_password3|register:r4|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 46.73 MHz ( period = 21.400 ns )                    ; passwd_register:set_password2|register:r6|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.100 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:cin_password|register:r6|q[3]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:cin_password|register:r2|q[0]  ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:set_password2|register:r4|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:set_password3|register:r1|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:cin_password|register:r6|q[3]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:cin_password|register:r2|q[0]  ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.500 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:set_password2|register:r4|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.200 ns )                    ; passwd_register:set_password3|register:r1|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; passwd_register:set_password1|register:r6|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; passwd_register:set_password4|register:r2|q[2] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; passwd_register:set_password3|register:r2|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; passwd_register:set_password1|register:r6|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; passwd_register:set_password4|register:r2|q[2] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; passwd_register:set_password3|register:r2|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; passwd_register:set_password4|register:r1|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; passwd_register:set_password3|register:r2|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; passwd_register:set_password4|register:r1|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; passwd_register:set_password3|register:r2|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password1|register:r1|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password1|register:r4|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password1|register:r6|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password4|register:r3|q[0] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password2|register:r6|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password1|register:r1|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password1|register:r4|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password1|register:r6|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password4|register:r3|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 48.54 MHz ( period = 20.600 ns )                    ; passwd_register:set_password2|register:r6|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; passwd_register:set_password1|register:r1|q[1] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; passwd_register:set_password1|register:r1|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; passwd_register:set_password4|register:r2|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; passwd_register:set_password3|register:r4|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; passwd_register:set_password2|register:r2|q[3] ; error_counter:error_cnt|error_count[0] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; passwd_register:set_password4|register:r2|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; passwd_register:set_password3|register:r4|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; passwd_register:set_password2|register:r2|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; passwd_register:set_password4|register:r1|q[3] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; passwd_register:set_password4|register:r6|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 4.200 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; passwd_register:set_password2|register:r1|q[0] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.900 ns                ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; passwd_register:set_password3|register:r1|q[1] ; error_counter:error_cnt|error_count[1] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                ;                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'true_clk'                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                  ; To                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 243.90 MHz ( period = 4.100 ns )                    ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 3.400 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 3.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 3.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 3.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[0]                                    ; led_flasher:led_fls|state.FLASH                                       ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[0]                                    ; led_flasher:led_fls|state.DONE                                        ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[1]                                    ; led_flasher:led_fls|state.FLASH                                       ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[2]                                    ; led_flasher:led_fls|state.FLASH                                       ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|state.IDLE                                        ; led_flasher:led_fls|flash_count[3]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|state.IDLE                                        ; led_flasher:led_fls|flash_count[1]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|state.IDLE                                        ; led_flasher:led_fls|flash_count[2]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[1]                                    ; led_flasher:led_fls|state.DONE                                        ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[2]                                    ; led_flasher:led_fls|state.DONE                                        ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[0]                                    ; led_flasher:led_fls|flash_count[3]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[0]                                    ; led_flasher:led_fls|flash_count[2]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[3]                                    ; led_flasher:led_fls|state.FLASH                                       ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|state.FLASH                                       ; led_flasher:led_fls|flash_count[3]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|state.FLASH                                       ; led_flasher:led_fls|flash_count[1]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|state.FLASH                                       ; led_flasher:led_fls|flash_count[2]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[3]                                    ; led_flasher:led_fls|state.DONE                                        ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; timer:tm|tick                                                         ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; true_clk   ; true_clk ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[1]                                    ; led_flasher:led_fls|flash_count[3]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; true_clk   ; true_clk ; None                        ; None                      ; 1.800 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; true_clk   ; true_clk ; None                        ; None                      ; 1.700 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[2]                                    ; led_flasher:led_fls|flash_count[3]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; led_flasher:led_fls|flash_count[1]                                    ; led_flasher:led_fls|flash_count[2]                                    ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; true_clk   ; true_clk ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[15] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[22] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[21] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[20] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[19] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[18] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[14] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[2]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[1]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[8]  ; true_clk   ; true_clk ; None                        ; None                      ; 1.500 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[17] ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[16] ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[7]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[13] ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[6]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[12] ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[5]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[11] ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[4]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[10] ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[3]  ; timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[9]  ; true_clk   ; true_clk ; None                        ; None                      ; 1.400 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                       ;                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+------------------------------------------------+----------+
; N/A                                     ; None                                                ; 7.700 ns   ; a1     ; error_counter:error_cnt|error_count[0]         ; clk      ;
; N/A                                     ; None                                                ; 7.700 ns   ; a1     ; error_counter:error_cnt|error_count[1]         ; clk      ;
; N/A                                     ; None                                                ; 7.500 ns   ; a1     ; res_reg                                        ; clk      ;
; N/A                                     ; None                                                ; 7.500 ns   ; a0     ; error_counter:error_cnt|error_count[0]         ; clk      ;
; N/A                                     ; None                                                ; 7.500 ns   ; a0     ; error_counter:error_cnt|error_count[1]         ; clk      ;
; N/A                                     ; None                                                ; 7.300 ns   ; a0     ; res_reg                                        ; clk      ;
; N/A                                     ; None                                                ; 6.400 ns   ; m      ; error_counter:error_cnt|error_count[0]         ; clk      ;
; N/A                                     ; None                                                ; 6.400 ns   ; m      ; error_counter:error_cnt|error_count[1]         ; clk      ;
; N/A                                     ; None                                                ; 6.200 ns   ; m      ; res_reg                                        ; clk      ;
; N/A                                     ; None                                                ; 5.700 ns   ; inB[3] ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 5.400 ns   ; inA[3] ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 5.300 ns   ; inB[2] ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 5.100 ns   ; inA[1] ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 5.000 ns   ; inA[2] ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns   ; clr    ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns   ; clr    ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns   ; clr    ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns   ; inB[3] ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns   ; inB[3] ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns   ; inA[0] ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns   ; inB[1] ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns   ; inA[3] ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns   ; inA[3] ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns   ; inB[2] ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns   ; inB[2] ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; a1     ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[1] ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[1] ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[3] ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[3] ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[3] ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[3] ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns   ; inA[3] ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; a0     ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inB[0] ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[1] ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[1] ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[1] ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[2] ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[2] ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[2] ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns   ; inA[3] ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; a0     ; out3_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; m      ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; m      ; out3_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; inA[1] ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; inA[1] ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; inA[1] ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; inA[2] ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns   ; inA[2] ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns   ; a1     ; out3_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns   ; a0     ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns   ; m      ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns   ; inA[2] ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns   ; inA[2] ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a1     ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a1     ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a1     ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a1     ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a0     ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a0     ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a0     ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; a0     ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; m      ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.900 ns   ; inA[2] ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; a1     ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; a1     ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; a1     ; out6_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; m      ; out1_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; m      ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; m      ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; m      ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; m      ; out6_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; inA[0] ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns   ; inA[0] ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a1     ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a1     ; out5_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a0     ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a0     ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a0     ; out4_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a0     ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; a0     ; out6_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; m      ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; m      ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; m      ; out4_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; m      ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.700 ns   ; m      ; out5_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; a1     ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; a1     ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; a1     ; out4_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; a0     ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; a0     ; out5_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; inB[1] ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.600 ns   ; inB[1] ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.500 ns   ; clr    ; out1_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.300 ns   ; inB[0] ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.300 ns   ; inB[0] ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.300 ns   ; inB[1] ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.300 ns   ; inB[1] ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.200 ns   ; inB[1] ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; a1     ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; a1     ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; a1     ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; a1     ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; a0     ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; a0     ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; m      ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; m      ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; m      ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; m      ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; m      ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.100 ns   ; m      ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; a1     ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; a1     ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; a0     ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; a0     ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; a0     ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; a0     ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns   ; inB[1] ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.900 ns   ; a1     ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.900 ns   ; a1     ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.900 ns   ; a1     ; out2_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.900 ns   ; inB[2] ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.900 ns   ; inB[3] ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.800 ns   ; a0     ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.800 ns   ; a0     ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.800 ns   ; a0     ; out2_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.800 ns   ; inB[3] ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.800 ns   ; inB[3] ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.800 ns   ; clr    ; out3_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.700 ns   ; inB[2] ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.700 ns   ; inB[3] ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.700 ns   ; clr    ; out3_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.600 ns   ; inB[1] ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.600 ns   ; inB[2] ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.600 ns   ; inB[2] ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.600 ns   ; clr    ; out3_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.600 ns   ; clr    ; out6_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.600 ns   ; clr    ; out6_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.500 ns   ; clr    ; out5_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.500 ns   ; clr    ; out5_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.400 ns   ; inB[1] ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.400 ns   ; clr    ; out3_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.400 ns   ; clr    ; out4_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.400 ns   ; clr    ; out4_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; inB[2] ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; inB[3] ; out2_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.100 ns   ; inB[3] ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.000 ns   ; m      ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.000 ns   ; m      ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 2.000 ns   ; m      ; out2_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.900 ns   ; inB[2] ; out2_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.900 ns   ; inB[3] ; out2_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.900 ns   ; clr    ; out5_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.900 ns   ; clr    ; out5_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.900 ns   ; clr    ; out6_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.900 ns   ; clr    ; out6_reg[1]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.800 ns   ; clr    ; out4_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.800 ns   ; clr    ; out4_reg[2]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.700 ns   ; inA[3] ; out3_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.600 ns   ; inA[3] ; out5_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.200 ns   ; a1     ; out1_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.100 ns   ; a0     ; out1_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.100 ns   ; inA[3] ; out1_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.100 ns   ; clr    ; out1_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.000 ns   ; inB[3] ; out4_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.000 ns   ; inB[3] ; out6_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 1.000 ns   ; clr    ; out2_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 0.900 ns   ; clr    ; out1_reg[0]                                    ; clk      ;
; N/A                                     ; None                                                ; 0.900 ns   ; clr    ; out2_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 0.500 ns   ; inB[3] ; passwd_register:set_password3|register:r2|q[0] ; m        ;
; N/A                                     ; None                                                ; 0.400 ns   ; inB[3] ; passwd_register:set_password2|register:r2|q[0] ; m        ;
; N/A                                     ; None                                                ; 0.400 ns   ; inB[3] ; passwd_register:set_password3|register:r2|q[2] ; m        ;
; N/A                                     ; None                                                ; 0.400 ns   ; inB[3] ; passwd_register:set_password3|register:r2|q[1] ; m        ;
; N/A                                     ; None                                                ; 0.300 ns   ; m      ; out1_reg[3]                                    ; clk      ;
; N/A                                     ; None                                                ; 0.300 ns   ; inB[3] ; passwd_register:set_password2|register:r2|q[1] ; m        ;
; N/A                                     ; None                                                ; 0.200 ns   ; inB[3] ; passwd_register:set_password2|register:r2|q[2] ; m        ;
; N/A                                     ; None                                                ; 0.200 ns   ; inB[3] ; passwd_register:set_password3|register:r2|q[3] ; m        ;
; N/A                                     ; None                                                ; 0.100 ns   ; inB[2] ; passwd_register:set_password3|register:r2|q[0] ; m        ;
; N/A                                     ; None                                                ; 0.100 ns   ; inB[2] ; passwd_register:set_password3|register:r2|q[3] ; m        ;
; N/A                                     ; None                                                ; 0.100 ns   ; inB[3] ; passwd_register:set_password2|register:r2|q[3] ; m        ;
; N/A                                     ; None                                                ; 0.100 ns   ; inA[3] ; passwd_register:cin_password|register:r5|q[0]  ; a0       ;
; N/A                                     ; None                                                ; 0.100 ns   ; inA[3] ; passwd_register:cin_password|register:r5|q[2]  ; a0       ;
; N/A                                     ; None                                                ; 0.000 ns   ; inB[2] ; passwd_register:set_password2|register:r2|q[0] ; m        ;
; N/A                                     ; None                                                ; 0.000 ns   ; inB[2] ; passwd_register:set_password2|register:r2|q[3] ; m        ;
; N/A                                     ; None                                                ; 0.000 ns   ; inA[3] ; passwd_register:cin_password|register:r5|q[1]  ; a0       ;
; N/A                                     ; None                                                ; 0.000 ns   ; inA[3] ; passwd_register:cin_password|register:r3|q[0]  ; a1       ;
; N/A                                     ; None                                                ; -0.100 ns  ; inB[2] ; passwd_register:set_password3|register:r2|q[2] ; m        ;
; N/A                                     ; None                                                ; -0.100 ns  ; inA[1] ; passwd_register:cin_password|register:r5|q[0]  ; a0       ;
; N/A                                     ; None                                                ; -0.100 ns  ; inA[1] ; passwd_register:cin_password|register:r5|q[3]  ; a0       ;
; N/A                                     ; None                                                ; -0.100 ns  ; inA[3] ; passwd_register:cin_password|register:r3|q[2]  ; a1       ;
; N/A                                     ; None                                                ; -0.100 ns  ; inA[3] ; passwd_register:cin_password|register:r3|q[1]  ; a1       ;
; N/A                                     ; None                                                ; -0.100 ns  ; inA[3] ; passwd_register:cin_password|register:r1|q[0]  ; m        ;
; N/A                                     ; None                                                ; -0.100 ns  ; inA[3] ; passwd_register:set_password4|register:r1|q[0] ; m        ;
; N/A                                     ; None                                                ; -0.200 ns  ; inB[1] ; passwd_register:cin_password|register:r6|q[3]  ; a0       ;
; N/A                                     ; None                                                ; -0.200 ns  ; inB[1] ; passwd_register:cin_password|register:r4|q[0]  ; a1       ;
; N/A                                     ; None                                                ; -0.200 ns  ; inB[1] ; passwd_register:cin_password|register:r6|q[0]  ; a0       ;
; N/A                                     ; None                                                ; -0.200 ns  ; inB[1] ; passwd_register:cin_password|register:r4|q[3]  ; a1       ;
; N/A                                     ; None                                                ; -0.200 ns  ; inB[3] ; passwd_register:set_password2|register:r2|q[0] ; clk      ;
; N/A                                     ; None                                                ; -0.200 ns  ; inA[1] ; passwd_register:cin_password|register:r1|q[3]  ; m        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------+
; tco                                                                                               ;
+-------+--------------+------------+----------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To      ; From Clock ;
+-------+--------------+------------+----------------------------------------+---------+------------+
; N/A   ; None         ; 11.000 ns  ; led_flasher:led_fls|led                ; led     ; true_clk   ;
; N/A   ; None         ; 10.600 ns  ; out1_reg[0]                            ; out1[0] ; clk        ;
; N/A   ; None         ; 10.200 ns  ; error_counter:error_cnt|error_count[0] ; eo[0]   ; clk        ;
; N/A   ; None         ; 10.200 ns  ; out4_reg[2]                            ; out4[2] ; clk        ;
; N/A   ; None         ; 10.200 ns  ; out1_reg[1]                            ; out1[1] ; clk        ;
; N/A   ; None         ; 10.100 ns  ; error_counter:error_cnt|error_count[1] ; eo[1]   ; clk        ;
; N/A   ; None         ; 9.900 ns   ; out3_reg[1]                            ; out3[1] ; clk        ;
; N/A   ; None         ; 9.900 ns   ; out1_reg[3]                            ; out1[3] ; clk        ;
; N/A   ; None         ; 9.600 ns   ; out5_reg[2]                            ; out5[2] ; clk        ;
; N/A   ; None         ; 9.600 ns   ; out5_reg[1]                            ; out5[1] ; clk        ;
; N/A   ; None         ; 9.600 ns   ; out2_reg[0]                            ; out2[0] ; clk        ;
; N/A   ; None         ; 9.600 ns   ; out1_reg[2]                            ; out1[2] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; out4_reg[0]                            ; out4[0] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; out3_reg[3]                            ; out3[3] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; out2_reg[1]                            ; out2[1] ; clk        ;
; N/A   ; None         ; 9.400 ns   ; out5_reg[0]                            ; out5[0] ; clk        ;
; N/A   ; None         ; 9.400 ns   ; out4_reg[3]                            ; out4[3] ; clk        ;
; N/A   ; None         ; 9.400 ns   ; out4_reg[1]                            ; out4[1] ; clk        ;
; N/A   ; None         ; 9.300 ns   ; out3_reg[2]                            ; out3[2] ; clk        ;
; N/A   ; None         ; 9.200 ns   ; out2_reg[3]                            ; out2[3] ; clk        ;
; N/A   ; None         ; 9.200 ns   ; out2_reg[2]                            ; out2[2] ; clk        ;
; N/A   ; None         ; 9.100 ns   ; out3_reg[0]                            ; out3[0] ; clk        ;
; N/A   ; None         ; 8.900 ns   ; out5_reg[3]                            ; out5[3] ; clk        ;
; N/A   ; None         ; 8.800 ns   ; out6_reg[3]                            ; out6[3] ; clk        ;
; N/A   ; None         ; 8.800 ns   ; out6_reg[2]                            ; out6[2] ; clk        ;
; N/A   ; None         ; 8.800 ns   ; out6_reg[1]                            ; out6[1] ; clk        ;
; N/A   ; None         ; 8.800 ns   ; out6_reg[0]                            ; out6[0] ; clk        ;
; N/A   ; None         ; 8.600 ns   ; res_reg                                ; res     ; clk        ;
+-------+--------------+------------+----------------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+------------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.200 ns  ; inB[2] ; passwd_register:set_password2|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 5.100 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[2] ; clk      ;
; N/A                                     ; None                                                ; 5.100 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 5.100 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 5.000 ns  ; inB[2] ; passwd_register:set_password1|register:r2|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 5.000 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 5.000 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[3] ; clk      ;
; N/A                                     ; None                                                ; 5.000 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[3] ; clk      ;
; N/A                                     ; None                                                ; 5.000 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 5.000 ns  ; inB[3] ; passwd_register:set_password2|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[3] ; passwd_register:set_password4|register:r2|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.900 ns  ; inB[3] ; passwd_register:set_password3|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[2] ; passwd_register:set_password1|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[2] ; passwd_register:set_password4|register:r2|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password4|register:r2|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.800 ns  ; inB[3] ; passwd_register:set_password2|register:r6|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[0] ; passwd_register:set_password2|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[1] ; ps0      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password4|register:r2|q[1] ; ps0      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password4|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password3|register:r4|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.700 ns  ; inB[3] ; passwd_register:set_password3|register:r4|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.600 ns  ; inB[0] ; passwd_register:set_password3|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.600 ns  ; inB[1] ; passwd_register:set_password2|register:r4|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.600 ns  ; inB[2] ; passwd_register:set_password1|register:r2|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.600 ns  ; inB[2] ; passwd_register:set_password4|register:r2|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.600 ns  ; inB[2] ; passwd_register:set_password4|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.600 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.500 ns  ; inB[0] ; passwd_register:set_password2|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.500 ns  ; inB[0] ; passwd_register:set_password2|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.500 ns  ; inA[1] ; passwd_register:set_password2|register:r3|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns  ; inA[2] ; passwd_register:set_password2|register:r3|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns  ; inA[3] ; passwd_register:set_password2|register:r3|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.500 ns  ; inA[3] ; passwd_register:set_password3|register:r5|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[0] ; passwd_register:set_password3|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[0] ; passwd_register:set_password2|register:r1|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[0] ; passwd_register:set_password3|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[1] ; passwd_register:set_password2|register:r2|q[1] ; ps0      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[1] ; passwd_register:set_password2|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[1] ; passwd_register:set_password2|register:r4|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[1] ; passwd_register:set_password3|register:r6|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[2] ; passwd_register:set_password2|register:r4|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[2] ; passwd_register:set_password2|register:r4|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.400 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[1] ; passwd_register:set_password2|register:r1|q[1] ; ps0      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[2] ; passwd_register:set_password1|register:r5|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[2] ; passwd_register:set_password4|register:r5|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[2] ; passwd_register:set_password2|register:r1|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[2] ; passwd_register:set_password3|register:r5|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.400 ns  ; inA[3] ; passwd_register:set_password2|register:r1|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[0] ; passwd_register:set_password1|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[0] ; passwd_register:set_password4|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[0] ; passwd_register:set_password2|register:r3|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[2] ; a1       ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password1|register:r2|q[2] ; ps1      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.300 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[1] ; passwd_register:set_password2|register:r3|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[1] ; passwd_register:set_password3|register:r5|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[2] ; passwd_register:set_password2|register:r3|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[2] ; passwd_register:set_password2|register:r5|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[2] ; passwd_register:set_password2|register:r3|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[3] ; passwd_register:set_password1|register:r3|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[3] ; passwd_register:set_password2|register:r3|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.300 ns  ; inA[3] ; passwd_register:set_password2|register:r3|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[0] ; passwd_register:set_password1|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[0] ; passwd_register:set_password4|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[0] ; passwd_register:set_password4|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[0] ; passwd_register:set_password1|register:r1|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[0] ; passwd_register:set_password3|register:r3|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[1] ; passwd_register:set_password1|register:r4|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[1] ; passwd_register:set_password2|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[1] ; passwd_register:set_password3|register:r6|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[1] ; passwd_register:set_password3|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[1] ; passwd_register:set_password2|register:r2|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[2] ; passwd_register:set_password2|register:r4|q[2] ; a1       ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[3] ; a1       ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[3] ; ps1      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[1] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[3] ; a1       ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[1] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password2|register:r4|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password2|register:r4|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inB[3] ; passwd_register:set_password2|register:r6|q[1] ; m        ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[1] ; passwd_register:set_password1|register:r1|q[1] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[1] ; passwd_register:set_password2|register:r1|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[1] ; passwd_register:set_password2|register:r1|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[1] ; passwd_register:set_password3|register:r3|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[1] ; passwd_register:set_password3|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[1] ; passwd_register:set_password3|register:r5|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password1|register:r3|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password1|register:r1|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password2|register:r1|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password2|register:r1|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password3|register:r3|q[2] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password3|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[2] ; passwd_register:set_password3|register:r5|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[3] ; passwd_register:set_password1|register:r1|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[3] ; passwd_register:set_password2|register:r1|q[1] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[3] ; passwd_register:set_password2|register:r1|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[3] ; passwd_register:set_password3|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.200 ns  ; inA[3] ; passwd_register:set_password3|register:r3|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[0] ; passwd_register:set_password1|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[0] ; passwd_register:set_password1|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[0] ; passwd_register:set_password1|register:r3|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[0] ; passwd_register:set_password4|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[0] ; passwd_register:set_password2|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[1] ; passwd_register:set_password2|register:r6|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[1] ; passwd_register:set_password2|register:r6|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[1] ; passwd_register:set_password3|register:r4|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r2|q[0] ; ps1      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[3] ; a1       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[0] ; a0       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[2] ; a1       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[0] ; a1       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[2] ; a1       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[2] ; passwd_register:set_password4|register:r6|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[3] ; a1       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password4|register:r2|q[3] ; ps1      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password4|register:r4|q[3] ; ps1      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password3|register:r4|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.100 ns  ; inB[3] ; passwd_register:set_password3|register:r4|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[2] ; passwd_register:set_password2|register:r5|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[2] ; passwd_register:set_password2|register:r5|q[3] ; clk      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[3] ; passwd_register:set_password2|register:r1|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.100 ns  ; inA[3] ; passwd_register:set_password3|register:r5|q[1] ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[0] ; passwd_register:set_password3|register:r2|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[0] ; passwd_register:set_password3|register:r6|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.000 ns  ; inA[0] ; passwd_register:set_password4|register:r1|q[0] ; ps0      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inA[0] ; passwd_register:set_password4|register:r3|q[0] ; clk      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[2] ; ps1      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password1|register:r6|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[2] ; ps1      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password1|register:r4|q[2] ; ps0      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r2|q[2] ; ps1      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[2] ; a0       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[2] ; m        ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[0] ; a0       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password4|register:r4|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[2] ; a1       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[2] ; passwd_register:set_password3|register:r4|q[3] ; m        ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[2] ; a1       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[2] ; ps1      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[3] ; a0       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r2|q[1] ; ps1      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[0] ; a0       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[0] ; m        ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r6|q[1] ; a1       ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[3] ; ps1      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password1|register:r4|q[3] ; ps0      ;
; N/A                                     ; None                                                ; 4.000 ns  ; inB[3] ; passwd_register:set_password4|register:r6|q[3] ; a0       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jun 17 16:00:47 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "true_clk" is an undefined clock
    Info: Assuming node "m" is an undefined clock
    Info: Assuming node "a0" is an undefined clock
    Info: Assuming node "a1" is an undefined clock
    Info: Assuming node "ps1" is an undefined clock
    Info: Assuming node "ps0" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "passwd_register:set_password3|comb~36" as buffer
    Info: Detected gated clock "passwd_register:set_password3|comb~35" as buffer
    Info: Detected gated clock "passwd_register:set_password3|comb~34" as buffer
    Info: Detected gated clock "passwd_register:set_password2|comb~36" as buffer
    Info: Detected gated clock "passwd_register:set_password2|comb~35" as buffer
    Info: Detected gated clock "passwd_register:set_password2|comb~34" as buffer
    Info: Detected gated clock "passwd_register:set_password4|comb~39" as buffer
    Info: Detected gated clock "passwd_register:set_password4|comb~37" as buffer
    Info: Detected gated clock "passwd_register:set_password4|comb~38" as buffer
    Info: Detected gated clock "passwd_register:set_password4|comb~36" as buffer
    Info: Detected gated clock "passwd_register:set_password1|comb~43" as buffer
    Info: Detected gated clock "passwd_register:set_password1|comb~44" as buffer
    Info: Detected gated clock "passwd_register:cin_password|comb~35" as buffer
    Info: Detected gated clock "passwd_register:set_password1|comb~39" as buffer
    Info: Detected gated clock "passwd_register:set_password1|comb~41" as buffer
    Info: Detected gated clock "passwd_register:set_password1|comb~42" as buffer
    Info: Detected gated clock "passwd_register:set_password1|comb~40" as buffer
    Info: Detected gated clock "passwd_register:cin_password|comb~34" as buffer
    Info: Detected gated clock "passwd_register:cin_password|comb~0" as buffer
    Info: Detected ripple clock "timer:tm|tick" as buffer
Info: Clock "clk" has Internal fmax of 38.17 MHz between source register "passwd_register:set_password1|register:r3|q[0]" and destination register "error_counter:error_cnt|error_count[0]" (period= 26.2 ns)
    Info: + Longest register to register delay is 7.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_B9; Fanout = 1; REG Node = 'passwd_register:set_password1|register:r3|q[0]'
        Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC6_B9; Fanout = 1; COMB Node = 'judge:jg1|Equal2~5'
        Info: 3: + IC(0.500 ns) + CELL(1.100 ns) = 2.700 ns; Loc. = LC7_B8; Fanout = 1; COMB Node = 'res_tmp~1283'
        Info: 4: + IC(0.500 ns) + CELL(0.400 ns) = 3.600 ns; Loc. = LC5_B6; Fanout = 1; COMB Node = 'res_tmp~1403'
        Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 4.600 ns; Loc. = LC6_B6; Fanout = 1; COMB Node = 'res_tmp~1339'
        Info: 6: + IC(0.500 ns) + CELL(0.600 ns) = 5.700 ns; Loc. = LC2_B7; Fanout = 1; COMB Node = 'res_tmp~1383'
        Info: 7: + IC(0.000 ns) + CELL(1.000 ns) = 6.700 ns; Loc. = LC3_B7; Fanout = 3; COMB Node = 'res_tmp~1334'
        Info: 8: + IC(0.100 ns) + CELL(0.600 ns) = 7.400 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt|error_count[0]'
        Info: Total cell delay = 5.700 ns ( 77.03 % )
        Info: Total interconnect delay = 1.700 ns ( 22.97 % )
    Info: - Smallest clock skew is -5.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 4.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'
            Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt|error_count[0]'
            Info: Total cell delay = 2.800 ns ( 70.00 % )
            Info: Total interconnect delay = 1.200 ns ( 30.00 % )
        Info: - Longest clock path from clock "clk" to source register is 9.000 ns
            Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'
            Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 5.800 ns; Loc. = LC1_B35; Fanout = 4; COMB Node = 'passwd_register:set_password1|comb~43'
            Info: 3: + IC(0.700 ns) + CELL(0.800 ns) = 7.300 ns; Loc. = LC2_B29; Fanout = 8; COMB Node = 'passwd_register:set_password1|comb~44'
            Info: 4: + IC(1.700 ns) + CELL(0.000 ns) = 9.000 ns; Loc. = LC8_B9; Fanout = 1; REG Node = 'passwd_register:set_password1|register:r3|q[0]'
            Info: Total cell delay = 4.600 ns ( 51.11 % )
            Info: Total interconnect delay = 4.400 ns ( 48.89 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Micro setup delay of destination is 0.400 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Clock "true_clk" has Internal fmax of 243.9 MHz between source register "timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]" and destination register "timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23]" (period= 4.1 ns)
    Info: + Longest register to register delay is 3.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A31; Fanout = 3; REG Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.100 ns) = 0.100 ns; Loc. = LC1_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 0.200 ns; Loc. = LC2_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 0.300 ns; Loc. = LC3_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 0.400 ns; Loc. = LC4_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 0.500 ns; Loc. = LC5_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.100 ns) = 0.600 ns; Loc. = LC6_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.100 ns) = 0.700 ns; Loc. = LC7_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.100 ns) = 0.800 ns; Loc. = LC8_A31; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT'
        Info: 10: + IC(0.300 ns) + CELL(0.100 ns) = 1.200 ns; Loc. = LC1_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 1.300 ns; Loc. = LC2_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.100 ns) = 1.400 ns; Loc. = LC3_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.100 ns) = 1.500 ns; Loc. = LC4_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.100 ns) = 1.600 ns; Loc. = LC5_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.100 ns) = 1.700 ns; Loc. = LC6_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.100 ns) = 1.800 ns; Loc. = LC7_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.100 ns) = 1.900 ns; Loc. = LC8_A33; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT'
        Info: 18: + IC(0.300 ns) + CELL(0.100 ns) = 2.300 ns; Loc. = LC1_A35; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT'
        Info: 19: + IC(0.000 ns) + CELL(0.100 ns) = 2.400 ns; Loc. = LC2_A35; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT'
        Info: 20: + IC(0.000 ns) + CELL(0.100 ns) = 2.500 ns; Loc. = LC3_A35; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT'
        Info: 21: + IC(0.000 ns) + CELL(0.100 ns) = 2.600 ns; Loc. = LC4_A35; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT'
        Info: 22: + IC(0.000 ns) + CELL(0.100 ns) = 2.700 ns; Loc. = LC5_A35; Fanout = 2; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT'
        Info: 23: + IC(0.000 ns) + CELL(0.100 ns) = 2.800 ns; Loc. = LC6_A35; Fanout = 3; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT'
        Info: 24: + IC(0.000 ns) + CELL(0.100 ns) = 2.900 ns; Loc. = LC7_A35; Fanout = 1; COMB Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT'
        Info: 25: + IC(0.000 ns) + CELL(0.500 ns) = 3.400 ns; Loc. = LC8_A35; Fanout = 2; REG Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23]'
        Info: Total cell delay = 2.800 ns ( 82.35 % )
        Info: Total interconnect delay = 0.600 ns ( 17.65 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "true_clk" to destination register is 5.100 ns
            Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 26; CLK Node = 'true_clk'
            Info: 2: + IC(2.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC8_A35; Fanout = 2; REG Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[23]'
            Info: Total cell delay = 2.800 ns ( 54.90 % )
            Info: Total interconnect delay = 2.300 ns ( 45.10 % )
        Info: - Longest clock path from clock "true_clk" to source register is 5.100 ns
            Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 26; CLK Node = 'true_clk'
            Info: 2: + IC(2.300 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC1_A31; Fanout = 3; REG Node = 'timer:tm|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|q[0]'
            Info: Total cell delay = 2.800 ns ( 54.90 % )
            Info: Total interconnect delay = 2.300 ns ( 45.10 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Micro setup delay of destination is 0.400 ns
Info: No valid register-to-register data paths exist for clock "m"
Info: No valid register-to-register data paths exist for clock "a0"
Info: No valid register-to-register data paths exist for clock "a1"
Info: No valid register-to-register data paths exist for clock "ps1"
Info: No valid register-to-register data paths exist for clock "ps0"
Info: tsu for register "error_counter:error_cnt|error_count[0]" (data pin = "a1", clock pin = "clk") is 7.700 ns
    Info: + Longest pin to register delay is 11.300 ns
        Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_137; Fanout = 16; CLK Node = 'a1'
        Info: 2: + IC(1.200 ns) + CELL(1.000 ns) = 5.000 ns; Loc. = LC4_B29; Fanout = 7; COMB Node = 'yima2to4:yima_mode|Decoder0~13'
        Info: 3: + IC(1.700 ns) + CELL(0.600 ns) = 7.300 ns; Loc. = LC1_B4; Fanout = 1; COMB Node = 'res_tmp~1421'
        Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 8.300 ns; Loc. = LC2_B4; Fanout = 1; COMB Node = 'res_tmp~1344'
        Info: 5: + IC(0.600 ns) + CELL(0.700 ns) = 9.600 ns; Loc. = LC2_B7; Fanout = 1; COMB Node = 'res_tmp~1383'
        Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 10.600 ns; Loc. = LC3_B7; Fanout = 3; COMB Node = 'res_tmp~1334'
        Info: 7: + IC(0.100 ns) + CELL(0.600 ns) = 11.300 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt|error_count[0]'
        Info: Total cell delay = 7.700 ns ( 68.14 % )
        Info: Total interconnect delay = 3.600 ns ( 31.86 % )
    Info: + Micro setup delay of destination is 0.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 4.000 ns
        Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'
        Info: 2: + IC(1.200 ns) + CELL(0.000 ns) = 4.000 ns; Loc. = LC1_B7; Fanout = 4; REG Node = 'error_counter:error_cnt|error_count[0]'
        Info: Total cell delay = 2.800 ns ( 70.00 % )
        Info: Total interconnect delay = 1.200 ns ( 30.00 % )
Info: tco from clock "true_clk" to destination pin "led" through register "led_flasher:led_fls|led" is 11.000 ns
    Info: + Longest clock path from clock "true_clk" to source register is 6.500 ns
        Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_67; Fanout = 26; CLK Node = 'true_clk'
        Info: 2: + IC(2.300 ns) + CELL(0.300 ns) = 5.400 ns; Loc. = LC6_A36; Fanout = 8; REG Node = 'timer:tm|tick'
        Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 6.500 ns; Loc. = LC4_C35; Fanout = 2; REG Node = 'led_flasher:led_fls|led'
        Info: Total cell delay = 3.100 ns ( 47.69 % )
        Info: Total interconnect delay = 3.400 ns ( 52.31 % )
    Info: + Micro clock to output delay of source is 0.300 ns
    Info: + Longest register to pin delay is 4.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C35; Fanout = 2; REG Node = 'led_flasher:led_fls|led'
        Info: 2: + IC(0.400 ns) + CELL(3.800 ns) = 4.200 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'led'
        Info: Total cell delay = 3.800 ns ( 90.48 % )
        Info: Total interconnect delay = 0.400 ns ( 9.52 % )
Info: th for register "passwd_register:set_password2|register:r4|q[2]" (data pin = "inB[2]", clock pin = "clk") is 5.200 ns
    Info: + Longest clock path from clock "clk" to destination register is 9.100 ns
        Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_119; Fanout = 37; CLK Node = 'clk'
        Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 5.800 ns; Loc. = LC1_B35; Fanout = 4; COMB Node = 'passwd_register:set_password1|comb~43'
        Info: 3: + IC(0.700 ns) + CELL(1.000 ns) = 7.500 ns; Loc. = LC5_B29; Fanout = 8; COMB Node = 'passwd_register:set_password2|comb~36'
        Info: 4: + IC(1.600 ns) + CELL(0.000 ns) = 9.100 ns; Loc. = LC4_B11; Fanout = 1; REG Node = 'passwd_register:set_password2|register:r4|q[2]'
        Info: Total cell delay = 4.800 ns ( 52.75 % )
        Info: Total interconnect delay = 4.300 ns ( 47.25 % )
    Info: + Micro hold delay of destination is 0.700 ns
    Info: - Shortest pin to register delay is 4.600 ns
        Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_121; Fanout = 48; PIN Node = 'inB[2]'
        Info: 2: + IC(1.400 ns) + CELL(0.400 ns) = 4.600 ns; Loc. = LC4_B11; Fanout = 1; REG Node = 'passwd_register:set_password2|register:r4|q[2]'
        Info: Total cell delay = 3.200 ns ( 69.57 % )
        Info: Total interconnect delay = 1.400 ns ( 30.43 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Mon Jun 17 16:00:48 2024
    Info: Elapsed time: 00:00:01


