#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5568eb396e40 .scope module, "axififotb" "axififotb" 2 1;
 .timescale 0 0;
v0x5568eb3b9850_0 .var "m_aclk", 0 0;
v0x5568eb3b9980_0 .var "m_areset_n", 0 0;
RS_0x7f06fbaa80d8 .resolv tri, L_0x5568eb35ce30, L_0x5568eb3bc370;
v0x5568eb3b9ad0_0 .net8 "m_tdata", 7 0, RS_0x7f06fbaa80d8;  2 drivers
v0x5568eb3b9b70_0 .net "m_tlast", 0 0, L_0x5568eb3bc3e0;  1 drivers
v0x5568eb3b9c10_0 .var "m_tready", 0 0;
v0x5568eb3b9cb0_0 .var "m_tvalid", 0 0;
v0x5568eb3b9d50_0 .var "ren", 0 0;
v0x5568eb3b9df0_0 .var "s_aclk", 0 0;
v0x5568eb3b9e90_0 .var "s_areset_n", 0 0;
v0x5568eb3ba050_0 .var "s_tdata", 7 0;
v0x5568eb3ba0f0_0 .var "s_tlast", 0 0;
v0x5568eb3ba190_0 .var "s_tready", 0 0;
v0x5568eb3ba230_0 .var "s_tvalid", 0 0;
v0x5568eb3ba2d0_0 .var "wen", 0 0;
S_0x5568eb393640 .scope module, "fifo" "axis_fifo" 2 5, 3 1 0, S_0x5568eb396e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s_aclk";
    .port_info 1 /INPUT 1 "s_areset_n";
    .port_info 2 /INPUT 8 "s_tdata";
    .port_info 3 /INPUT 1 "s_tvalid";
    .port_info 4 /INPUT 1 "s_tready";
    .port_info 5 /INPUT 1 "s_tlast";
    .port_info 6 /INPUT 1 "m_aclk";
    .port_info 7 /INPUT 1 "m_areset_n";
    .port_info 8 /OUTPUT 8 "m_tdata";
    .port_info 9 /INPUT 1 "m_tvalid";
    .port_info 10 /INPUT 1 "m_tready";
    .port_info 11 /OUTPUT 1 "m_tlast";
P_0x5568eb3961b0 .param/l "ADDR_DEPTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5568eb3961f0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
RS_0x7f06fbaa9278 .resolv tri, L_0x5568eb3bc160, v0x5568eb3ba230_0;
L_0x5568eb3bbfa0 .functor AND 1, RS_0x7f06fbaa9278, v0x5568eb3ba190_0, C4<1>, C4<1>;
RS_0x7f06fbaa91b8 .resolv tri, L_0x5568eb3bc220, v0x5568eb3b9cb0_0;
L_0x5568eb3bc0a0 .functor AND 1, RS_0x7f06fbaa91b8, v0x5568eb3b9c10_0, C4<1>, C4<1>;
L_0x5568eb3bc160 .functor NOT 1, v0x5568eb3b6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x5568eb3bc220 .functor NOT 1, v0x5568eb3b4850_0, C4<0>, C4<0>, C4<0>;
L_0x5568eb3bc370 .functor BUFZ 8, v0x5568eb3ba050_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568eb3b85c0_0 .net *"_ivl_0", 8 0, L_0x5568eb3bbd70;  1 drivers
v0x5568eb3b86c0_0 .net "m_aclk", 0 0, v0x5568eb3b9850_0;  1 drivers
v0x5568eb3b8780_0 .net "m_areset_n", 0 0, v0x5568eb3b9980_0;  1 drivers
v0x5568eb3b8820_0 .net "m_empty", 0 0, v0x5568eb3b4850_0;  1 drivers
v0x5568eb3b8910_0 .net8 "m_tdata", 7 0, RS_0x7f06fbaa80d8;  alias, 2 drivers
o0x7f06fbaa9128 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5568eb3b8a50_0 .net "m_tdata_int", 9 0, o0x7f06fbaa9128;  0 drivers
v0x5568eb3b8b10_0 .net "m_tlast", 0 0, L_0x5568eb3bc3e0;  alias, 1 drivers
v0x5568eb3b8bd0_0 .net "m_tready", 0 0, v0x5568eb3b9c10_0;  1 drivers
v0x5568eb3b8c90_0 .net8 "m_tvalid", 0 0, RS_0x7f06fbaa91b8;  2 drivers
v0x5568eb3b8de0_0 .net "s_aclk", 0 0, v0x5568eb3b9df0_0;  1 drivers
v0x5568eb3b8f10_0 .net "s_areset_n", 0 0, v0x5568eb3b9e90_0;  1 drivers
v0x5568eb3b8fb0_0 .net "s_full", 0 0, v0x5568eb3b6fc0_0;  1 drivers
v0x5568eb3b9050_0 .net "s_tdata", 7 0, v0x5568eb3ba050_0;  1 drivers
v0x5568eb3b9130_0 .net "s_tlast", 0 0, v0x5568eb3ba0f0_0;  1 drivers
v0x5568eb3b91f0_0 .net "s_tready", 0 0, v0x5568eb3ba190_0;  1 drivers
v0x5568eb3b92b0_0 .net8 "s_tvalid", 0 0, RS_0x7f06fbaa9278;  2 drivers
L_0x5568eb3bbd70 .concat [ 8 1 0 0], v0x5568eb3ba050_0, v0x5568eb3ba0f0_0;
L_0x5568eb3bbe60 .part L_0x5568eb3bbd70, 0, 8;
L_0x5568eb3bc3e0 .part o0x7f06fbaa9128, 9, 1;
S_0x5568eb395e40 .scope module, "fifo" "fifo" 3 29, 4 1 0, S_0x5568eb393640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x5568eb3963d0 .param/l "ASIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5568eb396410 .param/l "DSIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x5568eb3b7600_0 .net "raddr", 3 0, L_0x5568eb3ba560;  1 drivers
v0x5568eb3b7730_0 .net "rclk", 0 0, v0x5568eb3b9850_0;  alias, 1 drivers
v0x5568eb3b7840_0 .net8 "rdata", 7 0, RS_0x7f06fbaa80d8;  alias, 2 drivers
v0x5568eb3b78e0_0 .net "rempty", 0 0, v0x5568eb3b4850_0;  alias, 1 drivers
v0x5568eb3b79b0_0 .net "rinc", 0 0, L_0x5568eb3bc0a0;  1 drivers
v0x5568eb3b7aa0_0 .net "rptr", 4 0, v0x5568eb3b4b70_0;  1 drivers
v0x5568eb3b7b90_0 .net "rq2_wptr", 4 0, v0x5568eb3b5a50_0;  1 drivers
v0x5568eb3b7c80_0 .net "rrst_n", 0 0, v0x5568eb3b9980_0;  alias, 1 drivers
v0x5568eb3b7d70_0 .net "waddr", 3 0, L_0x5568eb3bae50;  1 drivers
v0x5568eb3b7e10_0 .net "wclk", 0 0, v0x5568eb3b9df0_0;  alias, 1 drivers
v0x5568eb3b7eb0_0 .net "wdata", 7 0, L_0x5568eb3bbe60;  1 drivers
v0x5568eb3b7f50_0 .net "wfull", 0 0, v0x5568eb3b6fc0_0;  alias, 1 drivers
v0x5568eb3b8040_0 .net "winc", 0 0, L_0x5568eb3bbfa0;  1 drivers
v0x5568eb3b8130_0 .net "wptr", 4 0, v0x5568eb3b72b0_0;  1 drivers
v0x5568eb3b8220_0 .net "wq2_rptr", 4 0, v0x5568eb3b53a0_0;  1 drivers
v0x5568eb3b8330_0 .net "wrst_n", 0 0, v0x5568eb3b9e90_0;  alias, 1 drivers
S_0x5568eb392010 .scope module, "fifomem" "fifomem" 4 22, 4 41 0, S_0x5568eb395e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 4 "raddr";
    .port_info 4 /INPUT 1 "wclken";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x5568eb394df0 .param/l "ADDRSIZE" 0 4 43, +C4<00000000000000000000000000000100>;
P_0x5568eb394e30 .param/l "DATASIZE" 0 4 42, +C4<00000000000000000000000000001000>;
P_0x5568eb394e70 .param/l "DEPTH" 1 4 58, +C4<000000000000000000000000000000010000>;
L_0x5568eb35ce30 .functor BUFZ 8, L_0x5568eb3ba370, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568eb394050_0 .net *"_ivl_0", 7 0, L_0x5568eb3ba370;  1 drivers
v0x5568eb3946a0_0 .net *"_ivl_2", 5 0, L_0x5568eb3ba410;  1 drivers
L_0x7f06fba5f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568eb394770_0 .net *"_ivl_5", 1 0, L_0x7f06fba5f018;  1 drivers
v0x5568eb3591c0 .array "mem", 15 0, 7 0;
v0x5568eb35fc30_0 .net "raddr", 3 0, L_0x5568eb3ba560;  alias, 1 drivers
v0x5568eb38eb80_0 .net8 "rdata", 7 0, RS_0x7f06fbaa80d8;  alias, 2 drivers
v0x5568eb38ec50_0 .net "waddr", 3 0, L_0x5568eb3bae50;  alias, 1 drivers
v0x5568eb3b34c0_0 .net "wclk", 0 0, v0x5568eb3b9df0_0;  alias, 1 drivers
v0x5568eb3b3580_0 .net "wclken", 0 0, L_0x5568eb3bbfa0;  alias, 1 drivers
v0x5568eb3b36d0_0 .net "wdata", 7 0, L_0x5568eb3bbe60;  alias, 1 drivers
v0x5568eb3b37b0_0 .net "wfull", 0 0, v0x5568eb3b6fc0_0;  alias, 1 drivers
E_0x5568eb364c90 .event posedge, v0x5568eb3b34c0_0;
L_0x5568eb3ba370 .array/port v0x5568eb3591c0, L_0x5568eb3ba410;
L_0x5568eb3ba410 .concat [ 4 2 0 0], L_0x5568eb3ba560, L_0x7f06fba5f018;
S_0x5568eb3b3950 .scope module, "rptr_empty" "rptr_empty" 4 27, 4 113 0, S_0x5568eb395e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 4 "raddr";
    .port_info 2 /OUTPUT 5 "rptr";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x5568eb3b3b00 .param/l "ADDRSIZE" 0 4 113, +C4<00000000000000000000000000000100>;
L_0x5568eb38ea60 .functor NOT 5, L_0x5568eb3ba750, C4<00000>, C4<00000>, C4<00000>;
L_0x5568eb38a6e0 .functor AND 5, L_0x5568eb3ba690, L_0x5568eb38ea60, C4<11111>, C4<11111>;
L_0x5568eb35ea70 .functor XOR 5, L_0x5568eb3bab90, L_0x5568eb3ba930, C4<00000>, C4<00000>;
v0x5568eb3b3d00_0 .net *"_ivl_10", 4 0, L_0x5568eb38ea60;  1 drivers
v0x5568eb3b3e00_0 .net *"_ivl_12", 4 0, L_0x5568eb38a6e0;  1 drivers
v0x5568eb3b3ee0_0 .net *"_ivl_16", 4 0, L_0x5568eb3bab90;  1 drivers
v0x5568eb3b3fa0_0 .net *"_ivl_18", 3 0, L_0x5568eb3baaa0;  1 drivers
v0x5568eb3b4080_0 .net *"_ivl_2", 4 0, L_0x5568eb3ba690;  1 drivers
L_0x7f06fba5f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568eb3b41b0_0 .net *"_ivl_20", 0 0, L_0x7f06fba5f0f0;  1 drivers
L_0x7f06fba5f060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5568eb3b4290_0 .net *"_ivl_5", 3 0, L_0x7f06fba5f060;  1 drivers
v0x5568eb3b4370_0 .net *"_ivl_6", 4 0, L_0x5568eb3ba750;  1 drivers
L_0x7f06fba5f0a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5568eb3b4450_0 .net *"_ivl_9", 3 0, L_0x7f06fba5f0a8;  1 drivers
v0x5568eb3b4530_0 .net "raddr", 3 0, L_0x5568eb3ba560;  alias, 1 drivers
v0x5568eb3b45f0_0 .var "rbin", 4 0;
v0x5568eb3b46b0_0 .net "rbinnext", 4 0, L_0x5568eb3ba930;  1 drivers
v0x5568eb3b4790_0 .net "rclk", 0 0, v0x5568eb3b9850_0;  alias, 1 drivers
v0x5568eb3b4850_0 .var "rempty", 0 0;
v0x5568eb3b4910_0 .net "rempty_val", 0 0, L_0x5568eb3bad60;  1 drivers
v0x5568eb3b49d0_0 .net "rgraynext", 4 0, L_0x5568eb35ea70;  1 drivers
v0x5568eb3b4ab0_0 .net "rinc", 0 0, L_0x5568eb3bc0a0;  alias, 1 drivers
v0x5568eb3b4b70_0 .var "rptr", 4 0;
v0x5568eb3b4c50_0 .net "rq2_wptr", 4 0, v0x5568eb3b5a50_0;  alias, 1 drivers
v0x5568eb3b4d30_0 .net "rrst_n", 0 0, v0x5568eb3b9980_0;  alias, 1 drivers
E_0x5568eb367d20/0 .event negedge, v0x5568eb3b4d30_0;
E_0x5568eb367d20/1 .event posedge, v0x5568eb3b4790_0;
E_0x5568eb367d20 .event/or E_0x5568eb367d20/0, E_0x5568eb367d20/1;
L_0x5568eb3ba560 .part v0x5568eb3b45f0_0, 0, 4;
L_0x5568eb3ba690 .concat [ 1 4 0 0], L_0x5568eb3bc0a0, L_0x7f06fba5f060;
L_0x5568eb3ba750 .concat [ 1 4 0 0], v0x5568eb3b4850_0, L_0x7f06fba5f0a8;
L_0x5568eb3ba930 .arith/sum 5, v0x5568eb3b45f0_0, L_0x5568eb38a6e0;
L_0x5568eb3baaa0 .part L_0x5568eb3ba930, 1, 4;
L_0x5568eb3bab90 .concat [ 4 1 0 0], L_0x5568eb3baaa0, L_0x7f06fba5f0f0;
L_0x5568eb3bad60 .cmp/eq 5, L_0x5568eb35ea70, v0x5568eb3b5a50_0;
S_0x5568eb3b4ed0 .scope module, "sync_r2w" "sync_r2w" 4 16, 4 73 0, S_0x5568eb395e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wq2_rptr";
    .port_info 1 /INPUT 5 "rptr";
    .port_info 2 /INPUT 1 "wclk";
    .port_info 3 /INPUT 1 "wrst_n";
P_0x5568eb3b5060 .param/l "ADDRSIZE" 0 4 73, +C4<00000000000000000000000000000100>;
v0x5568eb3b5120_0 .net "rptr", 4 0, v0x5568eb3b4b70_0;  alias, 1 drivers
v0x5568eb3b5200_0 .net "wclk", 0 0, v0x5568eb3b9df0_0;  alias, 1 drivers
v0x5568eb3b52d0_0 .var "wq1_rptr", 4 0;
v0x5568eb3b53a0_0 .var "wq2_rptr", 4 0;
v0x5568eb3b5460_0 .net "wrst_n", 0 0, v0x5568eb3b9e90_0;  alias, 1 drivers
E_0x5568eb3639e0/0 .event negedge, v0x5568eb3b5460_0;
E_0x5568eb3639e0/1 .event posedge, v0x5568eb3b34c0_0;
E_0x5568eb3639e0 .event/or E_0x5568eb3639e0/0, E_0x5568eb3639e0/1;
S_0x5568eb3b55f0 .scope module, "sync_w2r" "sync_w2r" 4 19, 4 93 0, S_0x5568eb395e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rq2_wptr";
    .port_info 1 /INPUT 5 "wptr";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "rrst_n";
P_0x5568eb3b57d0 .param/l "ADDRSIZE" 0 4 93, +C4<00000000000000000000000000000100>;
v0x5568eb3b58a0_0 .net "rclk", 0 0, v0x5568eb3b9850_0;  alias, 1 drivers
v0x5568eb3b5990_0 .var "rq1_wptr", 4 0;
v0x5568eb3b5a50_0 .var "rq2_wptr", 4 0;
v0x5568eb3b5b50_0 .net "rrst_n", 0 0, v0x5568eb3b9980_0;  alias, 1 drivers
v0x5568eb3b5c20_0 .net "wptr", 4 0, v0x5568eb3b72b0_0;  alias, 1 drivers
S_0x5568eb3b5d90 .scope module, "wptr_full" "wptr_full" 4 32, 4 154 0, S_0x5568eb395e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 4 "waddr";
    .port_info 2 /OUTPUT 5 "wptr";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x5568eb3b5fc0 .param/l "ADDRSIZE" 0 4 154, +C4<00000000000000000000000000000100>;
L_0x5568eb3bb160 .functor NOT 5, L_0x5568eb3bb030, C4<00000>, C4<00000>, C4<00000>;
L_0x5568eb3bb220 .functor AND 5, L_0x5568eb3baef0, L_0x5568eb3bb160, C4<11111>, C4<11111>;
L_0x5568eb3bb3d0 .functor XOR 5, L_0x5568eb3bb600, L_0x5568eb3bb330, C4<00000>, C4<00000>;
L_0x5568eb3bb870 .functor NOT 2, L_0x5568eb3bb7d0, C4<00>, C4<00>, C4<00>;
v0x5568eb3b6110_0 .net *"_ivl_10", 4 0, L_0x5568eb3bb160;  1 drivers
v0x5568eb3b6210_0 .net *"_ivl_12", 4 0, L_0x5568eb3bb220;  1 drivers
v0x5568eb3b62f0_0 .net *"_ivl_16", 4 0, L_0x5568eb3bb600;  1 drivers
v0x5568eb3b63b0_0 .net *"_ivl_18", 3 0, L_0x5568eb3bb510;  1 drivers
v0x5568eb3b6490_0 .net *"_ivl_2", 4 0, L_0x5568eb3baef0;  1 drivers
L_0x7f06fba5f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568eb3b65c0_0 .net *"_ivl_20", 0 0, L_0x7f06fba5f1c8;  1 drivers
v0x5568eb3b66a0_0 .net *"_ivl_25", 1 0, L_0x5568eb3bb7d0;  1 drivers
v0x5568eb3b6780_0 .net *"_ivl_26", 1 0, L_0x5568eb3bb870;  1 drivers
v0x5568eb3b6860_0 .net *"_ivl_29", 2 0, L_0x5568eb3bb960;  1 drivers
v0x5568eb3b6940_0 .net *"_ivl_30", 4 0, L_0x5568eb3bbae0;  1 drivers
L_0x7f06fba5f138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5568eb3b6a20_0 .net *"_ivl_5", 3 0, L_0x7f06fba5f138;  1 drivers
v0x5568eb3b6b00_0 .net *"_ivl_6", 4 0, L_0x5568eb3bb030;  1 drivers
L_0x7f06fba5f180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5568eb3b6be0_0 .net *"_ivl_9", 3 0, L_0x7f06fba5f180;  1 drivers
v0x5568eb3b6cc0_0 .net "waddr", 3 0, L_0x5568eb3bae50;  alias, 1 drivers
v0x5568eb3b6d80_0 .var "wbin", 4 0;
v0x5568eb3b6e40_0 .net "wbinnext", 4 0, L_0x5568eb3bb330;  1 drivers
v0x5568eb3b6f20_0 .net "wclk", 0 0, v0x5568eb3b9df0_0;  alias, 1 drivers
v0x5568eb3b6fc0_0 .var "wfull", 0 0;
v0x5568eb3b7060_0 .net "wfull_val", 0 0, L_0x5568eb3bbbd0;  1 drivers
v0x5568eb3b7100_0 .net "wgraynext", 4 0, L_0x5568eb3bb3d0;  1 drivers
v0x5568eb3b71e0_0 .net "winc", 0 0, L_0x5568eb3bbfa0;  alias, 1 drivers
v0x5568eb3b72b0_0 .var "wptr", 4 0;
v0x5568eb3b7380_0 .net "wq2_rptr", 4 0, v0x5568eb3b53a0_0;  alias, 1 drivers
v0x5568eb3b7450_0 .net "wrst_n", 0 0, v0x5568eb3b9e90_0;  alias, 1 drivers
L_0x5568eb3bae50 .part v0x5568eb3b6d80_0, 0, 4;
L_0x5568eb3baef0 .concat [ 1 4 0 0], L_0x5568eb3bbfa0, L_0x7f06fba5f138;
L_0x5568eb3bb030 .concat [ 1 4 0 0], v0x5568eb3b6fc0_0, L_0x7f06fba5f180;
L_0x5568eb3bb330 .arith/sum 5, v0x5568eb3b6d80_0, L_0x5568eb3bb220;
L_0x5568eb3bb510 .part L_0x5568eb3bb330, 1, 4;
L_0x5568eb3bb600 .concat [ 4 1 0 0], L_0x5568eb3bb510, L_0x7f06fba5f1c8;
L_0x5568eb3bb7d0 .part v0x5568eb3b53a0_0, 3, 2;
L_0x5568eb3bb960 .part v0x5568eb3b53a0_0, 0, 3;
L_0x5568eb3bbae0 .concat [ 3 2 0 0], L_0x5568eb3bb960, L_0x5568eb3bb870;
L_0x5568eb3bbbd0 .cmp/eq 5, L_0x5568eb3bb3d0, L_0x5568eb3bbae0;
S_0x5568eb3b94f0 .scope task, "read" "read" 2 50, 2 50 0, S_0x5568eb396e40;
 .timescale 0 0;
E_0x5568eb399340 .event posedge, v0x5568eb3b4790_0;
TD_axififotb.read ;
    %wait E_0x5568eb399340;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9cb0_0, 0, 1;
    %delay 5, 0;
    %wait E_0x5568eb399340;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9c10_0, 0, 1;
    %end;
S_0x5568eb3b96c0 .scope task, "write" "write" 2 22, 2 22 0, S_0x5568eb396e40;
 .timescale 0 0;
TD_axififotb.write ;
    %wait E_0x5568eb364c90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3ba2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3ba230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3ba190_0, 0, 1;
    %vpi_func 2 34 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x5568eb3ba050_0, 0, 8;
    %delay 5, 0;
    %wait E_0x5568eb364c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3ba230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3ba2d0_0, 0, 1;
    %end;
    .scope S_0x5568eb3b4ed0;
T_2 ;
    %wait E_0x5568eb3639e0;
    %load/vec4 v0x5568eb3b5460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b52d0_0, 0;
    %assign/vec4 v0x5568eb3b53a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5568eb3b52d0_0;
    %load/vec4 v0x5568eb3b5120_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b52d0_0, 0;
    %assign/vec4 v0x5568eb3b53a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5568eb3b55f0;
T_3 ;
    %wait E_0x5568eb367d20;
    %load/vec4 v0x5568eb3b5b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b5990_0, 0;
    %assign/vec4 v0x5568eb3b5a50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5568eb3b5990_0;
    %load/vec4 v0x5568eb3b5c20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b5990_0, 0;
    %assign/vec4 v0x5568eb3b5a50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5568eb392010;
T_4 ;
    %wait E_0x5568eb364c90;
    %load/vec4 v0x5568eb3b3580_0;
    %load/vec4 v0x5568eb3b37b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5568eb3b36d0_0;
    %load/vec4 v0x5568eb38ec50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5568eb3591c0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5568eb3b3950;
T_5 ;
    %wait E_0x5568eb367d20;
    %load/vec4 v0x5568eb3b4d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b4b70_0, 0;
    %assign/vec4 v0x5568eb3b45f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5568eb3b46b0_0;
    %load/vec4 v0x5568eb3b49d0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b4b70_0, 0;
    %assign/vec4 v0x5568eb3b45f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5568eb3b3950;
T_6 ;
    %wait E_0x5568eb367d20;
    %load/vec4 v0x5568eb3b4d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568eb3b4850_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5568eb3b4910_0;
    %assign/vec4 v0x5568eb3b4850_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5568eb3b5d90;
T_7 ;
    %wait E_0x5568eb3639e0;
    %load/vec4 v0x5568eb3b7450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b72b0_0, 0;
    %assign/vec4 v0x5568eb3b6d80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5568eb3b6e40_0;
    %load/vec4 v0x5568eb3b7100_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5568eb3b72b0_0, 0;
    %assign/vec4 v0x5568eb3b6d80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5568eb3b5d90;
T_8 ;
    %wait E_0x5568eb3639e0;
    %load/vec4 v0x5568eb3b7450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568eb3b6fc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5568eb3b7060_0;
    %assign/vec4 v0x5568eb3b6fc0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5568eb396e40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3ba230_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5568eb396e40;
T_10 ;
    %vpi_call 2 10 "$dumpfile", "axi.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5568eb396e40;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9df0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568eb3ba050_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9df0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9df0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9850_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9850_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9980_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5568eb396e40;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3ba230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9c10_0, 0, 1;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x5568eb3b9df0_0;
    %inv;
    %store/vec4 v0x5568eb3b9df0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5568eb3b9850_0;
    %inv;
    %store/vec4 v0x5568eb3b9850_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5568eb396e40;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9e90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568eb3b9980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3b9980_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_axififotb.write, S_0x5568eb3b96c0;
    %join;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568eb3ba0f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_axififotb.read, S_0x5568eb3b94f0;
    %join;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "axififotb.v";
    "axififo_wr.v";
    "axififo.v";
