// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.1 (Debug Build)
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        kernel_val_0_0_read,
        kernel_val_0_1_read,
        kernel_val_0_2_read,
        kernel_val_1_0_read,
        kernel_val_1_1_read,
        kernel_val_1_2_read,
        kernel_val_2_0_read,
        kernel_val_2_1_read,
        kernel_val_2_2_read,
        rows,
        cols
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [7:0] kernel_val_0_0_read;
input  [7:0] kernel_val_0_1_read;
input  [7:0] kernel_val_0_2_read;
input  [7:0] kernel_val_1_0_read;
input  [7:0] kernel_val_1_1_read;
input  [7:0] kernel_val_1_2_read;
input  [7:0] kernel_val_2_0_read;
input  [7:0] kernel_val_2_1_read;
input  [7:0] kernel_val_2_2_read;
input  [11:0] rows;
input  [11:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [11:0] t_V_3_reg_774;
wire   [7:0] k_buf_0_val_1_q1;
reg   [7:0] reg_984;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_6_reg_3222;
reg   [0:0] brmerge_reg_3260;
reg   [0:0] or_cond1_reg_3218;
reg   [0:0] tmp_77_reg_3231;
reg   [0:0] tmp_53_reg_3264;
reg   [0:0] tmp_100_1_reg_3303;
reg   [0:0] tmp_100_2_reg_3338;
reg    ap_sig_bdd_102;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it7;
reg   [0:0] brmerge1_reg_3299;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it7;
reg    ap_sig_bdd_131;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3260_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3231_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_53_reg_3264_pp0_it1;
reg   [0:0] or_cond3_reg_3373;
reg   [0:0] or_cond2_reg_3377;
wire   [7:0] k_buf_0_val_2_q1;
reg   [7:0] reg_990;
wire   [7:0] k_buf_0_val_0_q1;
reg   [7:0] reg_996;
wire   [7:0] k_buf_1_val_1_q1;
reg   [7:0] reg_1000;
reg   [0:0] ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1;
reg   [0:0] or_cond3_1_reg_3446;
reg   [0:0] or_cond4_1_reg_3450;
wire   [7:0] k_buf_2_val_1_q1;
reg   [7:0] reg_1006;
reg   [0:0] ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1;
reg   [0:0] or_cond3_2_reg_3519;
reg   [0:0] or_cond4_2_reg_3523;
wire   [1:0] p_rec2_fu_1017_p2;
wire   [1:0] p_rec3_fu_1029_p2;
wire   [1:0] p_rec_fu_1041_p2;
wire   [12:0] rows_cast_fu_1047_p1;
reg   [12:0] rows_cast_reg_2962;
wire   [0:0] exitcond7_fu_1035_p2;
wire   [13:0] heightloop_cast59_cast_fu_1056_p1;
reg   [13:0] heightloop_cast59_cast_reg_2969;
wire   [12:0] cols_cast7_fu_1060_p1;
reg   [12:0] cols_cast7_reg_2976;
wire   [12:0] widthloop_fu_1063_p2;
reg   [12:0] widthloop_reg_2981;
wire   [12:0] ref_fu_1069_p2;
reg   [12:0] ref_reg_2987;
wire   [13:0] cols_cast8_fu_1075_p1;
reg   [13:0] cols_cast8_reg_2996;
wire   [12:0] tmp_s_fu_1078_p2;
reg   [12:0] tmp_s_reg_3006;
wire   [12:0] tmp_4_fu_1087_p2;
reg   [12:0] tmp_4_reg_3017;
wire   [1:0] tmp_59_fu_1093_p1;
reg   [1:0] tmp_59_reg_3024;
wire   [0:0] tmp_142_2_fu_1097_p2;
reg   [0:0] tmp_142_2_reg_3029;
wire   [0:0] tmp_142_2_0_1_not_fu_1102_p2;
reg   [0:0] tmp_142_2_0_1_not_reg_3036;
wire   [0:0] tmp_142_2_0_2_not_fu_1107_p2;
reg   [0:0] tmp_142_2_0_2_not_reg_3043;
wire   [0:0] tmp_142_2_1_0_not_fu_1112_p2;
reg   [0:0] tmp_142_2_1_0_not_reg_3050;
wire   [0:0] tmp_142_2_1_1_not_fu_1117_p2;
reg   [0:0] tmp_142_2_1_1_not_reg_3057;
wire   [0:0] tmp_142_2_1_2_not_fu_1122_p2;
reg   [0:0] tmp_142_2_1_2_not_reg_3064;
wire   [0:0] tmp_142_2_2_0_not_fu_1127_p2;
reg   [0:0] tmp_142_2_2_0_not_reg_3071;
wire   [0:0] tmp_142_2_2_1_not_fu_1132_p2;
reg   [0:0] tmp_142_2_2_1_not_reg_3078;
wire   [0:0] tmp_142_2_2_2_not_fu_1137_p2;
reg   [0:0] tmp_142_2_2_2_not_reg_3085;
wire   [1:0] tmp_44_fu_1142_p2;
reg   [1:0] tmp_44_reg_3092;
wire   [11:0] i_V_fu_1161_p2;
reg   [11:0] i_V_reg_3108;
wire   [0:0] ult_fu_1167_p2;
reg   [0:0] ult_reg_3113;
wire   [0:0] tmp_5_fu_1156_p2;
wire   [0:0] tmp_87_not_fu_1182_p2;
reg   [0:0] tmp_87_not_reg_3118;
wire   [0:0] icmp5_fu_1198_p2;
reg   [0:0] icmp5_reg_3124;
wire   [1:0] tmp_48_fu_1237_p3;
reg   [1:0] tmp_48_reg_3130;
wire   [1:0] tmp_70_fu_1244_p1;
reg   [1:0] tmp_70_reg_3139;
wire   [1:0] tmp_74_fu_1282_p1;
reg   [1:0] tmp_74_reg_3145;
wire   [1:0] tmp_76_fu_1320_p1;
reg   [1:0] tmp_76_reg_3151;
wire   [0:0] tmp_49_fu_1324_p2;
reg   [0:0] tmp_49_reg_3156;
wire   [0:0] slt_fu_1330_p2;
reg   [0:0] slt_reg_3161;
wire   [0:0] tmp_93_2_fu_1335_p2;
reg   [0:0] tmp_93_2_reg_3166;
wire   [0:0] rev6_fu_1340_p2;
reg   [0:0] rev6_reg_3171;
wire   [0:0] or_cond_fu_1345_p2;
reg   [0:0] or_cond_reg_3176;
wire   [0:0] sel_tmp_fu_1353_p2;
reg   [0:0] sel_tmp_reg_3181;
wire   [0:0] sel_tmp4_fu_1357_p2;
reg   [0:0] sel_tmp4_reg_3188;
wire   [0:0] sel_tmp7_fu_1367_p2;
reg   [0:0] sel_tmp7_reg_3195;
wire   [0:0] sel_tmp9_fu_1371_p2;
reg   [0:0] sel_tmp9_reg_3202;
wire   [1:0] locy_0_2_t_fu_1377_p2;
reg   [1:0] locy_0_2_t_reg_3209;
wire   [0:0] or_cond34_2_fu_1386_p2;
reg   [0:0] or_cond34_2_reg_3213;
wire   [0:0] or_cond1_fu_1396_p2;
wire   [0:0] tmp_6_fu_1405_p2;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_3222_pp0_it6;
wire   [11:0] j_V_fu_1410_p2;
wire   [0:0] tmp_77_fu_1447_p3;
reg   [0:0] ap_reg_ppstg_tmp_77_reg_3231_pp0_it2;
wire   [12:0] x_fu_1462_p3;
reg   [12:0] x_reg_3235;
wire   [0:0] brmerge_fu_1470_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_3260_pp0_it2;
wire   [0:0] tmp_53_fu_1474_p2;
reg   [0:0] ap_reg_ppstg_tmp_53_reg_3264_pp0_it2;
wire   [0:0] slt4_fu_1479_p2;
reg   [0:0] slt4_reg_3268;
reg   [10:0] k_buf_0_val_2_addr_4_reg_3273;
wire   [0:0] tmp_55_fu_1491_p2;
reg   [0:0] tmp_55_reg_3279;
wire   [1:0] tmp_104_0_t_fu_1500_p2;
reg   [1:0] tmp_104_0_t_reg_3283;
reg   [10:0] k_buf_0_val_1_addr_5_reg_3287;
reg   [10:0] k_buf_0_val_0_addr_4_reg_3293;
wire   [0:0] brmerge1_fu_1526_p2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it2;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it3;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it4;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it5;
reg   [0:0] ap_reg_ppstg_brmerge1_reg_3299_pp0_it6;
wire   [0:0] tmp_100_1_fu_1532_p2;
reg   [0:0] ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2;
wire   [0:0] slt5_fu_1537_p2;
reg   [0:0] slt5_reg_3307;
reg   [10:0] k_buf_1_val_2_addr_4_reg_3312;
wire   [0:0] tmp_102_1_fu_1549_p2;
reg   [0:0] tmp_102_1_reg_3318;
wire   [1:0] tmp_104_1_t_fu_1558_p2;
reg   [1:0] tmp_104_1_t_reg_3322;
reg   [10:0] k_buf_1_val_1_addr_5_reg_3326;
reg   [10:0] k_buf_1_val_0_addr_4_reg_3332;
wire   [0:0] tmp_100_2_fu_1563_p2;
reg   [0:0] ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2;
wire   [0:0] slt6_fu_1568_p2;
reg   [0:0] slt6_reg_3342;
reg   [10:0] k_buf_2_val_2_addr_4_reg_3347;
wire   [0:0] tmp_102_2_fu_1580_p2;
reg   [0:0] tmp_102_2_reg_3353;
wire   [1:0] tmp_104_2_t_fu_1589_p2;
reg   [1:0] tmp_104_2_t_reg_3357;
reg   [10:0] k_buf_2_val_1_addr_5_reg_3361;
reg   [10:0] k_buf_2_val_0_addr_4_reg_3367;
wire   [0:0] or_cond3_fu_1603_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_3373_pp0_it2;
wire   [0:0] or_cond2_fu_1613_p2;
reg   [0:0] ap_reg_ppstg_or_cond2_reg_3377_pp0_it2;
wire   [1:0] tmp_128_0_t_fu_1627_p2;
reg   [1:0] tmp_128_0_t_reg_3391;
reg   [1:0] ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2;
wire   [1:0] tmp_123_0_t_fu_1635_p2;
reg   [1:0] tmp_123_0_t_reg_3395;
reg   [1:0] ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] Toppixel_reg_3399;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] temp_57_reg_3404;
reg   [7:0] ap_reg_ppstg_temp_57_reg_3404_pp0_it2;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] temp_58_reg_3410;
reg   [7:0] ap_reg_ppstg_temp_58_reg_3410_pp0_it2;
wire   [0:0] or_cond3_1_fu_1676_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2;
wire   [0:0] or_cond4_1_fu_1686_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2;
wire   [1:0] tmp_128_1_t_fu_1700_p2;
reg   [1:0] tmp_128_1_t_reg_3464;
reg   [1:0] ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2;
wire   [1:0] tmp_123_1_t_fu_1708_p2;
reg   [1:0] tmp_123_1_t_reg_3468;
reg   [1:0] ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] Toppixel_3_reg_3472;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] temp_reg_3477;
reg   [7:0] ap_reg_ppstg_temp_reg_3477_pp0_it2;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] temp_59_reg_3483;
reg   [7:0] ap_reg_ppstg_temp_59_reg_3483_pp0_it2;
wire   [0:0] or_cond3_2_fu_1749_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2;
wire   [0:0] or_cond4_2_fu_1759_p2;
reg   [0:0] ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2;
wire   [1:0] tmp_128_2_t_fu_1773_p2;
reg   [1:0] tmp_128_2_t_reg_3537;
reg   [1:0] ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2;
wire   [1:0] tmp_123_2_t_fu_1781_p2;
reg   [1:0] tmp_123_2_t_reg_3541;
reg   [1:0] ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] Toppixel_4_reg_3545;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] temp_60_reg_3550;
reg   [7:0] ap_reg_ppstg_temp_60_reg_3550_pp0_it2;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] temp_61_reg_3556;
reg   [7:0] ap_reg_ppstg_temp_61_reg_3556_pp0_it2;
reg   [7:0] src_kernel_win_0_val_2_1_5_reg_3592;
reg   [7:0] src_kernel_win_1_val_2_1_5_reg_3597;
reg   [7:0] src_kernel_win_2_val_2_1_5_reg_3602;
wire   [7:0] src_kernel_win_0_val_2_1_6_fu_1855_p3;
reg   [7:0] src_kernel_win_0_val_2_1_6_reg_3607;
wire   [0:0] tmp_143_0_0_1_fu_1863_p2;
reg   [0:0] tmp_143_0_0_1_reg_3612;
wire   [7:0] k_buf_1_val_2_q1;
reg   [7:0] src_kernel_win_1_val_1_0_11_reg_3617;
wire   [7:0] k_buf_1_val_0_q1;
reg   [7:0] src_kernel_win_1_val_0_0_14_reg_3622;
wire   [7:0] src_kernel_win_1_val_0_0_9_fu_1889_p3;
reg   [7:0] src_kernel_win_1_val_0_0_9_reg_3627;
wire   [7:0] src_kernel_win_1_val_1_0_1_fu_1903_p3;
reg   [7:0] src_kernel_win_1_val_1_0_1_reg_3632;
wire   [7:0] src_kernel_win_1_val_2_1_6_fu_1934_p3;
reg   [7:0] src_kernel_win_1_val_2_1_6_reg_3637;
wire   [0:0] tmp_143_1_0_1_fu_1942_p2;
reg   [0:0] tmp_143_1_0_1_reg_3642;
wire   [7:0] k_buf_2_val_2_q1;
reg   [7:0] src_kernel_win_2_val_1_0_11_reg_3647;
wire   [7:0] k_buf_2_val_0_q1;
reg   [7:0] src_kernel_win_2_val_0_0_14_reg_3652;
wire   [7:0] src_kernel_win_2_val_0_0_9_fu_1972_p3;
reg   [7:0] src_kernel_win_2_val_0_0_9_reg_3657;
wire   [7:0] src_kernel_win_2_val_1_0_1_fu_1986_p3;
reg   [7:0] src_kernel_win_2_val_1_0_1_reg_3662;
wire   [7:0] src_kernel_win_2_val_2_1_6_fu_2017_p3;
reg   [7:0] src_kernel_win_2_val_2_1_6_reg_3667;
wire   [0:0] tmp_143_2_0_1_fu_2025_p2;
reg   [0:0] tmp_143_2_0_1_reg_3672;
reg   [7:0] src_kernel_win_0_val_0_1_5_reg_3677;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it6;
reg   [7:0] src_kernel_win_0_val_1_1_5_reg_3684;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3684_pp0_it4;
reg   [7:0] src_kernel_win_1_val_0_1_5_reg_3691;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it6;
reg   [7:0] src_kernel_win_1_val_1_1_5_reg_3698;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3698_pp0_it4;
reg   [7:0] src_kernel_win_2_val_0_1_5_reg_3705;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it4;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it6;
reg   [7:0] src_kernel_win_2_val_1_1_5_reg_3712;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3712_pp0_it4;
reg   [7:0] src_kernel_win_0_val_2_0_load_reg_3719;
wire   [7:0] src_kernel_win_0_val_2_1_7_fu_2139_p3;
reg   [7:0] src_kernel_win_0_val_2_1_7_reg_3724;
wire   [0:0] or_cond7_fu_2151_p2;
reg   [0:0] or_cond7_reg_3729;
reg   [7:0] src_kernel_win_1_val_2_0_load_reg_3734;
wire   [7:0] src_kernel_win_1_val_2_1_7_fu_2184_p3;
reg   [7:0] src_kernel_win_1_val_2_1_7_reg_3739;
wire   [0:0] or_cond15_fu_2196_p2;
reg   [0:0] or_cond15_reg_3744;
reg   [7:0] src_kernel_win_2_val_2_0_load_reg_3749;
wire   [7:0] src_kernel_win_2_val_2_1_7_fu_2225_p3;
reg   [7:0] src_kernel_win_2_val_2_1_7_reg_3754;
wire   [0:0] or_cond24_fu_2237_p2;
reg   [0:0] or_cond24_reg_3759;
reg   [7:0] src_kernel_win_0_val_0_0_load_reg_3764;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7;
reg   [7:0] src_kernel_win_0_val_1_0_load_reg_3770;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3770_pp0_it5;
wire   [7:0] src_kernel_win_0_val_1_1_6_fu_2267_p3;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3776;
reg   [7:0] src_kernel_win_1_val_0_0_load_reg_3782;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7;
reg   [7:0] src_kernel_win_1_val_1_0_load_reg_3788;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3788_pp0_it5;
wire   [7:0] src_kernel_win_1_val_1_1_6_fu_2300_p3;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3794;
reg   [7:0] src_kernel_win_2_val_0_0_load_reg_3800;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it5;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it6;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7;
reg   [7:0] src_kernel_win_2_val_1_0_load_reg_3806;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3806_pp0_it5;
wire   [7:0] src_kernel_win_2_val_1_1_6_fu_2333_p3;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3812;
wire   [7:0] src_kernel_win_0_val_1_1_7_fu_2362_p3;
reg   [7:0] src_kernel_win_0_val_1_1_7_reg_3818;
wire   [0:0] tmp_143_0_1_2_fu_2368_p2;
reg   [0:0] tmp_143_0_1_2_reg_3823;
wire   [7:0] src_kernel_win_1_val_1_1_7_fu_2382_p3;
reg   [7:0] src_kernel_win_1_val_1_1_7_reg_3828;
wire   [0:0] tmp_143_1_1_2_fu_2388_p2;
reg   [0:0] tmp_143_1_1_2_reg_3833;
wire   [7:0] src_kernel_win_2_val_1_1_7_fu_2402_p3;
reg   [7:0] src_kernel_win_2_val_1_1_7_reg_3838;
wire   [0:0] tmp_143_2_1_2_fu_2408_p2;
reg   [0:0] tmp_143_2_1_2_reg_3843;
reg   [7:0] src_kernel_win_0_val_0_1_load_reg_3848;
wire   [7:0] src_kernel_win_0_val_1_0_19_fu_2420_p3;
reg   [7:0] src_kernel_win_0_val_1_0_19_reg_3853;
wire   [0:0] or_cond10_fu_2432_p2;
reg   [0:0] or_cond10_reg_3858;
reg   [7:0] src_kernel_win_1_val_0_1_load_reg_3863;
wire   [7:0] src_kernel_win_1_val_1_0_13_fu_2444_p3;
reg   [7:0] src_kernel_win_1_val_1_0_13_reg_3868;
wire   [0:0] or_cond19_fu_2456_p2;
reg   [0:0] or_cond19_reg_3873;
reg   [7:0] src_kernel_win_2_val_0_1_load_reg_3878;
wire   [7:0] src_kernel_win_2_val_1_0_13_fu_2468_p3;
reg   [7:0] src_kernel_win_2_val_1_0_13_reg_3883;
wire   [0:0] or_cond28_fu_2480_p2;
reg   [0:0] or_cond28_reg_3888;
wire   [7:0] src_kernel_win_0_val_0_1_7_fu_2512_p3;
reg   [7:0] src_kernel_win_0_val_0_1_7_reg_3893;
wire   [7:0] src_kernel_win_1_val_0_1_7_fu_2534_p3;
reg   [7:0] src_kernel_win_1_val_0_1_7_reg_3899;
wire   [7:0] src_kernel_win_2_val_0_1_7_fu_2556_p3;
reg   [7:0] src_kernel_win_2_val_0_1_7_reg_3905;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
reg   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
reg   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
reg   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
reg   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
reg   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
reg   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
reg   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [1:0] p_0202_rec_reg_730;
wire   [0:0] exitcond9_fu_1011_p2;
reg   [1:0] p_0206_rec_reg_741;
wire   [0:0] exitcond8_fu_1023_p2;
reg   [1:0] p_0210_rec_reg_752;
reg   [11:0] t_V_reg_763;
wire   [63:0] tmp_54_fu_1484_p1;
wire   [63:0] tmp_101_1_fu_1542_p1;
wire   [63:0] tmp_101_2_fu_1573_p1;
wire   [63:0] tmp_61_fu_1619_p1;
wire   [63:0] tmp_56_fu_1655_p1;
wire   [63:0] tmp_52_fu_1661_p1;
wire   [63:0] tmp_114_1_fu_1692_p1;
wire   [63:0] tmp_106_1_fu_1728_p1;
wire   [63:0] tmp_94_1_fu_1734_p1;
wire   [63:0] tmp_114_2_fu_1765_p1;
wire   [63:0] tmp_106_2_fu_1801_p1;
wire   [63:0] tmp_94_2_fu_1807_p1;
reg   [7:0] right_border_buf_0_val_0_0_fu_178;
reg   [7:0] right_border_buf_0_val_0_1_fu_182;
reg   [7:0] right_border_buf_0_val_0_2_fu_186;
reg   [7:0] right_border_buf_1_val_0_0_fu_190;
reg   [7:0] right_border_buf_1_val_0_1_fu_194;
reg   [7:0] right_border_buf_1_val_0_2_fu_198;
reg   [7:0] right_border_buf_2_val_0_0_fu_202;
reg   [7:0] right_border_buf_2_val_0_1_fu_206;
reg   [7:0] right_border_buf_2_val_0_2_fu_210;
reg   [7:0] src_kernel_win_0_val_0_0_fu_226;
wire   [7:0] src_kernel_win_0_val_0_0_9_fu_2109_p3;
reg   [7:0] src_kernel_win_0_val_0_1_fu_230;
reg   [7:0] src_kernel_win_2_val_1_0_7_fu_234;
reg   [7:0] src_kernel_win_0_val_1_0_fu_238;
wire   [7:0] src_kernel_win_0_val_1_0_1_fu_2124_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_242;
reg   [7:0] src_kernel_win_2_val_0_0_11_fu_246;
reg   [7:0] src_kernel_win_0_val_2_0_fu_250;
reg   [7:0] src_kernel_win_0_val_2_1_fu_254;
reg   [7:0] src_kernel_win_1_val_1_0_7_fu_258;
reg   [7:0] src_kernel_win_1_val_0_0_fu_262;
reg   [7:0] src_kernel_win_1_val_0_1_fu_266;
reg   [7:0] src_kernel_win_1_val_0_0_11_fu_270;
reg   [7:0] src_kernel_win_1_val_2_0_fu_274;
reg   [7:0] src_kernel_win_1_val_1_0_fu_278;
reg   [7:0] src_kernel_win_1_val_1_1_fu_282;
reg   [7:0] src_kernel_win_0_val_1_0_10_fu_286;
reg   [7:0] src_kernel_win_1_val_2_1_fu_290;
reg   [7:0] src_kernel_win_0_val_0_0_11_fu_294;
reg   [7:0] src_kernel_win_2_val_0_0_fu_298;
reg   [7:0] src_kernel_win_2_val_0_1_fu_302;
reg   [7:0] src_kernel_win_2_val_2_1_fu_306;
reg   [7:0] src_kernel_win_2_val_2_0_fu_310;
reg   [7:0] src_kernel_win_2_val_1_0_fu_314;
reg   [7:0] src_kernel_win_2_val_1_1_fu_318;
wire   [12:0] heightloop_fu_1050_p2;
wire   [1:0] tmp_58_fu_1084_p1;
wire   [13:0] tmp19_cast_fu_1152_p1;
wire   [12:0] tmp19_cast1_fu_1148_p1;
wire   [12:0] ImagLoc_y_fu_1172_p2;
wire   [11:0] tr5_fu_1188_p4;
wire   [0:0] tmp_67_fu_1214_p3;
wire   [0:0] tmp_46_fu_1209_p2;
wire   [12:0] p_assign_s_fu_1222_p3;
wire   [0:0] tmp_45_fu_1204_p2;
wire   [12:0] tmp_47_fu_1229_p3;
wire   [12:0] ImagLoc_y_3_fu_1248_p2;
wire   [0:0] tmp_73_fu_1259_p3;
wire   [0:0] tmp_99_0_1_fu_1254_p2;
wire   [12:0] p_assign_12_fu_1267_p3;
wire   [12:0] tmp_132_0_1_v_fu_1274_p3;
wire   [12:0] ImagLoc_y_4_fu_1286_p2;
wire   [0:0] tmp_75_fu_1297_p3;
wire   [0:0] tmp_99_0_2_fu_1292_p2;
wire   [12:0] p_assign_13_fu_1305_p3;
wire   [12:0] tmp_132_0_2_v_fu_1312_p3;
wire   [13:0] tmp_93_2_fu_1335_p0;
wire   [1:0] locy_0_0_t_fu_1349_p2;
wire   [1:0] locy_0_1_t_fu_1363_p2;
wire   [0:0] rev_fu_1381_p2;
wire   [0:0] brmerge36_2_fu_1391_p2;
wire   [12:0] tmp_72_cast1_fu_1401_p1;
wire   [10:0] tr_fu_1416_p4;
wire   [12:0] ImagLoc_x_fu_1432_p2;
wire   [0:0] tmp_51_fu_1442_p2;
wire   [12:0] p_assign_1_fu_1455_p3;
wire   [13:0] tmp_53_fu_1474_p0;
wire   [13:0] ImagLoc_x_0_0_cast1_fu_1438_p1;
wire   [13:0] slt4_fu_1479_p0;
wire   [1:0] tmp_78_fu_1496_p1;
wire   [0:0] ult2_fu_1505_p2;
wire   [0:0] icmp_fu_1426_p2;
wire   [0:0] rev8_fu_1510_p2;
wire   [0:0] tmp44_fu_1521_p2;
wire   [0:0] tmp43_fu_1516_p2;
wire   [13:0] tmp_100_1_fu_1532_p0;
wire   [13:0] slt5_fu_1537_p0;
wire   [1:0] tmp_82_fu_1554_p1;
wire   [13:0] tmp_100_2_fu_1563_p0;
wire   [13:0] slt6_fu_1568_p0;
wire   [1:0] tmp_86_fu_1585_p1;
wire   [0:0] rev7_fu_1594_p2;
wire   [0:0] tmp_57_fu_1599_p2;
wire   [0:0] tmp_60_fu_1609_p2;
wire   [1:0] tmp_81_fu_1624_p1;
wire   [1:0] tmp_79_fu_1632_p1;
wire   [0:0] rev9_fu_1667_p2;
wire   [0:0] tmp_107_1_fu_1672_p2;
wire   [0:0] tmp_109_1_fu_1682_p2;
wire   [1:0] tmp_85_fu_1697_p1;
wire   [1:0] tmp_83_fu_1705_p1;
wire   [0:0] rev10_fu_1740_p2;
wire   [0:0] tmp_107_2_fu_1745_p2;
wire   [0:0] tmp_109_2_fu_1755_p2;
wire   [1:0] tmp_89_fu_1770_p1;
wire   [1:0] tmp_87_fu_1778_p1;
wire   [0:0] tmp_62_fu_1844_p2;
wire   [0:0] or_cond5_fu_1850_p2;
wire   [7:0] sel_tmp15_fu_1882_p3;
wire   [7:0] sel_tmp20_fu_1896_p3;
wire   [0:0] tmp_143_1_fu_1923_p2;
wire   [0:0] or_cond13_fu_1929_p2;
wire   [7:0] sel_tmp27_fu_1965_p3;
wire   [7:0] sel_tmp28_fu_1979_p3;
wire   [0:0] tmp_143_2_fu_2006_p2;
wire   [0:0] or_cond22_fu_2012_p2;
wire   [7:0] sel_tmp3_fu_2102_p3;
wire   [7:0] sel_tmp8_fu_2117_p3;
wire   [0:0] or_cond6_fu_2135_p2;
wire   [0:0] tmp_143_0_0_2_fu_2145_p2;
wire   [0:0] or_cond14_fu_2180_p2;
wire   [0:0] tmp_143_1_0_2_fu_2190_p2;
wire   [0:0] or_cond23_fu_2221_p2;
wire   [0:0] tmp_143_2_0_2_fu_2231_p2;
wire   [7:0] src_kernel_win_0_val_2_0_8_fu_2251_p3;
wire   [0:0] tmp_143_0_1_fu_2256_p2;
wire   [0:0] or_cond8_fu_2262_p2;
wire   [7:0] src_kernel_win_1_val_2_0_8_fu_2284_p3;
wire   [0:0] tmp_143_1_1_fu_2289_p2;
wire   [0:0] or_cond16_fu_2295_p2;
wire   [7:0] src_kernel_win_2_val_2_0_8_fu_2317_p3;
wire   [0:0] tmp_143_2_1_fu_2322_p2;
wire   [0:0] or_cond25_fu_2328_p2;
wire   [0:0] tmp_143_0_1_1_fu_2353_p2;
wire   [0:0] or_cond9_fu_2357_p2;
wire   [0:0] tmp_143_1_1_1_fu_2373_p2;
wire   [0:0] or_cond17_fu_2377_p2;
wire   [0:0] tmp_143_2_1_1_fu_2393_p2;
wire   [0:0] or_cond26_fu_2397_p2;
wire   [0:0] or_cond4_fu_2416_p2;
wire   [0:0] tmp_143_0_2_fu_2426_p2;
wire   [0:0] or_cond18_fu_2440_p2;
wire   [0:0] tmp_143_1_2_fu_2450_p2;
wire   [0:0] or_cond27_fu_2464_p2;
wire   [0:0] tmp_143_2_2_fu_2474_p2;
wire   [7:0] src_kernel_win_0_val_0_1_6_fu_2497_p3;
wire   [0:0] tmp_143_0_2_1_fu_2502_p2;
wire   [0:0] or_cond11_fu_2507_p2;
wire   [7:0] src_kernel_win_1_val_0_1_6_fu_2519_p3;
wire   [0:0] tmp_143_1_2_1_fu_2524_p2;
wire   [0:0] or_cond20_fu_2529_p2;
wire   [7:0] src_kernel_win_2_val_0_1_6_fu_2541_p3;
wire   [0:0] tmp_143_2_2_1_fu_2546_p2;
wire   [0:0] or_cond29_fu_2551_p2;
wire   [0:0] tmp_143_0_2_2_fu_2563_p2;
wire   [0:0] or_cond12_fu_2567_p2;
wire   [0:0] tmp_143_1_2_2_fu_2579_p2;
wire   [0:0] or_cond21_fu_2583_p2;
wire   [0:0] tmp_143_2_2_2_fu_2595_p2;
wire   [0:0] or_cond30_fu_2599_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_sig_bdd_2349;
reg    ap_sig_bdd_2352;
reg    ap_sig_bdd_2347;
reg    ap_sig_bdd_2357;
reg    ap_sig_bdd_2359;
reg    ap_sig_bdd_2363;
reg    ap_sig_bdd_2365;
reg    ap_sig_bdd_2369;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_st2_fsm_1 = 3'b1;
parameter    ap_ST_st3_fsm_2 = 3'b10;
parameter    ap_ST_st4_fsm_3 = 3'b11;
parameter    ap_ST_st5_fsm_4 = 3'b100;
parameter    ap_ST_st6_fsm_5 = 3'b101;
parameter    ap_ST_pp0_stg0_fsm_6 = 3'b110;
parameter    ap_ST_st16_fsm_7 = 3'b111;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv13_1FFE = 13'b1111111111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;


filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 ),
    .q1( k_buf_0_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 ),
    .q1( k_buf_0_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 ),
    .q1( k_buf_0_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 ),
    .q1( k_buf_1_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 ),
    .q1( k_buf_1_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 ),
    .q1( k_buf_1_val_2_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 ),
    .q1( k_buf_2_val_0_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 ),
    .q1( k_buf_2_val_1_q1 )
);

filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 ),
    .q1( k_buf_2_val_2_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_6_fu_1405_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st6_fsm_5 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        Toppixel_3_reg_3472 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        Toppixel_4_reg_3545 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        Toppixel_reg_3399 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it1 <= brmerge1_reg_3299;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it2 <= ap_reg_ppstg_brmerge1_reg_3299_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it3 <= ap_reg_ppstg_brmerge1_reg_3299_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it4 <= ap_reg_ppstg_brmerge1_reg_3299_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it5 <= ap_reg_ppstg_brmerge1_reg_3299_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it6 <= ap_reg_ppstg_brmerge1_reg_3299_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge1_reg_3299_pp0_it7 <= ap_reg_ppstg_brmerge1_reg_3299_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge_reg_3260_pp0_it1 <= brmerge_reg_3260;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_brmerge_reg_3260_pp0_it2 <= ap_reg_ppstg_brmerge_reg_3260_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond2_reg_3377_pp0_it2 <= or_cond2_reg_3377;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2 <= or_cond3_1_reg_3446;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2 <= or_cond3_2_reg_3519;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond3_reg_3373_pp0_it2 <= or_cond3_reg_3373;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2 <= or_cond4_1_reg_3450;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2 <= or_cond4_2_reg_3523;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it5 <= src_kernel_win_0_val_0_0_load_reg_3764;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it4 <= src_kernel_win_0_val_0_1_5_reg_3677;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it5 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it6 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3770_pp0_it5 <= src_kernel_win_0_val_1_0_load_reg_3770;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3684_pp0_it4 <= src_kernel_win_0_val_1_1_5_reg_3684;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it5 <= src_kernel_win_1_val_0_0_load_reg_3782;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it4 <= src_kernel_win_1_val_0_1_5_reg_3691;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it5 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it6 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3788_pp0_it5 <= src_kernel_win_1_val_1_0_load_reg_3788;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3698_pp0_it4 <= src_kernel_win_1_val_1_1_5_reg_3698;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it5 <= src_kernel_win_2_val_0_0_load_reg_3800;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it4 <= src_kernel_win_2_val_0_1_5_reg_3705;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it5 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it6 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3806_pp0_it5 <= src_kernel_win_2_val_1_0_load_reg_3806;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3712_pp0_it4 <= src_kernel_win_2_val_1_1_5_reg_3712;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_57_reg_3404_pp0_it2 <= temp_57_reg_3404;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_58_reg_3410_pp0_it2 <= temp_58_reg_3410;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_59_reg_3483_pp0_it2 <= temp_59_reg_3483;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_60_reg_3550_pp0_it2 <= temp_60_reg_3550;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_61_reg_3556_pp0_it2 <= temp_61_reg_3556;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_temp_reg_3477_pp0_it2 <= temp_reg_3477;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1 <= tmp_100_1_reg_3303;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2 <= ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1 <= tmp_100_2_reg_3338;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2 <= ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 <= tmp_123_0_t_reg_3395;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 <= tmp_123_1_t_reg_3468;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 <= tmp_123_2_t_reg_3541;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 <= tmp_128_0_t_reg_3391;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 <= tmp_128_1_t_reg_3464;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 <= tmp_128_2_t_reg_3537;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_53_reg_3264_pp0_it1 <= tmp_53_reg_3264;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_53_reg_3264_pp0_it2 <= ap_reg_ppstg_tmp_53_reg_3264_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it1 <= tmp_6_reg_3222;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it2 <= ap_reg_ppstg_tmp_6_reg_3222_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it3 <= ap_reg_ppstg_tmp_6_reg_3222_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it4 <= ap_reg_ppstg_tmp_6_reg_3222_pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it5 <= ap_reg_ppstg_tmp_6_reg_3222_pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it6 <= ap_reg_ppstg_tmp_6_reg_3222_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_6_reg_3222_pp0_it7 <= ap_reg_ppstg_tmp_6_reg_3222_pp0_it6;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_77_reg_3231_pp0_it1 <= tmp_77_reg_3231;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        ap_reg_ppstg_tmp_77_reg_3231_pp0_it2 <= ap_reg_ppstg_tmp_77_reg_3231_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2))) begin
        brmerge1_reg_3299 <= brmerge1_fu_1526_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2))) begin
        brmerge_reg_3260 <= brmerge_fu_1470_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        cols_cast7_reg_2976[0] <= cols_cast7_fu_1060_p1[0];
        cols_cast7_reg_2976[1] <= cols_cast7_fu_1060_p1[1];
        cols_cast7_reg_2976[2] <= cols_cast7_fu_1060_p1[2];
        cols_cast7_reg_2976[3] <= cols_cast7_fu_1060_p1[3];
        cols_cast7_reg_2976[4] <= cols_cast7_fu_1060_p1[4];
        cols_cast7_reg_2976[5] <= cols_cast7_fu_1060_p1[5];
        cols_cast7_reg_2976[6] <= cols_cast7_fu_1060_p1[6];
        cols_cast7_reg_2976[7] <= cols_cast7_fu_1060_p1[7];
        cols_cast7_reg_2976[8] <= cols_cast7_fu_1060_p1[8];
        cols_cast7_reg_2976[9] <= cols_cast7_fu_1060_p1[9];
        cols_cast7_reg_2976[10] <= cols_cast7_fu_1060_p1[10];
        cols_cast7_reg_2976[11] <= cols_cast7_fu_1060_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        cols_cast8_reg_2996[0] <= cols_cast8_fu_1075_p1[0];
        cols_cast8_reg_2996[1] <= cols_cast8_fu_1075_p1[1];
        cols_cast8_reg_2996[2] <= cols_cast8_fu_1075_p1[2];
        cols_cast8_reg_2996[3] <= cols_cast8_fu_1075_p1[3];
        cols_cast8_reg_2996[4] <= cols_cast8_fu_1075_p1[4];
        cols_cast8_reg_2996[5] <= cols_cast8_fu_1075_p1[5];
        cols_cast8_reg_2996[6] <= cols_cast8_fu_1075_p1[6];
        cols_cast8_reg_2996[7] <= cols_cast8_fu_1075_p1[7];
        cols_cast8_reg_2996[8] <= cols_cast8_fu_1075_p1[8];
        cols_cast8_reg_2996[9] <= cols_cast8_fu_1075_p1[9];
        cols_cast8_reg_2996[10] <= cols_cast8_fu_1075_p1[10];
        cols_cast8_reg_2996[11] <= cols_cast8_fu_1075_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        heightloop_cast59_cast_reg_2969[0] <= heightloop_cast59_cast_fu_1056_p1[0];
        heightloop_cast59_cast_reg_2969[1] <= heightloop_cast59_cast_fu_1056_p1[1];
        heightloop_cast59_cast_reg_2969[2] <= heightloop_cast59_cast_fu_1056_p1[2];
        heightloop_cast59_cast_reg_2969[3] <= heightloop_cast59_cast_fu_1056_p1[3];
        heightloop_cast59_cast_reg_2969[4] <= heightloop_cast59_cast_fu_1056_p1[4];
        heightloop_cast59_cast_reg_2969[5] <= heightloop_cast59_cast_fu_1056_p1[5];
        heightloop_cast59_cast_reg_2969[6] <= heightloop_cast59_cast_fu_1056_p1[6];
        heightloop_cast59_cast_reg_2969[7] <= heightloop_cast59_cast_fu_1056_p1[7];
        heightloop_cast59_cast_reg_2969[8] <= heightloop_cast59_cast_fu_1056_p1[8];
        heightloop_cast59_cast_reg_2969[9] <= heightloop_cast59_cast_fu_1056_p1[9];
        heightloop_cast59_cast_reg_2969[10] <= heightloop_cast59_cast_fu_1056_p1[10];
        heightloop_cast59_cast_reg_2969[11] <= heightloop_cast59_cast_fu_1056_p1[11];
        heightloop_cast59_cast_reg_2969[12] <= heightloop_cast59_cast_fu_1056_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st5_fsm_4 == ap_CS_fsm)) begin
        i_V_reg_3108 <= i_V_fu_1161_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        icmp5_reg_3124 <= icmp5_fu_1198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        k_buf_0_val_0_addr_4_reg_3293 <= tmp_54_fu_1484_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        k_buf_0_val_1_addr_5_reg_3287 <= tmp_54_fu_1484_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        k_buf_0_val_2_addr_4_reg_3273 <= tmp_54_fu_1484_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        k_buf_1_val_0_addr_4_reg_3332 <= tmp_101_1_fu_1542_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        k_buf_1_val_1_addr_5_reg_3326 <= tmp_101_1_fu_1542_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        k_buf_1_val_2_addr_4_reg_3312 <= tmp_101_1_fu_1542_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        k_buf_2_val_0_addr_4_reg_3367 <= tmp_101_2_fu_1573_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        k_buf_2_val_1_addr_5_reg_3361 <= tmp_101_2_fu_1573_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        k_buf_2_val_2_addr_4_reg_3347 <= tmp_101_2_fu_1573_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        locy_0_2_t_reg_3209 <= locy_0_2_t_fu_1377_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        or_cond10_reg_3858 <= or_cond10_fu_2432_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        or_cond15_reg_3744 <= or_cond15_fu_2196_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        or_cond19_reg_3873 <= or_cond19_fu_2456_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond1_reg_3218 <= or_cond1_fu_1396_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        or_cond24_reg_3759 <= or_cond24_fu_2237_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        or_cond28_reg_3888 <= or_cond28_fu_2480_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_fu_1603_p2))) begin
        or_cond2_reg_3377 <= or_cond2_fu_1613_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond34_2_reg_3213 <= or_cond34_2_fu_1386_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        or_cond3_1_reg_3446 <= or_cond3_1_fu_1676_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        or_cond3_2_reg_3519 <= or_cond3_2_fu_1749_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        or_cond3_reg_3373 <= or_cond3_fu_1603_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_1_fu_1676_p2))) begin
        or_cond4_1_reg_3450 <= or_cond4_1_fu_1686_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_2_fu_1749_p2))) begin
        or_cond4_2_reg_3523 <= or_cond4_2_fu_1759_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        or_cond7_reg_3729 <= or_cond7_fu_2151_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        or_cond_reg_3176 <= or_cond_fu_1345_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_0202_rec_reg_730 <= ap_const_lv2_0;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond9_fu_1011_p2))) begin
        p_0202_rec_reg_730 <= p_rec2_fu_1017_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond9_fu_1011_p2))) begin
        p_0206_rec_reg_741 <= ap_const_lv2_0;
    end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond8_fu_1023_p2))) begin
        p_0206_rec_reg_741 <= p_rec3_fu_1029_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond8_fu_1023_p2))) begin
        p_0210_rec_reg_752 <= ap_const_lv2_0;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        p_0210_rec_reg_752 <= p_rec_fu_1041_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        ref_reg_2987 <= ref_fu_1069_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3446) & ~(ap_const_lv1_0 == or_cond4_1_reg_3450)))) begin
        reg_1000 <= k_buf_1_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3519) & ~(ap_const_lv1_0 == or_cond4_2_reg_3523)))) begin
        reg_1006 <= k_buf_2_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3373) & ~(ap_const_lv1_0 == or_cond2_reg_3377)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1)))) begin
        reg_984 <= k_buf_0_val_1_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3373) & ~(ap_const_lv1_0 == or_cond2_reg_3377)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1)))) begin
        reg_990 <= k_buf_0_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1)))) begin
        reg_996 <= k_buf_0_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        rev6_reg_3171 <= rev6_fu_1340_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_55_reg_3279) & (tmp_104_0_t_reg_3283 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_178 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_55_reg_3279) & (tmp_104_0_t_reg_3283 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_182 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_55_reg_3279) & ~(tmp_104_0_t_reg_3283 == ap_const_lv2_1) & ~(tmp_104_0_t_reg_3283 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_186 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_102_1_reg_3318) & (tmp_104_1_t_reg_3322 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_190 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_102_1_reg_3318) & (tmp_104_1_t_reg_3322 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_194 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_102_1_reg_3318) & ~(tmp_104_1_t_reg_3322 == ap_const_lv2_1) & ~(tmp_104_1_t_reg_3322 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_198 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_102_2_reg_3353) & (tmp_104_2_t_reg_3357 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_202 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_102_2_reg_3353) & (tmp_104_2_t_reg_3357 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_206 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == tmp_102_2_reg_3353) & ~(tmp_104_2_t_reg_3357 == ap_const_lv2_1) & ~(tmp_104_2_t_reg_3357 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_210 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        rows_cast_reg_2962[0] <= rows_cast_fu_1047_p1[0];
        rows_cast_reg_2962[1] <= rows_cast_fu_1047_p1[1];
        rows_cast_reg_2962[2] <= rows_cast_fu_1047_p1[2];
        rows_cast_reg_2962[3] <= rows_cast_fu_1047_p1[3];
        rows_cast_reg_2962[4] <= rows_cast_fu_1047_p1[4];
        rows_cast_reg_2962[5] <= rows_cast_fu_1047_p1[5];
        rows_cast_reg_2962[6] <= rows_cast_fu_1047_p1[6];
        rows_cast_reg_2962[7] <= rows_cast_fu_1047_p1[7];
        rows_cast_reg_2962[8] <= rows_cast_fu_1047_p1[8];
        rows_cast_reg_2962[9] <= rows_cast_fu_1047_p1[9];
        rows_cast_reg_2962[10] <= rows_cast_fu_1047_p1[10];
        rows_cast_reg_2962[11] <= rows_cast_fu_1047_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp4_reg_3188 <= sel_tmp4_fu_1357_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp7_reg_3195 <= sel_tmp7_fu_1367_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp9_reg_3202 <= sel_tmp9_fu_1371_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        sel_tmp_reg_3181 <= sel_tmp_fu_1353_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & (ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        slt4_reg_3268 <= slt4_fu_1479_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & (ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        slt5_reg_3307 <= slt5_fu_1537_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & (ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        slt6_reg_3342 <= slt6_fu_1568_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        slt_reg_3161 <= slt_fu_1330_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_11_fu_294 <= reg_984;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2))) begin
        src_kernel_win_0_val_0_0_11_fu_294 <= ap_reg_ppstg_temp_58_reg_3410_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_9_fu_2109_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_996;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2))) begin
        src_kernel_win_0_val_0_0_fu_226 <= ap_reg_ppstg_temp_58_reg_3410_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= src_kernel_win_0_val_0_0_11_fu_294;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3377_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3377_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3377_pp0_it2) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_0_fu_226 <= reg_984;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_0_val_0_0_load_reg_3764 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_0_1_5_reg_3677 <= src_kernel_win_0_val_0_0_fu_226;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it6))) begin
        src_kernel_win_0_val_0_1_7_reg_3893 <= src_kernel_win_0_val_0_1_7_fu_2512_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5))) begin
        src_kernel_win_0_val_0_1_fu_230 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        src_kernel_win_0_val_0_1_load_reg_3848 <= src_kernel_win_0_val_0_1_fu_230;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_10_fu_286 <= reg_990;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2))) begin
        src_kernel_win_0_val_1_0_10_fu_286 <= ap_reg_ppstg_temp_57_reg_3404_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        src_kernel_win_0_val_1_0_19_reg_3853 <= src_kernel_win_0_val_1_0_19_fu_2420_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_1_fu_2124_p3;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_984;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2))) begin
        src_kernel_win_0_val_1_0_fu_238 <= ap_reg_ppstg_temp_57_reg_3404_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & (ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_0_t_reg_3395_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= src_kernel_win_0_val_1_0_10_fu_286;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3377_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3377_pp0_it2) & (ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_3373_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond2_reg_3377_pp0_it2) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_0_t_reg_3391_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_0_fu_238 <= reg_990;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_0_val_1_0_load_reg_3770 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_1_1_5_reg_3684 <= src_kernel_win_0_val_1_0_fu_238;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_0_val_1_1_6_reg_3776 <= src_kernel_win_0_val_1_1_6_fu_2267_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it4))) begin
        src_kernel_win_0_val_1_1_7_reg_3818 <= src_kernel_win_0_val_1_1_7_fu_2362_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3))) begin
        src_kernel_win_0_val_1_1_fu_242 <= src_kernel_win_0_val_1_1_5_reg_3684;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= k_buf_0_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1))) begin
        src_kernel_win_0_val_2_0_fu_250 <= Toppixel_reg_3399;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3373) & ~(ap_const_lv1_0 == or_cond2_reg_3377) & ~(tmp_128_0_t_reg_3391 == ap_const_lv2_1) & ~(tmp_128_0_t_reg_3391 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_reg_3373) & ~(tmp_123_0_t_reg_3395 == ap_const_lv2_1) & ~(tmp_123_0_t_reg_3395 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_2_fu_186;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3373) & ~(ap_const_lv1_0 == or_cond2_reg_3377) & (tmp_128_0_t_reg_3391 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_reg_3373) & (tmp_123_0_t_reg_3395 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_0_fu_178;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & (ap_const_lv1_0 == or_cond3_reg_3373) & ~(ap_const_lv1_0 == or_cond2_reg_3377) & (tmp_128_0_t_reg_3391 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_53_reg_3264_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_reg_3373) & (tmp_123_0_t_reg_3395 == ap_const_lv2_1)))) begin
        src_kernel_win_0_val_2_0_fu_250 <= right_border_buf_0_val_0_1_fu_182;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        src_kernel_win_0_val_2_0_load_reg_3719 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_0_val_2_1_5_reg_3592 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it1))) begin
        src_kernel_win_0_val_2_1_6_reg_3607 <= src_kernel_win_0_val_2_1_6_fu_1855_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        src_kernel_win_0_val_2_1_7_reg_3724 <= src_kernel_win_0_val_2_1_7_fu_2139_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1))) begin
        src_kernel_win_0_val_2_1_fu_254 <= src_kernel_win_0_val_2_0_fu_250;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_11_fu_270 <= reg_1000;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2))) begin
        src_kernel_win_1_val_0_0_11_fu_270 <= ap_reg_ppstg_temp_59_reg_3483_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1))) begin
        src_kernel_win_1_val_0_0_14_reg_3622 <= k_buf_1_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1))) begin
        src_kernel_win_1_val_0_0_9_reg_3627 <= src_kernel_win_1_val_0_0_9_fu_1889_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_9_reg_3627;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_14_reg_3622;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2))) begin
        src_kernel_win_1_val_0_0_fu_262 <= ap_reg_ppstg_temp_59_reg_3483_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= src_kernel_win_1_val_0_0_11_fu_270;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_0_fu_262 <= reg_1000;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_1_val_0_0_load_reg_3782 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_1_val_0_1_5_reg_3691 <= src_kernel_win_1_val_0_0_fu_262;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it6))) begin
        src_kernel_win_1_val_0_1_7_reg_3899 <= src_kernel_win_1_val_0_1_7_fu_2534_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5))) begin
        src_kernel_win_1_val_0_1_fu_266 <= ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        src_kernel_win_1_val_0_1_load_reg_3863 <= src_kernel_win_1_val_0_1_fu_266;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3446) & ~(ap_const_lv1_0 == or_cond4_1_reg_3450))) begin
        src_kernel_win_1_val_1_0_11_reg_3617 <= k_buf_1_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        src_kernel_win_1_val_1_0_13_reg_3868 <= src_kernel_win_1_val_1_0_13_fu_2444_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1))) begin
        src_kernel_win_1_val_1_0_1_reg_3632 <= src_kernel_win_1_val_1_0_1_fu_1903_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_7_fu_258 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1))) begin
        src_kernel_win_1_val_1_0_7_fu_258 <= temp_reg_3477;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_1_reg_3632;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_278 <= reg_1000;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2))) begin
        src_kernel_win_1_val_1_0_fu_278 <= ap_reg_ppstg_temp_reg_3477_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & (ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_1_t_reg_3468_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_7_fu_258;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2) & (ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_3446_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_1_reg_3450_pp0_it2) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_1_t_reg_3464_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_0_fu_278 <= src_kernel_win_1_val_1_0_11_reg_3617;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_1_val_1_0_load_reg_3788 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_1_val_1_1_5_reg_3698 <= src_kernel_win_1_val_1_0_fu_278;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_1_val_1_1_6_reg_3794 <= src_kernel_win_1_val_1_1_6_fu_2300_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it4))) begin
        src_kernel_win_1_val_1_1_7_reg_3828 <= src_kernel_win_1_val_1_1_7_fu_2382_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3))) begin
        src_kernel_win_1_val_1_1_fu_282 <= src_kernel_win_1_val_1_1_5_reg_3698;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= k_buf_1_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1))) begin
        src_kernel_win_1_val_2_0_fu_274 <= Toppixel_3_reg_3472;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3446) & ~(ap_const_lv1_0 == or_cond4_1_reg_3450) & ~(tmp_128_1_t_reg_3464 == ap_const_lv2_1) & ~(tmp_128_1_t_reg_3464 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_1_reg_3446) & ~(tmp_123_1_t_reg_3468 == ap_const_lv2_1) & ~(tmp_123_1_t_reg_3468 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_2_fu_198;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3446) & ~(ap_const_lv1_0 == or_cond4_1_reg_3450) & (tmp_128_1_t_reg_3464 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_1_reg_3446) & (tmp_123_1_t_reg_3468 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_0_fu_190;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & (ap_const_lv1_0 == or_cond3_1_reg_3446) & ~(ap_const_lv1_0 == or_cond4_1_reg_3450) & (tmp_128_1_t_reg_3464 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_1_reg_3303_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_1_reg_3446) & (tmp_123_1_t_reg_3468 == ap_const_lv2_1)))) begin
        src_kernel_win_1_val_2_0_fu_274 <= right_border_buf_1_val_0_1_fu_194;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        src_kernel_win_1_val_2_0_load_reg_3734 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_1_val_2_1_5_reg_3597 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it1))) begin
        src_kernel_win_1_val_2_1_6_reg_3637 <= src_kernel_win_1_val_2_1_6_fu_1934_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        src_kernel_win_1_val_2_1_7_reg_3739 <= src_kernel_win_1_val_2_1_7_fu_2184_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1))) begin
        src_kernel_win_1_val_2_1_fu_290 <= src_kernel_win_1_val_2_0_fu_274;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_11_fu_246 <= k_buf_2_val_1_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1))) begin
        src_kernel_win_2_val_0_0_11_fu_246 <= temp_61_reg_3556;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1))) begin
        src_kernel_win_2_val_0_0_14_reg_3652 <= k_buf_2_val_0_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1))) begin
        src_kernel_win_2_val_0_0_9_reg_3657 <= src_kernel_win_2_val_0_0_9_fu_1972_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_9_reg_3657;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_14_reg_3652;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2))) begin
        src_kernel_win_2_val_0_0_fu_298 <= ap_reg_ppstg_temp_61_reg_3556_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= src_kernel_win_2_val_0_0_11_fu_246;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_0_fu_298 <= reg_1006;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_2_val_0_0_load_reg_3800 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_2_val_0_1_5_reg_3705 <= src_kernel_win_2_val_0_0_fu_298;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it6))) begin
        src_kernel_win_2_val_0_1_7_reg_3905 <= src_kernel_win_2_val_0_1_7_fu_2556_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5))) begin
        src_kernel_win_2_val_0_1_fu_302 <= ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        src_kernel_win_2_val_0_1_load_reg_3878 <= src_kernel_win_2_val_0_1_fu_302;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3519) & ~(ap_const_lv1_0 == or_cond4_2_reg_3523))) begin
        src_kernel_win_2_val_1_0_11_reg_3647 <= k_buf_2_val_2_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it5) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it5))) begin
        src_kernel_win_2_val_1_0_13_reg_3883 <= src_kernel_win_2_val_1_0_13_fu_2468_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1))) begin
        src_kernel_win_2_val_1_0_1_reg_3662 <= src_kernel_win_2_val_1_0_1_fu_1986_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_7_fu_234 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1))) begin
        src_kernel_win_2_val_1_0_7_fu_234 <= temp_60_reg_3550;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (locy_0_2_t_reg_3209 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_1_reg_3662;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_314 <= reg_1006;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2))) begin
        src_kernel_win_2_val_1_0_fu_314 <= ap_reg_ppstg_temp_60_reg_3550_pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & (ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_123_2_t_reg_3541_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_7_fu_234;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2) & (ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3519_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond4_2_reg_3523_pp0_it2) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_1) & ~(ap_reg_ppstg_tmp_128_2_t_reg_3537_pp0_it2 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_0_fu_314 <= src_kernel_win_2_val_1_0_11_reg_3647;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_2_val_1_0_load_reg_3806 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_2_val_1_1_5_reg_3712 <= src_kernel_win_2_val_1_0_fu_314;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it3))) begin
        src_kernel_win_2_val_1_1_6_reg_3812 <= src_kernel_win_2_val_1_1_6_fu_2333_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it4))) begin
        src_kernel_win_2_val_1_1_7_reg_3838 <= src_kernel_win_2_val_1_1_7_fu_2402_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it3))) begin
        src_kernel_win_2_val_1_1_fu_318 <= src_kernel_win_2_val_1_1_5_reg_3712;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_0_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (locy_0_2_t_reg_3209 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_1_q1;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_1) & ~(locy_0_2_t_reg_3209 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= k_buf_2_val_2_q1;
    end else if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1))) begin
        src_kernel_win_2_val_2_0_fu_310 <= Toppixel_4_reg_3545;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3519) & ~(ap_const_lv1_0 == or_cond4_2_reg_3523) & ~(tmp_128_2_t_reg_3537 == ap_const_lv2_1) & ~(tmp_128_2_t_reg_3537 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_2_reg_3519) & ~(tmp_123_2_t_reg_3541 == ap_const_lv2_1) & ~(tmp_123_2_t_reg_3541 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_2_fu_210;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3519) & ~(ap_const_lv1_0 == or_cond4_2_reg_3523) & (tmp_128_2_t_reg_3537 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_2_reg_3519) & (tmp_123_2_t_reg_3541 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_0_fu_202;
    end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & (ap_const_lv1_0 == or_cond3_2_reg_3519) & ~(ap_const_lv1_0 == or_cond4_2_reg_3523) & (tmp_128_2_t_reg_3537 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_3260_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_77_reg_3231_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_100_2_reg_3338_pp0_it1) & ~(ap_const_lv1_0 == or_cond3_2_reg_3519) & (tmp_123_2_t_reg_3541 == ap_const_lv2_1)))) begin
        src_kernel_win_2_val_2_0_fu_310 <= right_border_buf_2_val_0_1_fu_206;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        src_kernel_win_2_val_2_0_load_reg_3749 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        src_kernel_win_2_val_2_1_5_reg_3602 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it1))) begin
        src_kernel_win_2_val_2_1_6_reg_3667 <= src_kernel_win_2_val_2_1_6_fu_2017_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it2))) begin
        src_kernel_win_2_val_2_1_7_reg_3754 <= src_kernel_win_2_val_2_1_7_fu_2225_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1))) begin
        src_kernel_win_2_val_2_1_fu_306 <= src_kernel_win_2_val_2_0_fu_310;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2))) begin
        t_V_3_reg_774 <= j_V_fu_1410_p2;
    end else if ((ap_ST_st6_fsm_5 == ap_CS_fsm)) begin
        t_V_3_reg_774 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st16_fsm_7 == ap_CS_fsm)) begin
        t_V_reg_763 <= i_V_reg_3108;
    end else if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        t_V_reg_763 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_57_reg_3404 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_58_reg_3410 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_59_reg_3483 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_60_reg_3550 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_61_reg_3556 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        temp_reg_3477 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3))) begin
        tmp_100_1_reg_3303 <= tmp_100_1_fu_1532_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3))) begin
        tmp_100_2_reg_3338 <= tmp_100_2_fu_1563_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        tmp_102_1_reg_3318 <= tmp_102_1_fu_1549_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        tmp_102_2_reg_3353 <= tmp_102_2_fu_1580_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2) & (ap_const_lv1_0 == tmp_55_fu_1491_p2))) begin
        tmp_104_0_t_reg_3283 <= tmp_104_0_t_fu_1500_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2) & (ap_const_lv1_0 == tmp_102_1_fu_1549_p2))) begin
        tmp_104_1_t_reg_3322 <= tmp_104_1_t_fu_1558_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2) & (ap_const_lv1_0 == tmp_102_2_fu_1580_p2))) begin
        tmp_104_2_t_reg_3357 <= tmp_104_2_t_fu_1589_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == or_cond3_fu_1603_p2))) begin
        tmp_123_0_t_reg_3395 <= tmp_123_0_t_fu_1635_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == or_cond3_1_fu_1676_p2))) begin
        tmp_123_1_t_reg_3468 <= tmp_123_1_t_fu_1708_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == or_cond3_2_fu_1749_p2))) begin
        tmp_123_2_t_reg_3541 <= tmp_123_2_t_fu_1781_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_fu_1603_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1613_p2))) begin
        tmp_128_0_t_reg_3391 <= tmp_128_0_t_fu_1627_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_1_fu_1676_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1686_p2))) begin
        tmp_128_1_t_reg_3464 <= tmp_128_1_t_fu_1700_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_2_fu_1749_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1759_p2))) begin
        tmp_128_2_t_reg_3537 <= tmp_128_2_t_fu_1773_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_0_1_not_reg_3036 <= tmp_142_2_0_1_not_fu_1102_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_0_2_not_reg_3043 <= tmp_142_2_0_2_not_fu_1107_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_1_0_not_reg_3050 <= tmp_142_2_1_0_not_fu_1112_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_1_1_not_reg_3057 <= tmp_142_2_1_1_not_fu_1117_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_1_2_not_reg_3064 <= tmp_142_2_1_2_not_fu_1122_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_2_0_not_reg_3071 <= tmp_142_2_2_0_not_fu_1127_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_2_1_not_reg_3078 <= tmp_142_2_2_1_not_fu_1132_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_2_2_not_reg_3085 <= tmp_142_2_2_2_not_fu_1137_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_142_2_reg_3029 <= tmp_142_2_fu_1097_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it1))) begin
        tmp_143_0_0_1_reg_3612 <= tmp_143_0_0_1_fu_1863_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it4))) begin
        tmp_143_0_1_2_reg_3823 <= tmp_143_0_1_2_fu_2368_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it1))) begin
        tmp_143_1_0_1_reg_3642 <= tmp_143_1_0_1_fu_1942_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it4))) begin
        tmp_143_1_1_2_reg_3833 <= tmp_143_1_1_2_fu_2388_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it1))) begin
        tmp_143_2_0_1_reg_3672 <= tmp_143_2_0_1_fu_2025_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it4) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it4))) begin
        tmp_143_2_1_2_reg_3843 <= tmp_143_2_1_2_fu_2408_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_44_reg_3092 <= tmp_44_fu_1142_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_48_reg_3130 <= tmp_48_fu_1237_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_49_reg_3156 <= tmp_49_fu_1324_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_4_reg_3017 <= tmp_4_fu_1087_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3))) begin
        tmp_53_reg_3264 <= tmp_53_fu_1474_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        tmp_55_reg_3279 <= tmp_55_fu_1491_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_59_reg_3024 <= tmp_59_fu_1093_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        tmp_6_reg_3222 <= tmp_6_fu_1405_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_70_reg_3139 <= tmp_70_fu_1244_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_74_reg_3145 <= tmp_74_fu_1282_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_76_reg_3151 <= tmp_76_fu_1320_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2))) begin
        tmp_77_reg_3231 <= ImagLoc_x_fu_1432_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_87_not_reg_3118 <= tmp_87_not_fu_1182_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        tmp_93_2_reg_3166 <= tmp_93_2_fu_1335_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        tmp_s_reg_3006 <= tmp_s_fu_1078_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        ult_reg_3113 <= ult_fu_1167_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st4_fsm_3 == ap_CS_fsm) & ~(ap_const_lv1_0 == exitcond7_fu_1035_p2))) begin
        widthloop_reg_2981 <= widthloop_fu_1063_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2))) begin
        x_reg_3235 <= x_fu_1462_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_5_fu_1156_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_5_fu_1156_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_5_fu_1156_p2)
begin
    if (((ap_ST_st5_fsm_4 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_5_fu_1156_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_0_val_0_addr_4_reg_3293 or tmp_56_fu_1655_p1 or tmp_52_fu_1661_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2352 or ap_sig_bdd_2347)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2352) begin
            k_buf_0_val_0_address1 = k_buf_0_val_0_addr_4_reg_3293;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_0_val_0_address1 = tmp_52_fu_1661_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_0_val_0_address1 = tmp_56_fu_1655_p1;
        end else begin
            k_buf_0_val_0_address1 = tmp_52_fu_1661_p1;
        end
    end else begin
        k_buf_0_val_0_address1 = tmp_52_fu_1661_p1;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_53_fu_1474_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_0_val_1_addr_5_reg_3287 or tmp_61_fu_1619_p1 or tmp_56_fu_1655_p1 or tmp_52_fu_1661_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2352 or ap_sig_bdd_2347 or ap_sig_bdd_2357)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2352) begin
            k_buf_0_val_1_address1 = k_buf_0_val_1_addr_5_reg_3287;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_0_val_1_address1 = tmp_52_fu_1661_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_0_val_1_address1 = tmp_56_fu_1655_p1;
        end else if (ap_sig_bdd_2357) begin
            k_buf_0_val_1_address1 = tmp_61_fu_1619_p1;
        end else begin
            k_buf_0_val_1_address1 = tmp_52_fu_1661_p1;
        end
    end else begin
        k_buf_0_val_1_address1 = tmp_52_fu_1661_p1;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_53_fu_1474_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond3_fu_1603_p2 or or_cond2_fu_1613_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_fu_1603_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1613_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_0_val_2_addr_4_reg_3273 or tmp_61_fu_1619_p1 or tmp_56_fu_1655_p1 or tmp_52_fu_1661_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2352 or ap_sig_bdd_2347 or ap_sig_bdd_2357)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2352) begin
            k_buf_0_val_2_address1 = k_buf_0_val_2_addr_4_reg_3273;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_0_val_2_address1 = tmp_52_fu_1661_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_0_val_2_address1 = tmp_56_fu_1655_p1;
        end else if (ap_sig_bdd_2357) begin
            k_buf_0_val_2_address1 = tmp_61_fu_1619_p1;
        end else begin
            k_buf_0_val_2_address1 = tmp_52_fu_1661_p1;
        end
    end else begin
        k_buf_0_val_2_address1 = tmp_52_fu_1661_p1;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_53_fu_1474_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_53_fu_1474_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond3_fu_1603_p2 or or_cond2_fu_1613_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_fu_1603_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1613_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_1_val_0_addr_4_reg_3332 or tmp_106_1_fu_1728_p1 or tmp_94_1_fu_1734_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2347 or ap_sig_bdd_2359)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2359) begin
            k_buf_1_val_0_address1 = k_buf_1_val_0_addr_4_reg_3332;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_1_val_0_address1 = tmp_94_1_fu_1734_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_1_val_0_address1 = tmp_106_1_fu_1728_p1;
        end else begin
            k_buf_1_val_0_address1 = tmp_94_1_fu_1734_p1;
        end
    end else begin
        k_buf_1_val_0_address1 = tmp_94_1_fu_1734_p1;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_1_fu_1532_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_1_val_1_addr_5_reg_3326 or tmp_114_1_fu_1692_p1 or tmp_106_1_fu_1728_p1 or tmp_94_1_fu_1734_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2347 or ap_sig_bdd_2359 or ap_sig_bdd_2363)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2359) begin
            k_buf_1_val_1_address1 = k_buf_1_val_1_addr_5_reg_3326;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_1_val_1_address1 = tmp_94_1_fu_1734_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_1_val_1_address1 = tmp_106_1_fu_1728_p1;
        end else if (ap_sig_bdd_2363) begin
            k_buf_1_val_1_address1 = tmp_114_1_fu_1692_p1;
        end else begin
            k_buf_1_val_1_address1 = tmp_94_1_fu_1734_p1;
        end
    end else begin
        k_buf_1_val_1_address1 = tmp_94_1_fu_1734_p1;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_1_fu_1532_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond3_1_fu_1676_p2 or or_cond4_1_fu_1686_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_1_fu_1676_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1686_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_1_val_2_addr_4_reg_3312 or tmp_114_1_fu_1692_p1 or tmp_106_1_fu_1728_p1 or tmp_94_1_fu_1734_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2347 or ap_sig_bdd_2359 or ap_sig_bdd_2363)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2359) begin
            k_buf_1_val_2_address1 = k_buf_1_val_2_addr_4_reg_3312;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_1_val_2_address1 = tmp_94_1_fu_1734_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_1_val_2_address1 = tmp_106_1_fu_1728_p1;
        end else if (ap_sig_bdd_2363) begin
            k_buf_1_val_2_address1 = tmp_114_1_fu_1692_p1;
        end else begin
            k_buf_1_val_2_address1 = tmp_94_1_fu_1734_p1;
        end
    end else begin
        k_buf_1_val_2_address1 = tmp_94_1_fu_1734_p1;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_1_fu_1532_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_1_fu_1532_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond3_1_fu_1676_p2 or or_cond4_1_fu_1686_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_1_fu_1676_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1686_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_2_val_0_addr_4_reg_3367 or tmp_106_2_fu_1801_p1 or tmp_94_2_fu_1807_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2347 or ap_sig_bdd_2365)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2365) begin
            k_buf_2_val_0_address1 = k_buf_2_val_0_addr_4_reg_3367;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_2_val_0_address1 = tmp_94_2_fu_1807_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_2_val_0_address1 = tmp_106_2_fu_1801_p1;
        end else begin
            k_buf_2_val_0_address1 = tmp_94_2_fu_1807_p1;
        end
    end else begin
        k_buf_2_val_0_address1 = tmp_94_2_fu_1807_p1;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_2_fu_1563_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_2_val_1_addr_5_reg_3361 or tmp_114_2_fu_1765_p1 or tmp_106_2_fu_1801_p1 or tmp_94_2_fu_1807_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2347 or ap_sig_bdd_2365 or ap_sig_bdd_2369)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2365) begin
            k_buf_2_val_1_address1 = k_buf_2_val_1_addr_5_reg_3361;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_2_val_1_address1 = tmp_94_2_fu_1807_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_2_val_1_address1 = tmp_106_2_fu_1801_p1;
        end else if (ap_sig_bdd_2369) begin
            k_buf_2_val_1_address1 = tmp_114_2_fu_1765_p1;
        end else begin
            k_buf_2_val_1_address1 = tmp_94_2_fu_1807_p1;
        end
    end else begin
        k_buf_2_val_1_address1 = tmp_94_2_fu_1807_p1;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_2_fu_1563_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond3_2_fu_1749_p2 or or_cond4_2_fu_1759_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_2_fu_1749_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1759_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_address1 assign process. ///
always @ (brmerge_reg_3260 or k_buf_2_val_2_addr_4_reg_3347 or tmp_114_2_fu_1765_p1 or tmp_106_2_fu_1801_p1 or tmp_94_2_fu_1807_p1 or ap_sig_bdd_2349 or ap_sig_bdd_2347 or ap_sig_bdd_2365 or ap_sig_bdd_2369)
begin
    if (ap_sig_bdd_2347) begin
        if (ap_sig_bdd_2365) begin
            k_buf_2_val_2_address1 = k_buf_2_val_2_addr_4_reg_3347;
        end else if (~(ap_const_lv1_0 == brmerge_reg_3260)) begin
            k_buf_2_val_2_address1 = tmp_94_2_fu_1807_p1;
        end else if (ap_sig_bdd_2349) begin
            k_buf_2_val_2_address1 = tmp_106_2_fu_1801_p1;
        end else if (ap_sig_bdd_2369) begin
            k_buf_2_val_2_address1 = tmp_114_2_fu_1765_p1;
        end else begin
            k_buf_2_val_2_address1 = tmp_94_2_fu_1807_p1;
        end
    end else begin
        k_buf_2_val_2_address1 = tmp_94_2_fu_1807_p1;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or or_cond1_reg_3218 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or tmp_6_fu_1405_p2 or tmp_77_fu_1447_p3 or brmerge_fu_1470_p2 or tmp_100_2_fu_1563_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_6_fu_1405_p2) & (ap_const_lv1_0 == brmerge_fu_1470_p2) & (ap_const_lv1_0 == tmp_77_fu_1447_p3) & ~(ap_const_lv1_0 == tmp_100_2_fu_1563_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or or_cond3_2_fu_1749_p2 or or_cond4_2_fu_1759_p2)
begin
    if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == tmp_77_reg_3231)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_lv1_0 == brmerge_reg_3260)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & (ap_const_lv1_0 == or_cond3_2_fu_1749_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1759_p2)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8)))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_3222_pp0_it7 or ap_reg_ppstg_brmerge1_reg_3299_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_3222_pp0_it7 or ap_reg_ppstg_brmerge1_reg_3299_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_3222_pp0_it7 or ap_reg_ppstg_brmerge1_reg_3299_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it7) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_102 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it7 or ap_sig_bdd_131 or ap_reg_ppiten_pp0_it8 or exitcond7_fu_1035_p2 or tmp_5_fu_1156_p2 or exitcond9_fu_1011_p2 or exitcond8_fu_1023_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == exitcond9_fu_1011_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_st3_fsm_2 : 
            if ((ap_const_lv1_0 == exitcond8_fu_1023_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st4_fsm_3 : 
            if (~(ap_const_lv1_0 == exitcond7_fu_1035_p2)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        ap_ST_st5_fsm_4 : 
            if ((ap_const_lv1_0 == tmp_5_fu_1156_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        ap_ST_st6_fsm_5 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
        ap_ST_pp0_stg0_fsm_6 : 
            if ((~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) & ~((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if ((((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) | ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_102 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_131 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end
        ap_ST_st16_fsm_7 : 
            ap_NS_fsm = ap_ST_st5_fsm_4;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_0_0_cast1_fu_1438_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign ImagLoc_x_fu_1432_p2 = (tmp_72_cast1_fu_1401_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_3_fu_1248_p2 = (tmp19_cast1_fu_1148_p1 + ap_const_lv13_1FFB);
assign ImagLoc_y_4_fu_1286_p2 = (tmp19_cast1_fu_1148_p1 + ap_const_lv13_1FFA);
assign ImagLoc_y_fu_1172_p2 = (tmp19_cast1_fu_1148_p1 + ap_const_lv13_1FFC);

/// ap_sig_bdd_102 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_6_reg_3222 or brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or tmp_100_1_reg_3303 or tmp_100_2_reg_3338)
begin
    ap_sig_bdd_102 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264)) | (~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303)) | (~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338)));
end

/// ap_sig_bdd_131 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_6_reg_3222_pp0_it7 or ap_reg_ppstg_brmerge1_reg_3299_pp0_it7)
begin
    ap_sig_bdd_131 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it7) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_3222_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge1_reg_3299_pp0_it7) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_2347 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_3222 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_2347 = ((ap_ST_pp0_stg0_fsm_6 == ap_CS_fsm) & ~(tmp_6_reg_3222 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_2349 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231)
begin
    ap_sig_bdd_2349 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & ~(ap_const_lv1_0 == tmp_77_reg_3231));
end

/// ap_sig_bdd_2352 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264)
begin
    ap_sig_bdd_2352 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_53_reg_3264));
end

/// ap_sig_bdd_2357 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_53_reg_3264 or or_cond3_fu_1603_p2 or or_cond2_fu_1613_p2)
begin
    ap_sig_bdd_2357 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_53_reg_3264) & (ap_const_lv1_0 == or_cond3_fu_1603_p2) & ~(ap_const_lv1_0 == or_cond2_fu_1613_p2));
end

/// ap_sig_bdd_2359 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303)
begin
    ap_sig_bdd_2359 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_1_reg_3303));
end

/// ap_sig_bdd_2363 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_1_reg_3303 or or_cond3_1_fu_1676_p2 or or_cond4_1_fu_1686_p2)
begin
    ap_sig_bdd_2363 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_1_reg_3303) & (ap_const_lv1_0 == or_cond3_1_fu_1676_p2) & ~(ap_const_lv1_0 == or_cond4_1_fu_1686_p2));
end

/// ap_sig_bdd_2365 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338)
begin
    ap_sig_bdd_2365 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & ~(ap_const_lv1_0 == tmp_100_2_reg_3338));
end

/// ap_sig_bdd_2369 assign process. ///
always @ (brmerge_reg_3260 or or_cond1_reg_3218 or tmp_77_reg_3231 or tmp_100_2_reg_3338 or or_cond3_2_fu_1749_p2 or or_cond4_2_fu_1759_p2)
begin
    ap_sig_bdd_2369 = ((ap_const_lv1_0 == brmerge_reg_3260) & (ap_const_lv1_0 == or_cond1_reg_3218) & (ap_const_lv1_0 == tmp_77_reg_3231) & (ap_const_lv1_0 == tmp_100_2_reg_3338) & (ap_const_lv1_0 == or_cond3_2_fu_1749_p2) & ~(ap_const_lv1_0 == or_cond4_2_fu_1759_p2));
end
assign brmerge1_fu_1526_p2 = (tmp44_fu_1521_p2 | tmp43_fu_1516_p2);
assign brmerge36_2_fu_1391_p2 = (icmp5_reg_3124 | rev_fu_1381_p2);
assign brmerge_fu_1470_p2 = (or_cond_reg_3176 | or_cond34_2_reg_3213);
assign cols_cast7_fu_1060_p1 = $unsigned(cols);
assign cols_cast8_fu_1075_p1 = $unsigned(cols);
assign exitcond7_fu_1035_p2 = (p_0210_rec_reg_752 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond8_fu_1023_p2 = (p_0206_rec_reg_741 == ap_const_lv2_3? 1'b1: 1'b0);
assign exitcond9_fu_1011_p2 = (p_0202_rec_reg_730 == ap_const_lv2_3? 1'b1: 1'b0);
assign heightloop_cast59_cast_fu_1056_p1 = $unsigned(heightloop_fu_1050_p2);
assign heightloop_fu_1050_p2 = (rows_cast_fu_1047_p1 + ap_const_lv13_5);
assign i_V_fu_1161_p2 = (t_V_reg_763 + ap_const_lv12_1);
assign icmp5_fu_1198_p2 = ($signed(tr5_fu_1188_p4) < $signed(12'b1)? 1'b1: 1'b0);
assign icmp_fu_1426_p2 = (tr_fu_1416_p4 == ap_const_lv11_0? 1'b1: 1'b0);
assign j_V_fu_1410_p2 = (t_V_3_reg_774 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_54_fu_1484_p1;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_54_fu_1484_p1;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_54_fu_1484_p1;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_101_1_fu_1542_p1;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_101_1_fu_1542_p1;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_101_1_fu_1542_p1;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_101_2_fu_1573_p1;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_101_2_fu_1573_p1;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_101_2_fu_1573_p1;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_0_t_fu_1349_p2 = (tmp_48_reg_3130 - tmp_70_reg_3139);
assign locy_0_1_t_fu_1363_p2 = (tmp_48_reg_3130 - tmp_74_reg_3145);
assign locy_0_2_t_fu_1377_p2 = (tmp_48_reg_3130 - tmp_76_reg_3151);
assign or_cond10_fu_2432_p2 = (tmp_142_2_2_0_not_reg_3071 & tmp_143_0_2_fu_2426_p2);
assign or_cond11_fu_2507_p2 = (tmp_142_2_2_1_not_reg_3078 & tmp_143_0_2_1_fu_2502_p2);
assign or_cond12_fu_2567_p2 = (tmp_142_2_2_2_not_reg_3085 & tmp_143_0_2_2_fu_2563_p2);
assign or_cond13_fu_1929_p2 = (tmp_142_2_reg_3029 | tmp_143_1_fu_1923_p2);
assign or_cond14_fu_2180_p2 = (tmp_142_2_0_1_not_reg_3036 & tmp_143_1_0_1_reg_3642);
assign or_cond15_fu_2196_p2 = (tmp_142_2_0_2_not_reg_3043 & tmp_143_1_0_2_fu_2190_p2);
assign or_cond16_fu_2295_p2 = (tmp_142_2_1_0_not_reg_3050 & tmp_143_1_1_fu_2289_p2);
assign or_cond17_fu_2377_p2 = (tmp_142_2_1_1_not_reg_3057 & tmp_143_1_1_1_fu_2373_p2);
assign or_cond18_fu_2440_p2 = (tmp_142_2_1_2_not_reg_3064 & tmp_143_1_1_2_reg_3833);
assign or_cond19_fu_2456_p2 = (tmp_142_2_2_0_not_reg_3071 & tmp_143_1_2_fu_2450_p2);
assign or_cond1_fu_1396_p2 = (brmerge36_2_fu_1391_p2 & tmp_87_not_reg_3118);
assign or_cond20_fu_2529_p2 = (tmp_142_2_2_1_not_reg_3078 & tmp_143_1_2_1_fu_2524_p2);
assign or_cond21_fu_2583_p2 = (tmp_142_2_2_2_not_reg_3085 & tmp_143_1_2_2_fu_2579_p2);
assign or_cond22_fu_2012_p2 = (tmp_142_2_reg_3029 | tmp_143_2_fu_2006_p2);
assign or_cond23_fu_2221_p2 = (tmp_142_2_0_1_not_reg_3036 & tmp_143_2_0_1_reg_3672);
assign or_cond24_fu_2237_p2 = (tmp_142_2_0_2_not_reg_3043 & tmp_143_2_0_2_fu_2231_p2);
assign or_cond25_fu_2328_p2 = (tmp_142_2_1_0_not_reg_3050 & tmp_143_2_1_fu_2322_p2);
assign or_cond26_fu_2397_p2 = (tmp_142_2_1_1_not_reg_3057 & tmp_143_2_1_1_fu_2393_p2);
assign or_cond27_fu_2464_p2 = (tmp_142_2_1_2_not_reg_3064 & tmp_143_2_1_2_reg_3843);
assign or_cond28_fu_2480_p2 = (tmp_142_2_2_0_not_reg_3071 & tmp_143_2_2_fu_2474_p2);
assign or_cond29_fu_2551_p2 = (tmp_142_2_2_1_not_reg_3078 & tmp_143_2_2_1_fu_2546_p2);
assign or_cond2_fu_1613_p2 = (rev7_fu_1594_p2 & tmp_60_fu_1609_p2);
assign or_cond30_fu_2599_p2 = (tmp_142_2_2_2_not_reg_3085 & tmp_143_2_2_2_fu_2595_p2);
assign or_cond34_2_fu_1386_p2 = (tmp_93_2_reg_3166 & rev_fu_1381_p2);
assign or_cond3_1_fu_1676_p2 = (rev9_fu_1667_p2 & tmp_107_1_fu_1672_p2);
assign or_cond3_2_fu_1749_p2 = (rev10_fu_1740_p2 & tmp_107_2_fu_1745_p2);
assign or_cond3_fu_1603_p2 = (rev7_fu_1594_p2 & tmp_57_fu_1599_p2);
assign or_cond4_1_fu_1686_p2 = (rev9_fu_1667_p2 & tmp_109_1_fu_1682_p2);
assign or_cond4_2_fu_1759_p2 = (rev10_fu_1740_p2 & tmp_109_2_fu_1755_p2);
assign or_cond4_fu_2416_p2 = (tmp_142_2_1_2_not_reg_3064 & tmp_143_0_1_2_reg_3823);
assign or_cond5_fu_1850_p2 = (tmp_142_2_reg_3029 | tmp_62_fu_1844_p2);
assign or_cond6_fu_2135_p2 = (tmp_142_2_0_1_not_reg_3036 & tmp_143_0_0_1_reg_3612);
assign or_cond7_fu_2151_p2 = (tmp_142_2_0_2_not_reg_3043 & tmp_143_0_0_2_fu_2145_p2);
assign or_cond8_fu_2262_p2 = (tmp_142_2_1_0_not_reg_3050 & tmp_143_0_1_fu_2256_p2);
assign or_cond9_fu_2357_p2 = (tmp_142_2_1_1_not_reg_3057 & tmp_143_0_1_1_fu_2353_p2);
assign or_cond_fu_1345_p2 = (icmp5_reg_3124 & tmp_87_not_reg_3118);
assign p_assign_12_fu_1267_p3 = ((tmp_73_fu_1259_p3)? ap_const_lv13_0: ref_reg_2987);
assign p_assign_13_fu_1305_p3 = ((tmp_75_fu_1297_p3)? ap_const_lv13_0: ref_reg_2987);
assign p_assign_1_fu_1455_p3 = ((tmp_77_fu_1447_p3)? ap_const_lv13_0: tmp_s_reg_3006);
assign p_assign_s_fu_1222_p3 = ((tmp_67_fu_1214_p3)? ap_const_lv13_0: ref_reg_2987);
assign p_dst_data_stream_0_V_din = ((or_cond12_fu_2567_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7: src_kernel_win_0_val_0_1_7_reg_3893);
assign p_dst_data_stream_1_V_din = ((or_cond21_fu_2583_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7: src_kernel_win_1_val_0_1_7_reg_3899);
assign p_dst_data_stream_2_V_din = ((or_cond30_fu_2599_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7: src_kernel_win_2_val_0_1_7_reg_3905);
assign p_rec2_fu_1017_p2 = (p_0202_rec_reg_730 + ap_const_lv2_1);
assign p_rec3_fu_1029_p2 = (p_0206_rec_reg_741 + ap_const_lv2_1);
assign p_rec_fu_1041_p2 = (p_0210_rec_reg_752 + ap_const_lv2_1);
assign ref_fu_1069_p2 = (rows_cast_fu_1047_p1 + ap_const_lv13_1FFF);
assign rev10_fu_1740_p2 = (slt6_reg_3342 ^ ap_const_lv1_1);
assign rev6_fu_1340_p2 = (ult_reg_3113 ^ ap_const_lv1_1);
assign rev7_fu_1594_p2 = (slt4_reg_3268 ^ ap_const_lv1_1);
assign rev8_fu_1510_p2 = (ult2_fu_1505_p2 ^ ap_const_lv1_1);
assign rev9_fu_1667_p2 = (slt5_reg_3307 ^ ap_const_lv1_1);
assign rev_fu_1381_p2 = (slt_reg_3161 ^ ap_const_lv1_1);
assign rows_cast_fu_1047_p1 = $unsigned(rows);
assign sel_tmp15_fu_1882_p3 = ((sel_tmp_reg_3181)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp20_fu_1896_p3 = ((sel_tmp7_reg_3195)? k_buf_1_val_0_q1: k_buf_1_val_2_q1);
assign sel_tmp27_fu_1965_p3 = ((sel_tmp_reg_3181)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp28_fu_1979_p3 = ((sel_tmp7_reg_3195)? k_buf_2_val_0_q1: k_buf_2_val_2_q1);
assign sel_tmp3_fu_2102_p3 = ((sel_tmp_reg_3181)? reg_996: reg_990);
assign sel_tmp4_fu_1357_p2 = (locy_0_0_t_fu_1349_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1367_p2 = (tmp_48_reg_3130 == tmp_74_reg_3145? 1'b1: 1'b0);
assign sel_tmp8_fu_2117_p3 = ((sel_tmp7_reg_3195)? reg_996: reg_990);
assign sel_tmp9_fu_1371_p2 = (locy_0_1_t_fu_1363_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp_fu_1353_p2 = (tmp_48_reg_3130 == tmp_70_reg_3139? 1'b1: 1'b0);
assign slt4_fu_1479_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign slt4_fu_1479_p2 = ($signed(slt4_fu_1479_p0) < $signed(cols_cast8_reg_2996)? 1'b1: 1'b0);
assign slt5_fu_1537_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign slt5_fu_1537_p2 = ($signed(slt5_fu_1537_p0) < $signed(cols_cast8_reg_2996)? 1'b1: 1'b0);
assign slt6_fu_1568_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign slt6_fu_1568_p2 = ($signed(slt6_fu_1568_p0) < $signed(cols_cast8_reg_2996)? 1'b1: 1'b0);
assign slt_fu_1330_p2 = ($signed(ImagLoc_y_fu_1172_p2) < $signed(ref_reg_2987)? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_0_9_fu_2109_p3 = ((sel_tmp4_reg_3188)? reg_984: sel_tmp3_fu_2102_p3);
assign src_kernel_win_0_val_0_1_6_fu_2497_p3 = ((or_cond10_reg_3858)? src_kernel_win_0_val_0_1_load_reg_3848: src_kernel_win_0_val_1_0_19_reg_3853);
assign src_kernel_win_0_val_0_1_7_fu_2512_p3 = ((or_cond11_fu_2507_p2)? ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it6: src_kernel_win_0_val_0_1_6_fu_2497_p3);
assign src_kernel_win_0_val_1_0_19_fu_2420_p3 = ((or_cond4_fu_2416_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_0_load_reg_3770_pp0_it5: src_kernel_win_0_val_1_1_7_reg_3818);
assign src_kernel_win_0_val_1_0_1_fu_2124_p3 = ((sel_tmp9_reg_3202)? reg_984: sel_tmp8_fu_2117_p3);
assign src_kernel_win_0_val_1_1_6_fu_2267_p3 = ((or_cond8_fu_2262_p2)? src_kernel_win_0_val_1_1_fu_242: src_kernel_win_0_val_2_0_8_fu_2251_p3);
assign src_kernel_win_0_val_1_1_7_fu_2362_p3 = ((or_cond9_fu_2357_p2)? ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3684_pp0_it4: src_kernel_win_0_val_1_1_6_reg_3776);
assign src_kernel_win_0_val_2_0_8_fu_2251_p3 = ((or_cond7_reg_3729)? src_kernel_win_0_val_2_0_load_reg_3719: src_kernel_win_0_val_2_1_7_reg_3724);
assign src_kernel_win_0_val_2_1_6_fu_1855_p3 = ((or_cond5_fu_1850_p2)? ap_const_lv8_FF: src_kernel_win_0_val_2_1_fu_254);
assign src_kernel_win_0_val_2_1_7_fu_2139_p3 = ((or_cond6_fu_2135_p2)? src_kernel_win_0_val_2_1_5_reg_3592: src_kernel_win_0_val_2_1_6_reg_3607);
assign src_kernel_win_1_val_0_0_9_fu_1889_p3 = ((sel_tmp4_reg_3188)? k_buf_1_val_1_q1: sel_tmp15_fu_1882_p3);
assign src_kernel_win_1_val_0_1_6_fu_2519_p3 = ((or_cond19_reg_3873)? src_kernel_win_1_val_0_1_load_reg_3863: src_kernel_win_1_val_1_0_13_reg_3868);
assign src_kernel_win_1_val_0_1_7_fu_2534_p3 = ((or_cond20_fu_2529_p2)? ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it6: src_kernel_win_1_val_0_1_6_fu_2519_p3);
assign src_kernel_win_1_val_1_0_13_fu_2444_p3 = ((or_cond18_fu_2440_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_0_load_reg_3788_pp0_it5: src_kernel_win_1_val_1_1_7_reg_3828);
assign src_kernel_win_1_val_1_0_1_fu_1903_p3 = ((sel_tmp9_reg_3202)? k_buf_1_val_1_q1: sel_tmp20_fu_1896_p3);
assign src_kernel_win_1_val_1_1_6_fu_2300_p3 = ((or_cond16_fu_2295_p2)? src_kernel_win_1_val_1_1_fu_282: src_kernel_win_1_val_2_0_8_fu_2284_p3);
assign src_kernel_win_1_val_1_1_7_fu_2382_p3 = ((or_cond17_fu_2377_p2)? ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3698_pp0_it4: src_kernel_win_1_val_1_1_6_reg_3794);
assign src_kernel_win_1_val_2_0_8_fu_2284_p3 = ((or_cond15_reg_3744)? src_kernel_win_1_val_2_0_load_reg_3734: src_kernel_win_1_val_2_1_7_reg_3739);
assign src_kernel_win_1_val_2_1_6_fu_1934_p3 = ((or_cond13_fu_1929_p2)? ap_const_lv8_FF: src_kernel_win_1_val_2_1_fu_290);
assign src_kernel_win_1_val_2_1_7_fu_2184_p3 = ((or_cond14_fu_2180_p2)? src_kernel_win_1_val_2_1_5_reg_3597: src_kernel_win_1_val_2_1_6_reg_3637);
assign src_kernel_win_2_val_0_0_9_fu_1972_p3 = ((sel_tmp4_reg_3188)? k_buf_2_val_1_q1: sel_tmp27_fu_1965_p3);
assign src_kernel_win_2_val_0_1_6_fu_2541_p3 = ((or_cond28_reg_3888)? src_kernel_win_2_val_0_1_load_reg_3878: src_kernel_win_2_val_1_0_13_reg_3883);
assign src_kernel_win_2_val_0_1_7_fu_2556_p3 = ((or_cond29_fu_2551_p2)? ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it6: src_kernel_win_2_val_0_1_6_fu_2541_p3);
assign src_kernel_win_2_val_1_0_13_fu_2468_p3 = ((or_cond27_fu_2464_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_0_load_reg_3806_pp0_it5: src_kernel_win_2_val_1_1_7_reg_3838);
assign src_kernel_win_2_val_1_0_1_fu_1986_p3 = ((sel_tmp9_reg_3202)? k_buf_2_val_1_q1: sel_tmp28_fu_1979_p3);
assign src_kernel_win_2_val_1_1_6_fu_2333_p3 = ((or_cond25_fu_2328_p2)? src_kernel_win_2_val_1_1_fu_318: src_kernel_win_2_val_2_0_8_fu_2317_p3);
assign src_kernel_win_2_val_1_1_7_fu_2402_p3 = ((or_cond26_fu_2397_p2)? ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3712_pp0_it4: src_kernel_win_2_val_1_1_6_reg_3812);
assign src_kernel_win_2_val_2_0_8_fu_2317_p3 = ((or_cond24_reg_3759)? src_kernel_win_2_val_2_0_load_reg_3749: src_kernel_win_2_val_2_1_7_reg_3754);
assign src_kernel_win_2_val_2_1_6_fu_2017_p3 = ((or_cond22_fu_2012_p2)? ap_const_lv8_FF: src_kernel_win_2_val_2_1_fu_306);
assign src_kernel_win_2_val_2_1_7_fu_2225_p3 = ((or_cond23_fu_2221_p2)? src_kernel_win_2_val_2_1_5_reg_3602: src_kernel_win_2_val_2_1_6_reg_3667);
assign tmp19_cast1_fu_1148_p1 = $unsigned(t_V_reg_763);
assign tmp19_cast_fu_1152_p1 = $unsigned(t_V_reg_763);
assign tmp43_fu_1516_p2 = (icmp_fu_1426_p2 | tmp_49_reg_3156);
assign tmp44_fu_1521_p2 = (rev6_reg_3171 | rev8_fu_1510_p2);
assign tmp_100_1_fu_1532_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign tmp_100_1_fu_1532_p2 = ($signed(tmp_100_1_fu_1532_p0) < $signed(cols_cast8_reg_2996)? 1'b1: 1'b0);
assign tmp_100_2_fu_1563_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign tmp_100_2_fu_1563_p2 = ($signed(tmp_100_2_fu_1563_p0) < $signed(cols_cast8_reg_2996)? 1'b1: 1'b0);
assign tmp_101_1_fu_1542_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign tmp_101_2_fu_1573_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign tmp_102_1_fu_1549_p2 = ($signed(ImagLoc_x_fu_1432_p2) < $signed(tmp_4_reg_3017)? 1'b1: 1'b0);
assign tmp_102_2_fu_1580_p2 = ($signed(ImagLoc_x_fu_1432_p2) < $signed(tmp_4_reg_3017)? 1'b1: 1'b0);
assign tmp_104_0_t_fu_1500_p2 = (tmp_78_fu_1496_p1 + tmp_44_reg_3092);
assign tmp_104_1_t_fu_1558_p2 = (tmp_82_fu_1554_p1 + tmp_44_reg_3092);
assign tmp_104_2_t_fu_1589_p2 = (tmp_86_fu_1585_p1 + tmp_44_reg_3092);
assign tmp_106_1_fu_1728_p1 = $signed(x_reg_3235);
assign tmp_106_2_fu_1801_p1 = $signed(x_reg_3235);
assign tmp_107_1_fu_1672_p2 = (tmp_s_reg_3006 == x_reg_3235? 1'b1: 1'b0);
assign tmp_107_2_fu_1745_p2 = (tmp_s_reg_3006 == x_reg_3235? 1'b1: 1'b0);
assign tmp_109_1_fu_1682_p2 = ($signed(tmp_s_reg_3006) > $signed(x_reg_3235)? 1'b1: 1'b0);
assign tmp_109_2_fu_1755_p2 = ($signed(tmp_s_reg_3006) > $signed(x_reg_3235)? 1'b1: 1'b0);
assign tmp_114_1_fu_1692_p1 = $signed(x_reg_3235);
assign tmp_114_2_fu_1765_p1 = $signed(x_reg_3235);
assign tmp_123_0_t_fu_1635_p2 = (tmp_79_fu_1632_p1 + tmp_44_reg_3092);
assign tmp_123_1_t_fu_1708_p2 = (tmp_83_fu_1705_p1 + tmp_44_reg_3092);
assign tmp_123_2_t_fu_1781_p2 = (tmp_87_fu_1778_p1 + tmp_44_reg_3092);
assign tmp_128_0_t_fu_1627_p2 = (tmp_81_fu_1624_p1 + tmp_44_reg_3092);
assign tmp_128_1_t_fu_1700_p2 = (tmp_85_fu_1697_p1 + tmp_44_reg_3092);
assign tmp_128_2_t_fu_1773_p2 = (tmp_89_fu_1770_p1 + tmp_44_reg_3092);
assign tmp_132_0_1_v_fu_1274_p3 = ((tmp_99_0_1_fu_1254_p2)? ImagLoc_y_3_fu_1248_p2: p_assign_12_fu_1267_p3);
assign tmp_132_0_2_v_fu_1312_p3 = ((tmp_99_0_2_fu_1292_p2)? ImagLoc_y_4_fu_1286_p2: p_assign_13_fu_1305_p3);
assign tmp_142_2_0_1_not_fu_1102_p2 = (kernel_val_2_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_0_2_not_fu_1107_p2 = (kernel_val_2_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_1_0_not_fu_1112_p2 = (kernel_val_1_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_1_1_not_fu_1117_p2 = (kernel_val_1_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_1_2_not_fu_1122_p2 = (kernel_val_1_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_2_0_not_fu_1127_p2 = (kernel_val_0_2_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_2_1_not_fu_1132_p2 = (kernel_val_0_1_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_2_2_not_fu_1137_p2 = (kernel_val_0_0_read != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_142_2_fu_1097_p2 = (kernel_val_2_2_read == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_143_0_0_1_fu_1863_p2 = (src_kernel_win_0_val_2_1_6_fu_1855_p3 > src_kernel_win_0_val_2_0_fu_250? 1'b1: 1'b0);
assign tmp_143_0_0_2_fu_2145_p2 = (src_kernel_win_0_val_2_1_7_fu_2139_p3 > src_kernel_win_0_val_2_0_fu_250? 1'b1: 1'b0);
assign tmp_143_0_1_1_fu_2353_p2 = (src_kernel_win_0_val_1_1_6_reg_3776 > ap_reg_ppstg_src_kernel_win_0_val_1_1_5_reg_3684_pp0_it4? 1'b1: 1'b0);
assign tmp_143_0_1_2_fu_2368_p2 = (src_kernel_win_0_val_1_1_7_fu_2362_p3 > src_kernel_win_0_val_1_0_load_reg_3770? 1'b1: 1'b0);
assign tmp_143_0_1_fu_2256_p2 = (src_kernel_win_0_val_2_0_8_fu_2251_p3 > src_kernel_win_0_val_1_1_fu_242? 1'b1: 1'b0);
assign tmp_143_0_2_1_fu_2502_p2 = (src_kernel_win_0_val_0_1_6_fu_2497_p3 > ap_reg_ppstg_src_kernel_win_0_val_0_1_5_reg_3677_pp0_it6? 1'b1: 1'b0);
assign tmp_143_0_2_2_fu_2563_p2 = (src_kernel_win_0_val_0_1_7_reg_3893 > ap_reg_ppstg_src_kernel_win_0_val_0_0_load_reg_3764_pp0_it7? 1'b1: 1'b0);
assign tmp_143_0_2_fu_2426_p2 = (src_kernel_win_0_val_1_0_19_fu_2420_p3 > src_kernel_win_0_val_0_1_fu_230? 1'b1: 1'b0);
assign tmp_143_1_0_1_fu_1942_p2 = (src_kernel_win_1_val_2_1_6_fu_1934_p3 > src_kernel_win_1_val_2_0_fu_274? 1'b1: 1'b0);
assign tmp_143_1_0_2_fu_2190_p2 = (src_kernel_win_1_val_2_1_7_fu_2184_p3 > src_kernel_win_1_val_2_0_fu_274? 1'b1: 1'b0);
assign tmp_143_1_1_1_fu_2373_p2 = (src_kernel_win_1_val_1_1_6_reg_3794 > ap_reg_ppstg_src_kernel_win_1_val_1_1_5_reg_3698_pp0_it4? 1'b1: 1'b0);
assign tmp_143_1_1_2_fu_2388_p2 = (src_kernel_win_1_val_1_1_7_fu_2382_p3 > src_kernel_win_1_val_1_0_load_reg_3788? 1'b1: 1'b0);
assign tmp_143_1_1_fu_2289_p2 = (src_kernel_win_1_val_2_0_8_fu_2284_p3 > src_kernel_win_1_val_1_1_fu_282? 1'b1: 1'b0);
assign tmp_143_1_2_1_fu_2524_p2 = (src_kernel_win_1_val_0_1_6_fu_2519_p3 > ap_reg_ppstg_src_kernel_win_1_val_0_1_5_reg_3691_pp0_it6? 1'b1: 1'b0);
assign tmp_143_1_2_2_fu_2579_p2 = (src_kernel_win_1_val_0_1_7_reg_3899 > ap_reg_ppstg_src_kernel_win_1_val_0_0_load_reg_3782_pp0_it7? 1'b1: 1'b0);
assign tmp_143_1_2_fu_2450_p2 = (src_kernel_win_1_val_1_0_13_fu_2444_p3 > src_kernel_win_1_val_0_1_fu_266? 1'b1: 1'b0);
assign tmp_143_1_fu_1923_p2 = (src_kernel_win_1_val_2_1_fu_290 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_143_2_0_1_fu_2025_p2 = (src_kernel_win_2_val_2_1_6_fu_2017_p3 > src_kernel_win_2_val_2_0_fu_310? 1'b1: 1'b0);
assign tmp_143_2_0_2_fu_2231_p2 = (src_kernel_win_2_val_2_1_7_fu_2225_p3 > src_kernel_win_2_val_2_0_fu_310? 1'b1: 1'b0);
assign tmp_143_2_1_1_fu_2393_p2 = (src_kernel_win_2_val_1_1_6_reg_3812 > ap_reg_ppstg_src_kernel_win_2_val_1_1_5_reg_3712_pp0_it4? 1'b1: 1'b0);
assign tmp_143_2_1_2_fu_2408_p2 = (src_kernel_win_2_val_1_1_7_fu_2402_p3 > src_kernel_win_2_val_1_0_load_reg_3806? 1'b1: 1'b0);
assign tmp_143_2_1_fu_2322_p2 = (src_kernel_win_2_val_2_0_8_fu_2317_p3 > src_kernel_win_2_val_1_1_fu_318? 1'b1: 1'b0);
assign tmp_143_2_2_1_fu_2546_p2 = (src_kernel_win_2_val_0_1_6_fu_2541_p3 > ap_reg_ppstg_src_kernel_win_2_val_0_1_5_reg_3705_pp0_it6? 1'b1: 1'b0);
assign tmp_143_2_2_2_fu_2595_p2 = (src_kernel_win_2_val_0_1_7_reg_3905 > ap_reg_ppstg_src_kernel_win_2_val_0_0_load_reg_3800_pp0_it7? 1'b1: 1'b0);
assign tmp_143_2_2_fu_2474_p2 = (src_kernel_win_2_val_1_0_13_fu_2468_p3 > src_kernel_win_2_val_0_1_fu_302? 1'b1: 1'b0);
assign tmp_143_2_fu_2006_p2 = (src_kernel_win_2_val_2_1_fu_306 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_44_fu_1142_p2 = (tmp_58_fu_1084_p1 ^ ap_const_lv2_3);
assign tmp_45_fu_1204_p2 = ($signed(ImagLoc_y_fu_1172_p2) < $signed(ref_reg_2987)? 1'b1: 1'b0);
assign tmp_46_fu_1209_p2 = (ImagLoc_y_fu_1172_p2 < rows_cast_reg_2962? 1'b1: 1'b0);
assign tmp_47_fu_1229_p3 = ((tmp_46_fu_1209_p2)? ImagLoc_y_fu_1172_p2: p_assign_s_fu_1222_p3);
assign tmp_48_fu_1237_p3 = ((tmp_45_fu_1204_p2)? ap_const_lv2_2: tmp_59_reg_3024);
assign tmp_49_fu_1324_p2 = ($signed(ImagLoc_y_fu_1172_p2) < $signed(13'b1)? 1'b1: 1'b0);
assign tmp_4_fu_1087_p2 = (cols_cast7_fu_1060_p1 + ap_const_lv13_1FFD);
assign tmp_51_fu_1442_p2 = (ImagLoc_x_fu_1432_p2 < cols_cast7_reg_2976? 1'b1: 1'b0);
assign tmp_52_fu_1661_p1 = $signed(x_reg_3235);
assign tmp_53_fu_1474_p0 = ImagLoc_x_0_0_cast1_fu_1438_p1;
assign tmp_53_fu_1474_p2 = ($signed(tmp_53_fu_1474_p0) < $signed(cols_cast8_reg_2996)? 1'b1: 1'b0);
assign tmp_54_fu_1484_p1 = $signed(ImagLoc_x_fu_1432_p2);
assign tmp_55_fu_1491_p2 = ($signed(ImagLoc_x_fu_1432_p2) < $signed(tmp_4_reg_3017)? 1'b1: 1'b0);
assign tmp_56_fu_1655_p1 = $signed(x_reg_3235);
assign tmp_57_fu_1599_p2 = (tmp_s_reg_3006 == x_reg_3235? 1'b1: 1'b0);
assign tmp_58_fu_1084_p1 = cols[1:0];
assign tmp_59_fu_1093_p1 = ref_fu_1069_p2[1:0];
assign tmp_5_fu_1156_p2 = (tmp19_cast_fu_1152_p1 < heightloop_cast59_cast_reg_2969? 1'b1: 1'b0);
assign tmp_60_fu_1609_p2 = ($signed(tmp_s_reg_3006) > $signed(x_reg_3235)? 1'b1: 1'b0);
assign tmp_61_fu_1619_p1 = $signed(x_reg_3235);
assign tmp_62_fu_1844_p2 = (src_kernel_win_0_val_2_1_fu_254 == ap_const_lv8_FF? 1'b1: 1'b0);
assign tmp_67_fu_1214_p3 = ImagLoc_y_fu_1172_p2[ap_const_lv32_C];
assign tmp_6_fu_1405_p2 = (tmp_72_cast1_fu_1401_p1 < widthloop_reg_2981? 1'b1: 1'b0);
assign tmp_70_fu_1244_p1 = tmp_47_fu_1229_p3[1:0];
assign tmp_72_cast1_fu_1401_p1 = $unsigned(t_V_3_reg_774);
assign tmp_73_fu_1259_p3 = ImagLoc_y_3_fu_1248_p2[ap_const_lv32_C];
assign tmp_74_fu_1282_p1 = tmp_132_0_1_v_fu_1274_p3[1:0];
assign tmp_75_fu_1297_p3 = ImagLoc_y_4_fu_1286_p2[ap_const_lv32_C];
assign tmp_76_fu_1320_p1 = tmp_132_0_2_v_fu_1312_p3[1:0];
assign tmp_77_fu_1447_p3 = ImagLoc_x_fu_1432_p2[ap_const_lv32_C];
assign tmp_78_fu_1496_p1 = ImagLoc_x_fu_1432_p2[1:0];
assign tmp_79_fu_1632_p1 = x_reg_3235[1:0];
assign tmp_81_fu_1624_p1 = x_reg_3235[1:0];
assign tmp_82_fu_1554_p1 = ImagLoc_x_fu_1432_p2[1:0];
assign tmp_83_fu_1705_p1 = x_reg_3235[1:0];
assign tmp_85_fu_1697_p1 = x_reg_3235[1:0];
assign tmp_86_fu_1585_p1 = ImagLoc_x_fu_1432_p2[1:0];
assign tmp_87_fu_1778_p1 = x_reg_3235[1:0];
assign tmp_87_not_fu_1182_p2 = ($signed(ImagLoc_y_fu_1172_p2) > $signed(13'b1111111111110)? 1'b1: 1'b0);
assign tmp_89_fu_1770_p1 = x_reg_3235[1:0];
assign tmp_93_2_fu_1335_p0 = $signed(ImagLoc_y_fu_1172_p2);
assign tmp_93_2_fu_1335_p2 = ($signed(tmp_93_2_fu_1335_p0) < $signed(heightloop_cast59_cast_reg_2969)? 1'b1: 1'b0);
assign tmp_94_1_fu_1734_p1 = $signed(x_reg_3235);
assign tmp_94_2_fu_1807_p1 = $signed(x_reg_3235);
assign tmp_99_0_1_fu_1254_p2 = (ImagLoc_y_3_fu_1248_p2 < rows_cast_reg_2962? 1'b1: 1'b0);
assign tmp_99_0_2_fu_1292_p2 = (ImagLoc_y_4_fu_1286_p2 < rows_cast_reg_2962? 1'b1: 1'b0);
assign tmp_s_fu_1078_p2 = (cols_cast7_fu_1060_p1 + ap_const_lv13_1FFF);
assign tr5_fu_1188_p4 = {{ImagLoc_y_fu_1172_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tr_fu_1416_p4 = {{t_V_3_reg_774[ap_const_lv32_B : ap_const_lv32_1]}};
assign ult2_fu_1505_p2 = (tmp_72_cast1_fu_1401_p1 < widthloop_reg_2981? 1'b1: 1'b0);
assign ult_fu_1167_p2 = (tmp19_cast_fu_1152_p1 < heightloop_cast59_cast_reg_2969? 1'b1: 1'b0);
assign widthloop_fu_1063_p2 = (cols_cast7_fu_1060_p1 + ap_const_lv13_2);
assign x_fu_1462_p3 = ((tmp_51_fu_1442_p2)? ImagLoc_x_fu_1432_p2: p_assign_1_fu_1455_p3);
always @ (posedge ap_clk)
begin
    rows_cast_reg_2962[12] <= 1'b0;
    heightloop_cast59_cast_reg_2969[13] <= 1'b0;
    cols_cast7_reg_2976[12] <= 1'b0;
    cols_cast8_reg_2996[13:12] <= 2'b00;
end



endmodule //filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s

