# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
# Date created = 23:44:35  January 22, 2012
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lm32_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C120F780C7
set_global_assignment -name TOP_LEVEL_ENTITY lm32_test_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "10.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:44:35  JANUARY 22, 2012"
set_global_assignment -name LAST_QUARTUS_VERSION "10.0 SP1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY quartus_output
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"

#### Clocks ####
set_location_assignment PIN_AH15 -to clk50
set_location_assignment PIN_A14 -to clkin_125

set_instance_assignment -name IO_STANDARD "1.8 V" -to clkin_125
################

#### LEDs ####
set_location_assignment PIN_AD15 -to led[0]
set_location_assignment PIN_AE20 -to led[1]
set_location_assignment PIN_AF18 -to led[2]
set_location_assignment PIN_AD19 -to led[3]
set_location_assignment PIN_AE15 -to led[4]
set_location_assignment PIN_AC17 -to led[5]
set_location_assignment PIN_AG19 -to led[6]
set_location_assignment PIN_AF19 -to led[7]
##############

#### Ethernet ####
set_location_assignment PIN_B14 -to enet_rx_clk
set_location_assignment PIN_T8 -to enet_gtx_clk

set_location_assignment PIN_N8 -to enet_mdc
set_location_assignment PIN_L5 -to enet_mdio

set_location_assignment PIN_AA7 -to enet_tx_en
set_location_assignment PIN_AD2 -to enet_resetn
set_location_assignment PIN_AB4 -to enet_rx_dv

set_location_assignment PIN_W8 -to enet_rxd[0]
set_location_assignment PIN_AA6 -to enet_rxd[1]
set_location_assignment PIN_W7 -to enet_rxd[2]
set_location_assignment PIN_Y6 -to enet_rxd[3]
set_location_assignment PIN_W4 -to enet_txd[0]
set_location_assignment PIN_AA5 -to enet_txd[1]
set_location_assignment PIN_Y5 -to enet_txd[2]
set_location_assignment PIN_W3 -to enet_txd[3]

set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to enet_resetn
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to enet_mdc
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to enet_mdio
set_instance_assignment -name IO_STANDARD "1.8 V" -to enet_rx_clk
##################


set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0

set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=1" -section_id auto_signaltap_0



set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to enet_rx_dv -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=26" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=512" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=512" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to clkin_125 -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to enet_rx_clk -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to enet_rx_dv -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to enet_rxd[0] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to enet_rxd[1] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to enet_rxd[2] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to enet_rxd[3] -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "minimac2:ethernet|minimac2_rx:rx|hi[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "minimac2:ethernet|minimac2_rx:rx|hi[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "minimac2:ethernet|minimac2_rx:rx|hi[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "minimac2:ethernet|minimac2_rx:rx|hi[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "minimac2:ethernet|minimac2_rx:rx|lo[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "minimac2:ethernet|minimac2_rx:rx|lo[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "minimac2:ethernet|minimac2_rx:rx|lo[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "minimac2:ethernet|minimac2_rx:rx|lo[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "minimac2:ethernet|phy_dv" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "minimac2:ethernet|phy_rx_clk" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "minimac2:ethernet|phy_rx_data[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "minimac2:ethernet|phy_rx_data[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "minimac2:ethernet|phy_rx_data[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "minimac2:ethernet|phy_rx_data[3]" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=20" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_LOWORD=46930" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_CRC_HIWORD=32625" -section_id auto_signaltap_0



set_global_assignment -name VERILOG_FILE src/cores/eth_clk_div/eth_rx_pll.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_tx.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_sync.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_rx.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_psync.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_memory.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_ctlif.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2_altera_memory.v
set_global_assignment -name VERILOG_FILE src/cores/minimac2/minimac2.v
set_global_assignment -name VERILOG_FILE src/cores/eth_clk_div/eth_clk_div.v
set_global_assignment -name VERILOG_FILE src/cores/uart/jtag_uart.v
set_global_assignment -name VERILOG_FILE src/safe_virtual_wire.v
set_global_assignment -name VERILOG_FILE src/cores/sysctl/sysctl.v
set_global_assignment -name VERILOG_FILE src/cores/uart/uart.v
set_global_assignment -name VERILOG_FILE src/cores/monitor/monitor.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_addsub.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_shifter.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_dp_ram.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_debug.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_interrupt.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_multiplier.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_logic_op.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_adder.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_load_store_unit.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_mc_arithmetic.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_decoder.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_instruction_unit.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_cpu.v
set_global_assignment -name VERILOG_FILE src/cores/lm32/lm32_top.v
set_global_assignment -name VERILOG_FILE src/memory.v
set_global_assignment -name VERILOG_FILE src/wb_ebr_ctrl2.v
set_global_assignment -name VERILOG_FILE src/cores/gpio/gpio.v
set_global_assignment -name VERILOG_FILE src/cores/csrbrg/csrbrg.v
set_global_assignment -name VERILOG_FILE src/virtual_wire.v
set_global_assignment -name VERILOG_FILE src/cores/conbus/conbus_arb5.v
set_global_assignment -name VERILOG_FILE src/cores/conbus/conbus5x6.v
set_global_assignment -name VERILOG_FILE src/lm32_test_top.v
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top