Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jul 24 00:48:30 2025
| Host         : AKSHAY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file sev_timing_summary_routed.rpt -pb sev_timing_summary_routed.pb -rpx sev_timing_summary_routed.rpx -warn_on_violation
| Design       : sev
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            seven[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 4.872ns (50.312%)  route 4.811ns (49.688%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.520     2.911    a_IBUF[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     3.016 r  seven_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.477     4.493    sel0[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.105     4.598 r  seven_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.815     6.413    seven_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.270     9.683 r  seven_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.683    seven[6]
    F4                                                                r  seven[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            seven[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 4.878ns (50.583%)  route 4.766ns (49.417%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.520     2.911    a_IBUF[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     3.016 r  seven_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.473     4.489    sel0[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.594 r  seven_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.773     6.367    seven_OBUF[3]
    C2                   OBUF (Prop_obuf_I_O)         3.277     9.644 r  seven_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.644    seven[3]
    C2                                                                r  seven[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.610ns  (logic 5.032ns (52.358%)  route 4.578ns (47.642%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.362     2.746    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.851 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.628     4.478    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.115     4.593 r  seven_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.589     6.182    seven_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.428     9.610 r  seven_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.610    seven[0]
    D1                                                                r  seven[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 4.870ns (50.780%)  route 4.720ns (49.220%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.362     2.746    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.851 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.628     4.478    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.583 r  seven_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.731     6.314    seven_OBUF[2]
    B1                   OBUF (Prop_obuf_I_O)         3.276     9.590 r  seven_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.590    seven[2]
    B1                                                                r  seven[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 5.064ns (52.888%)  route 4.510ns (47.112%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.362     2.746    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.851 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.628     4.478    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.115     4.593 r  seven_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.521     6.114    seven_OBUF[4]
    D2                   OBUF (Prop_obuf_I_O)         3.460     9.574 r  seven_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.574    seven[4]
    D2                                                                r  seven[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            seven[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.381ns  (logic 5.015ns (53.457%)  route 4.366ns (46.543%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.392     1.392 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.520     2.911    a_IBUF[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     3.016 r  seven_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.473     4.489    sel0[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.121     4.610 r  seven_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.373     5.984    seven_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.397     9.381 r  seven_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.381    seven[5]
    J3                                                                r  seven[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            seven[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 4.847ns (51.715%)  route 4.525ns (48.285%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 f  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.362     2.746    a_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I1_O)        0.105     2.851 f  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.628     4.478    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.583 r  seven_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.536     6.119    seven_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         3.253     9.372 r  seven_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.372    seven[1]
    H4                                                                r  seven[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.284ns  (logic 3.995ns (63.580%)  route 2.289ns (36.420%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[1]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  refresh_reg[1]/Q
                         net (fo=9, routed)           0.575     1.008    refresh[1]
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.116     1.124 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     2.838    anode_OBUF[3]
    E4                   OBUF (Prop_obuf_I_O)         3.446     6.284 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.284    anode[3]
    E4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 3.981ns (63.903%)  route 2.249ns (36.097%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[1]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  refresh_reg[1]/Q
                         net (fo=9, routed)           0.581     1.014    refresh[1]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.115     1.129 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     2.797    anode_OBUF[2]
    F3                   OBUF (Prop_obuf_I_O)         3.433     6.230 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.230    anode[2]
    F3                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 3.972ns (65.219%)  route 2.118ns (34.781%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[1]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  refresh_reg[1]/Q
                         net (fo=9, routed)           0.730     1.163    refresh[1]
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.119     1.282 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.388     2.670    anode_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         3.420     6.090 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.090    anode[0]
    H3                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.209ns (40.160%)  route 0.311ns (59.840%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  refresh_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    refresh[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.407 r  refresh[0]_i_1/O
                         net (fo=1, routed)           0.113     0.520    p_0_in[0]
    SLICE_X64Y61         FDRE                                         r  refresh_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.209ns (33.167%)  route 0.421ns (66.833%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_reg[0]/Q
                         net (fo=10, routed)          0.308     0.472    refresh[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.517 r  refresh[1]_i_1/O
                         net (fo=1, routed)           0.113     0.630    p_0_in[1]
    SLICE_X64Y61         FDRE                                         r  refresh_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.402ns (72.481%)  route 0.532ns (27.519%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  refresh_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    refresh[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.407 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.334     0.741    anode_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.193     1.934 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.934    anode[1]
    J4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.489ns (70.253%)  route 0.631ns (29.747%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_reg[0]/Q
                         net (fo=10, routed)          0.308     0.472    refresh[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.517 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.322     0.840    anode_OBUF[0]
    H3                   OBUF (Prop_obuf_I_O)         1.280     2.120 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.120    anode[0]
    H3                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.502ns (69.570%)  route 0.657ns (30.430%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  refresh_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    refresh[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I0_O)        0.043     0.405 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.459     0.864    anode_OBUF[2]
    F3                   OBUF (Prop_obuf_I_O)         1.295     2.159 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.159    anode[2]
    F3                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.504ns (68.642%)  route 0.687ns (31.358%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE                         0.000     0.000 r  refresh_reg[0]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  refresh_reg[0]/Q
                         net (fo=10, routed)          0.198     0.362    refresh[0]
    SLICE_X64Y61         LUT2 (Prop_lut2_I1_O)        0.043     0.405 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.489     0.894    anode_OBUF[3]
    E4                   OBUF (Prop_obuf_I_O)         1.297     2.191 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.191    anode[3]
    E4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[2]
                            (input port)
  Destination:            seven[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.778ns  (logic 1.564ns (56.307%)  route 1.214ns (43.693%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  c[2] (IN)
                         net (fo=0)                   0.000     0.000    c[2]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  c_IBUF[2]_inst/O
                         net (fo=1, routed)           0.282     0.501    c_IBUF[2]
    SLICE_X65Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.546 r  seven_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.606     1.152    sel0[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.197 r  seven_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.524    seven_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         1.255     2.778 r  seven_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.778    seven[5]
    J3                                                                r  seven[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[3]
                            (input port)
  Destination:            seven[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.532ns (54.942%)  route 1.257ns (45.058%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 f  c[3] (IN)
                         net (fo=0)                   0.000     0.000    c[3]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 f  c_IBUF[3]_inst/O
                         net (fo=1, routed)           0.368     0.602    c_IBUF[3]
    SLICE_X65Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.647 f  seven_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.484     1.131    sel0[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.176 r  seven_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.581    seven_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         1.209     2.789 r  seven_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.789    seven[1]
    H4                                                                r  seven[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[3]
                            (input port)
  Destination:            seven[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.610ns (55.601%)  route 1.286ns (44.399%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  c[3] (IN)
                         net (fo=0)                   0.000     0.000    c[3]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  c_IBUF[3]_inst/O
                         net (fo=1, routed)           0.368     0.602    c_IBUF[3]
    SLICE_X65Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.647 r  seven_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.484     1.131    sel0[3]
    SLICE_X65Y61         LUT4 (Prop_lut4_I0_O)        0.048     1.179 r  seven_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.613    seven_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         1.283     2.896 r  seven_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.896    seven[0]
    D1                                                                r  seven[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            seven[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.620ns (54.776%)  route 1.338ns (45.224%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  d_IBUF[0]_inst/O
                         net (fo=1, routed)           0.326     0.544    d_IBUF[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.589 f  seven_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.605     1.194    sel0[0]
    SLICE_X65Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.239 r  seven_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.646    seven_OBUF[4]
    D2                   OBUF (Prop_obuf_I_O)         1.312     2.958 r  seven_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.958    seven[4]
    D2                                                                r  seven[4] (OUT)
  -------------------------------------------------------------------    -------------------





