#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1291eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12847d0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1248880 .functor NOT 1, L_0x12dcce0, C4<0>, C4<0>, C4<0>;
L_0x12dca70 .functor XOR 8, L_0x12dc460, L_0x12dc9d0, C4<00000000>, C4<00000000>;
L_0x12dcbd0 .functor XOR 8, L_0x12dca70, L_0x12dcae0, C4<00000000>, C4<00000000>;
v0x12c7dc0_0 .net "B3_next_dut", 0 0, v0x12c5cf0_0;  1 drivers
v0x12c7e80_0 .net "B3_next_ref", 0 0, L_0x12c9450;  1 drivers
v0x12c7f20_0 .net "Count_next_dut", 0 0, v0x12c5dd0_0;  1 drivers
v0x12c7fc0_0 .net "Count_next_ref", 0 0, L_0x12ca680;  1 drivers
v0x12c8060_0 .net "S1_next_dut", 0 0, v0x12c5e90_0;  1 drivers
v0x12c8150_0 .net "S1_next_ref", 0 0, L_0x12ca200;  1 drivers
v0x12c8220_0 .net "S_next_dut", 0 0, v0x12c5f30_0;  1 drivers
v0x12c82f0_0 .net "S_next_ref", 0 0, L_0x12c9fb0;  1 drivers
v0x12c83c0_0 .net "Wait_next_dut", 0 0, v0x12c5ff0_0;  1 drivers
v0x12c8490_0 .net "Wait_next_ref", 0 0, L_0x12cac10;  1 drivers
v0x12c8560_0 .net *"_ivl_10", 7 0, L_0x12dcae0;  1 drivers
v0x12c8600_0 .net *"_ivl_12", 7 0, L_0x12dcbd0;  1 drivers
v0x12c86a0_0 .net *"_ivl_2", 7 0, L_0x12dc370;  1 drivers
v0x12c8740_0 .net *"_ivl_4", 7 0, L_0x12dc460;  1 drivers
v0x12c87e0_0 .net *"_ivl_6", 7 0, L_0x12dc9d0;  1 drivers
v0x12c8880_0 .net *"_ivl_8", 7 0, L_0x12dca70;  1 drivers
v0x12c8940_0 .net "ack", 0 0, v0x12c4bb0_0;  1 drivers
v0x12c89e0_0 .var "clk", 0 0;
v0x12c8ab0_0 .net "counting_dut", 0 0, L_0x12dc190;  1 drivers
v0x12c8b80_0 .net "counting_ref", 0 0, L_0x12caf00;  1 drivers
v0x12c8c50_0 .net "d", 0 0, v0x12c4d10_0;  1 drivers
v0x12c8cf0_0 .net "done_counting", 0 0, v0x12c4db0_0;  1 drivers
v0x12c8d90_0 .net "done_dut", 0 0, L_0x12dbec0;  1 drivers
v0x12c8e60_0 .net "done_ref", 0 0, L_0x12cae10;  1 drivers
v0x12c8f30_0 .net "shift_ena_dut", 0 0, L_0x12dbbb0;  1 drivers
v0x12c9000_0 .net "shift_ena_ref", 0 0, L_0x12cb310;  1 drivers
v0x12c90d0_0 .net "state", 9 0, v0x12c5010_0;  1 drivers
v0x12c9170_0 .var/2u "stats1", 607 0;
v0x12c9210_0 .var/2u "strobe", 0 0;
v0x12c92b0_0 .net "tb_match", 0 0, L_0x12dcce0;  1 drivers
v0x12c9380_0 .net "tb_mismatch", 0 0, L_0x1248880;  1 drivers
LS_0x12dc370_0_0 .concat [ 1 1 1 1], L_0x12cb310, L_0x12caf00, L_0x12cae10, L_0x12cac10;
LS_0x12dc370_0_4 .concat [ 1 1 1 1], L_0x12ca680, L_0x12ca200, L_0x12c9fb0, L_0x12c9450;
L_0x12dc370 .concat [ 4 4 0 0], LS_0x12dc370_0_0, LS_0x12dc370_0_4;
LS_0x12dc460_0_0 .concat [ 1 1 1 1], L_0x12cb310, L_0x12caf00, L_0x12cae10, L_0x12cac10;
LS_0x12dc460_0_4 .concat [ 1 1 1 1], L_0x12ca680, L_0x12ca200, L_0x12c9fb0, L_0x12c9450;
L_0x12dc460 .concat [ 4 4 0 0], LS_0x12dc460_0_0, LS_0x12dc460_0_4;
LS_0x12dc9d0_0_0 .concat [ 1 1 1 1], L_0x12dbbb0, L_0x12dc190, L_0x12dbec0, v0x12c5ff0_0;
LS_0x12dc9d0_0_4 .concat [ 1 1 1 1], v0x12c5dd0_0, v0x12c5e90_0, v0x12c5f30_0, v0x12c5cf0_0;
L_0x12dc9d0 .concat [ 4 4 0 0], LS_0x12dc9d0_0_0, LS_0x12dc9d0_0_4;
LS_0x12dcae0_0_0 .concat [ 1 1 1 1], L_0x12cb310, L_0x12caf00, L_0x12cae10, L_0x12cac10;
LS_0x12dcae0_0_4 .concat [ 1 1 1 1], L_0x12ca680, L_0x12ca200, L_0x12c9fb0, L_0x12c9450;
L_0x12dcae0 .concat [ 4 4 0 0], LS_0x12dcae0_0_0, LS_0x12dcae0_0_4;
L_0x12dcce0 .cmp/eeq 8, L_0x12dc370, L_0x12dcbd0;
S_0x128a4c0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x12847d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1261530 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1261570 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x12615b0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x12615f0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1261630 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1261670 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x12616b0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x12616f0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1261730 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1261770 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x12684e0 .functor NOT 1, v0x12c4d10_0, C4<0>, C4<0>, C4<0>;
L_0x125dd70 .functor AND 1, L_0x12c9540, L_0x12684e0, C4<1>, C4<1>;
L_0x12936b0 .functor NOT 1, v0x12c4d10_0, C4<0>, C4<0>, C4<0>;
L_0x1293720 .functor AND 1, L_0x12c96a0, L_0x12936b0, C4<1>, C4<1>;
L_0x12c9840 .functor OR 1, L_0x125dd70, L_0x1293720, C4<0>, C4<0>;
L_0x12c9a20 .functor NOT 1, v0x12c4d10_0, C4<0>, C4<0>, C4<0>;
L_0x12c9ad0 .functor AND 1, L_0x12c9950, L_0x12c9a20, C4<1>, C4<1>;
L_0x12c9be0 .functor OR 1, L_0x12c9840, L_0x12c9ad0, C4<0>, C4<0>;
L_0x12c9ef0 .functor AND 1, L_0x12c9d40, v0x12c4bb0_0, C4<1>, C4<1>;
L_0x12c9fb0 .functor OR 1, L_0x12c9be0, L_0x12c9ef0, C4<0>, C4<0>;
L_0x12ca200 .functor AND 1, L_0x12ca120, v0x12c4d10_0, C4<1>, C4<1>;
L_0x12ca450 .functor NOT 1, v0x12c4db0_0, C4<0>, C4<0>, C4<0>;
L_0x12ca5c0 .functor AND 1, L_0x12ca360, L_0x12ca450, C4<1>, C4<1>;
L_0x12ca680 .functor OR 1, L_0x12ca2c0, L_0x12ca5c0, C4<0>, C4<0>;
L_0x12ca550 .functor AND 1, L_0x12ca860, v0x12c4db0_0, C4<1>, C4<1>;
L_0x12caa50 .functor NOT 1, v0x12c4bb0_0, C4<0>, C4<0>, C4<0>;
L_0x12cab50 .functor AND 1, L_0x12ca950, L_0x12caa50, C4<1>, C4<1>;
L_0x12cac10 .functor OR 1, L_0x12ca550, L_0x12cab50, C4<0>, C4<0>;
v0x1293820_0 .net "B3_next", 0 0, L_0x12c9450;  alias, 1 drivers
v0x1247140_0 .net "Count_next", 0 0, L_0x12ca680;  alias, 1 drivers
v0x1247240_0 .net "S1_next", 0 0, L_0x12ca200;  alias, 1 drivers
v0x12489d0_0 .net "S_next", 0 0, L_0x12c9fb0;  alias, 1 drivers
v0x1248a70_0 .net "Wait_next", 0 0, L_0x12cac10;  alias, 1 drivers
v0x1248d60_0 .net *"_ivl_10", 0 0, L_0x12936b0;  1 drivers
v0x12938c0_0 .net *"_ivl_12", 0 0, L_0x1293720;  1 drivers
v0x12c2d90_0 .net *"_ivl_14", 0 0, L_0x12c9840;  1 drivers
v0x12c2e70_0 .net *"_ivl_17", 0 0, L_0x12c9950;  1 drivers
v0x12c2f50_0 .net *"_ivl_18", 0 0, L_0x12c9a20;  1 drivers
v0x12c3030_0 .net *"_ivl_20", 0 0, L_0x12c9ad0;  1 drivers
v0x12c3110_0 .net *"_ivl_22", 0 0, L_0x12c9be0;  1 drivers
v0x12c31f0_0 .net *"_ivl_25", 0 0, L_0x12c9d40;  1 drivers
v0x12c32d0_0 .net *"_ivl_26", 0 0, L_0x12c9ef0;  1 drivers
v0x12c33b0_0 .net *"_ivl_3", 0 0, L_0x12c9540;  1 drivers
v0x12c3490_0 .net *"_ivl_31", 0 0, L_0x12ca120;  1 drivers
v0x12c3570_0 .net *"_ivl_35", 0 0, L_0x12ca2c0;  1 drivers
v0x12c3650_0 .net *"_ivl_37", 0 0, L_0x12ca360;  1 drivers
v0x12c3730_0 .net *"_ivl_38", 0 0, L_0x12ca450;  1 drivers
v0x12c3810_0 .net *"_ivl_4", 0 0, L_0x12684e0;  1 drivers
v0x12c38f0_0 .net *"_ivl_40", 0 0, L_0x12ca5c0;  1 drivers
v0x12c39d0_0 .net *"_ivl_45", 0 0, L_0x12ca860;  1 drivers
v0x12c3ab0_0 .net *"_ivl_46", 0 0, L_0x12ca550;  1 drivers
v0x12c3b90_0 .net *"_ivl_49", 0 0, L_0x12ca950;  1 drivers
v0x12c3c70_0 .net *"_ivl_50", 0 0, L_0x12caa50;  1 drivers
v0x12c3d50_0 .net *"_ivl_52", 0 0, L_0x12cab50;  1 drivers
v0x12c3e30_0 .net *"_ivl_6", 0 0, L_0x125dd70;  1 drivers
v0x12c3f10_0 .net *"_ivl_61", 3 0, L_0x12cb060;  1 drivers
v0x12c3ff0_0 .net *"_ivl_9", 0 0, L_0x12c96a0;  1 drivers
v0x12c40d0_0 .net "ack", 0 0, v0x12c4bb0_0;  alias, 1 drivers
v0x12c4190_0 .net "counting", 0 0, L_0x12caf00;  alias, 1 drivers
v0x12c4250_0 .net "d", 0 0, v0x12c4d10_0;  alias, 1 drivers
v0x12c4310_0 .net "done", 0 0, L_0x12cae10;  alias, 1 drivers
v0x12c45e0_0 .net "done_counting", 0 0, v0x12c4db0_0;  alias, 1 drivers
v0x12c46a0_0 .net "shift_ena", 0 0, L_0x12cb310;  alias, 1 drivers
v0x12c4760_0 .net "state", 9 0, v0x12c5010_0;  alias, 1 drivers
L_0x12c9450 .part v0x12c5010_0, 6, 1;
L_0x12c9540 .part v0x12c5010_0, 0, 1;
L_0x12c96a0 .part v0x12c5010_0, 1, 1;
L_0x12c9950 .part v0x12c5010_0, 3, 1;
L_0x12c9d40 .part v0x12c5010_0, 9, 1;
L_0x12ca120 .part v0x12c5010_0, 0, 1;
L_0x12ca2c0 .part v0x12c5010_0, 7, 1;
L_0x12ca360 .part v0x12c5010_0, 8, 1;
L_0x12ca860 .part v0x12c5010_0, 8, 1;
L_0x12ca950 .part v0x12c5010_0, 9, 1;
L_0x12cae10 .part v0x12c5010_0, 9, 1;
L_0x12caf00 .part v0x12c5010_0, 8, 1;
L_0x12cb060 .part v0x12c5010_0, 4, 4;
L_0x12cb310 .reduce/or L_0x12cb060;
S_0x12c49c0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x12847d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x12c4bb0_0 .var "ack", 0 0;
v0x12c4c70_0 .net "clk", 0 0, v0x12c89e0_0;  1 drivers
v0x12c4d10_0 .var "d", 0 0;
v0x12c4db0_0 .var "done_counting", 0 0;
v0x12c4e80_0 .var/2u "fail_onehot", 0 0;
v0x12c4f70_0 .var/2u "failed", 0 0;
v0x12c5010_0 .var "state", 9 0;
v0x12c50b0_0 .net "tb_match", 0 0, L_0x12dcce0;  alias, 1 drivers
E_0x125dd30 .event posedge, v0x12c4c70_0;
E_0x125c9a0/0 .event negedge, v0x12c4c70_0;
E_0x125c9a0/1 .event posedge, v0x12c4c70_0;
E_0x125c9a0 .event/or E_0x125c9a0/0, E_0x125c9a0/1;
S_0x12c5210 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x12847d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x12c5420 .param/l "B0" 1 4 21, C4<0000111100>;
P_0x12c5460 .param/l "B1" 1 4 22, C4<0000111110>;
P_0x12c54a0 .param/l "B2" 1 4 23, C4<0000111111>;
P_0x12c54e0 .param/l "B3" 1 4 24, C4<0000011111>;
P_0x12c5520 .param/l "Count" 1 4 25, C4<0000010000>;
P_0x12c5560 .param/l "S" 1 4 17, C4<0000000001>;
P_0x12c55a0 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x12c55e0 .param/l "S11" 1 4 19, C4<0000110100>;
P_0x12c5620 .param/l "S110" 1 4 20, C4<0000111000>;
P_0x12c5660 .param/l "Wait" 1 4 26, C4<0000110101>;
L_0x12caff0 .functor OR 1, L_0x12db4e0, L_0x12db5d0, C4<0>, C4<0>;
L_0x12db850 .functor OR 1, L_0x12caff0, L_0x12db760, C4<0>, C4<0>;
L_0x12dba50 .functor OR 1, L_0x12db850, L_0x12db960, C4<0>, C4<0>;
v0x12c5cf0_0 .var "B3_next", 0 0;
v0x12c5dd0_0 .var "Count_next", 0 0;
v0x12c5e90_0 .var "S1_next", 0 0;
v0x12c5f30_0 .var "S_next", 0 0;
v0x12c5ff0_0 .var "Wait_next", 0 0;
L_0x7f7a48fe3018 .functor BUFT 1, C4<0000011111>, C4<0>, C4<0>, C4<0>;
v0x12c6100_0 .net/2u *"_ivl_0", 9 0, L_0x7f7a48fe3018;  1 drivers
L_0x7f7a48fe30a8 .functor BUFT 1, C4<0000111110>, C4<0>, C4<0>, C4<0>;
v0x12c61e0_0 .net/2u *"_ivl_10", 9 0, L_0x7f7a48fe30a8;  1 drivers
v0x12c62c0_0 .net *"_ivl_12", 0 0, L_0x12db760;  1 drivers
v0x12c6380_0 .net *"_ivl_15", 0 0, L_0x12db850;  1 drivers
L_0x7f7a48fe30f0 .functor BUFT 1, C4<0000111100>, C4<0>, C4<0>, C4<0>;
v0x12c6440_0 .net/2u *"_ivl_16", 9 0, L_0x7f7a48fe30f0;  1 drivers
v0x12c6520_0 .net *"_ivl_18", 0 0, L_0x12db960;  1 drivers
v0x12c65e0_0 .net *"_ivl_2", 0 0, L_0x12db4e0;  1 drivers
v0x12c66a0_0 .net *"_ivl_21", 0 0, L_0x12dba50;  1 drivers
L_0x7f7a48fe3138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12c6760_0 .net/2u *"_ivl_22", 0 0, L_0x7f7a48fe3138;  1 drivers
L_0x7f7a48fe3180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c6840_0 .net/2u *"_ivl_24", 0 0, L_0x7f7a48fe3180;  1 drivers
L_0x7f7a48fe31c8 .functor BUFT 1, C4<0000110101>, C4<0>, C4<0>, C4<0>;
v0x12c6920_0 .net/2u *"_ivl_28", 9 0, L_0x7f7a48fe31c8;  1 drivers
v0x12c6a00_0 .net *"_ivl_30", 0 0, L_0x12dbd90;  1 drivers
L_0x7f7a48fe3210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12c6ac0_0 .net/2u *"_ivl_32", 0 0, L_0x7f7a48fe3210;  1 drivers
L_0x7f7a48fe3258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c6ba0_0 .net/2u *"_ivl_34", 0 0, L_0x7f7a48fe3258;  1 drivers
L_0x7f7a48fe32a0 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x12c6c80_0 .net/2u *"_ivl_38", 9 0, L_0x7f7a48fe32a0;  1 drivers
L_0x7f7a48fe3060 .functor BUFT 1, C4<0000111111>, C4<0>, C4<0>, C4<0>;
v0x12c6d60_0 .net/2u *"_ivl_4", 9 0, L_0x7f7a48fe3060;  1 drivers
v0x12c6e40_0 .net *"_ivl_40", 0 0, L_0x12dc050;  1 drivers
L_0x7f7a48fe32e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12c6f00_0 .net/2u *"_ivl_42", 0 0, L_0x7f7a48fe32e8;  1 drivers
L_0x7f7a48fe3330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12c6fe0_0 .net/2u *"_ivl_44", 0 0, L_0x7f7a48fe3330;  1 drivers
v0x12c70c0_0 .net *"_ivl_6", 0 0, L_0x12db5d0;  1 drivers
v0x12c7180_0 .net *"_ivl_9", 0 0, L_0x12caff0;  1 drivers
v0x12c7240_0 .net "ack", 0 0, v0x12c4bb0_0;  alias, 1 drivers
v0x12c72e0_0 .net "counting", 0 0, L_0x12dc190;  alias, 1 drivers
v0x12c73a0_0 .net "d", 0 0, v0x12c4d10_0;  alias, 1 drivers
v0x12c7490_0 .net "done", 0 0, L_0x12dbec0;  alias, 1 drivers
v0x12c7550_0 .net "done_counting", 0 0, v0x12c4db0_0;  alias, 1 drivers
v0x12c7640_0 .net "shift_ena", 0 0, L_0x12dbbb0;  alias, 1 drivers
v0x12c7700_0 .net "state", 9 0, v0x12c5010_0;  alias, 1 drivers
E_0x125c330 .event anyedge, v0x12c4760_0, v0x12c4250_0;
L_0x12db4e0 .cmp/eq 10, v0x12c5010_0, L_0x7f7a48fe3018;
L_0x12db5d0 .cmp/eq 10, v0x12c5010_0, L_0x7f7a48fe3060;
L_0x12db760 .cmp/eq 10, v0x12c5010_0, L_0x7f7a48fe30a8;
L_0x12db960 .cmp/eq 10, v0x12c5010_0, L_0x7f7a48fe30f0;
L_0x12dbbb0 .functor MUXZ 1, L_0x7f7a48fe3180, L_0x7f7a48fe3138, L_0x12dba50, C4<>;
L_0x12dbd90 .cmp/eq 10, v0x12c5010_0, L_0x7f7a48fe31c8;
L_0x12dbec0 .functor MUXZ 1, L_0x7f7a48fe3258, L_0x7f7a48fe3210, L_0x12dbd90, C4<>;
L_0x12dc050 .cmp/eq 10, v0x12c5010_0, L_0x7f7a48fe32a0;
L_0x12dc190 .functor MUXZ 1, L_0x7f7a48fe3330, L_0x7f7a48fe32e8, L_0x12dc050, C4<>;
S_0x12c7ba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x12847d0;
 .timescale -12 -12;
E_0x12a6c40 .event anyedge, v0x12c9210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12c9210_0;
    %nor/r;
    %assign/vec4 v0x12c9210_0, 0;
    %wait E_0x12a6c40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12c49c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c4f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c4e80_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x12c49c0;
T_2 ;
    %wait E_0x125c9a0;
    %load/vec4 v0x12c50b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c4f70_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12c49c0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12c4bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12c4db0_0, 0;
    %assign/vec4 v0x12c4d10_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x12c5010_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125c9a0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x12c4bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12c4db0_0, 0, 1;
    %store/vec4 v0x12c4d10_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12c5010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x125dd30;
    %load/vec4 v0x12c4f70_0;
    %assign/vec4 v0x12c4e80_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125c9a0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x12c4bb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x12c4db0_0, 0, 1;
    %store/vec4 v0x12c4d10_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x12c5010_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x125dd30;
    %load/vec4 v0x12c4e80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x12c4f70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12c5210;
T_4 ;
    %wait E_0x125c330;
    %load/vec4 v0x12c7700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x12c73a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %load/vec4 v0x12c73a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v0x12c73a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %load/vec4 v0x12c73a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x12c7700_0;
    %cmpi/e 63, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x12c7700_0;
    %cmpi/e 31, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x12c7700_0;
    %cmpi/e 16, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x12c7700_0;
    %cmpi/e 53, 0, 10;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x12c5ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c5dd0_0, 0, 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12847d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c89e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c9210_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x12847d0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x12c89e0_0;
    %inv;
    %store/vec4 v0x12c89e0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x12847d0;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12c4c70_0, v0x12c9380_0, v0x12c8c50_0, v0x12c8cf0_0, v0x12c8940_0, v0x12c90d0_0, v0x12c7e80_0, v0x12c7dc0_0, v0x12c82f0_0, v0x12c8220_0, v0x12c8150_0, v0x12c8060_0, v0x12c7fc0_0, v0x12c7f20_0, v0x12c8490_0, v0x12c83c0_0, v0x12c8e60_0, v0x12c8d90_0, v0x12c8b80_0, v0x12c8ab0_0, v0x12c9000_0, v0x12c8f30_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12847d0;
T_8 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x12847d0;
T_9 ;
    %wait E_0x125c9a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c9170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
    %load/vec4 v0x12c92b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12c9170_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x12c7e80_0;
    %load/vec4 v0x12c7e80_0;
    %load/vec4 v0x12c7dc0_0;
    %xor;
    %load/vec4 v0x12c7e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x12c82f0_0;
    %load/vec4 v0x12c82f0_0;
    %load/vec4 v0x12c8220_0;
    %xor;
    %load/vec4 v0x12c82f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x12c8150_0;
    %load/vec4 v0x12c8150_0;
    %load/vec4 v0x12c8060_0;
    %xor;
    %load/vec4 v0x12c8150_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x12c7fc0_0;
    %load/vec4 v0x12c7fc0_0;
    %load/vec4 v0x12c7f20_0;
    %xor;
    %load/vec4 v0x12c7fc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x12c8490_0;
    %load/vec4 v0x12c8490_0;
    %load/vec4 v0x12c83c0_0;
    %xor;
    %load/vec4 v0x12c8490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x12c8e60_0;
    %load/vec4 v0x12c8e60_0;
    %load/vec4 v0x12c8d90_0;
    %xor;
    %load/vec4 v0x12c8e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x12c8b80_0;
    %load/vec4 v0x12c8b80_0;
    %load/vec4 v0x12c8ab0_0;
    %xor;
    %load/vec4 v0x12c8b80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x12c9000_0;
    %load/vec4 v0x12c9000_0;
    %load/vec4 v0x12c8f30_0;
    %xor;
    %load/vec4 v0x12c9000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x12c9170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12c9170_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/review2015_fsmonehot/iter2/response3/top_module.sv";
