// Seed: 2567352294
module module_0 #(
    parameter id_5 = 32'd61
) (
    output uwire sample,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3
);
  assign id_2 = -1;
  wire _id_5;
  logic id_6 = -1, id_7;
  parameter id_8 = 1;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  , module_0 ;
  wire id_26;
  wire id_27;
  wire [~  id_5 : -1] id_28;
  assign id_3#(
      .id_5 (id_8),
      .id_12(id_8 == -1),
      .id_11(id_8),
      .id_11(1),
      .id_19(id_8 !=? id_8[-1'b0])
  ) = -1;
endmodule
module module_0 #(
    parameter id_5 = 32'd0
) (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wor module_1,
    output wand id_4,
    input supply1 _id_5,
    input supply0 id_6,
    output supply1 id_7
);
  wire [1 : 1  ==  1] id_9;
  struct packed {logic id_10;} [id_5 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_0
  );
  assign id_0 = id_11.id_10;
endmodule
