#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xed8d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xed8e90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xeca2d0 .functor NOT 1, L_0xf35fd0, C4<0>, C4<0>, C4<0>;
L_0xf35db0 .functor XOR 2, L_0xf35c50, L_0xf35d10, C4<00>, C4<00>;
L_0xf35ec0 .functor XOR 2, L_0xf35db0, L_0xf35e20, C4<00>, C4<00>;
v0xf2d850_0 .net *"_ivl_10", 1 0, L_0xf35e20;  1 drivers
v0xf2d950_0 .net *"_ivl_12", 1 0, L_0xf35ec0;  1 drivers
v0xf2da30_0 .net *"_ivl_2", 1 0, L_0xf30b70;  1 drivers
v0xf2daf0_0 .net *"_ivl_4", 1 0, L_0xf35c50;  1 drivers
v0xf2dbd0_0 .net *"_ivl_6", 1 0, L_0xf35d10;  1 drivers
v0xf2dd00_0 .net *"_ivl_8", 1 0, L_0xf35db0;  1 drivers
v0xf2dde0_0 .net "a", 0 0, v0xf28430_0;  1 drivers
v0xf2de80_0 .net "b", 0 0, v0xf284d0_0;  1 drivers
v0xf2df20_0 .net "c", 0 0, v0xf28570_0;  1 drivers
v0xf2dfc0_0 .var "clk", 0 0;
v0xf2e060_0 .net "d", 0 0, v0xf286b0_0;  1 drivers
v0xf2e100_0 .net "out_pos_dut", 0 0, L_0xf35ad0;  1 drivers
v0xf2e1a0_0 .net "out_pos_ref", 0 0, L_0xf2f6d0;  1 drivers
v0xf2e240_0 .net "out_sop_dut", 0 0, L_0xf32a50;  1 drivers
v0xf2e2e0_0 .net "out_sop_ref", 0 0, L_0xf02be0;  1 drivers
v0xf2e380_0 .var/2u "stats1", 223 0;
v0xf2e420_0 .var/2u "strobe", 0 0;
v0xf2e4c0_0 .net "tb_match", 0 0, L_0xf35fd0;  1 drivers
v0xf2e590_0 .net "tb_mismatch", 0 0, L_0xeca2d0;  1 drivers
v0xf2e630_0 .net "wavedrom_enable", 0 0, v0xf28980_0;  1 drivers
v0xf2e700_0 .net "wavedrom_title", 511 0, v0xf28a20_0;  1 drivers
L_0xf30b70 .concat [ 1 1 0 0], L_0xf2f6d0, L_0xf02be0;
L_0xf35c50 .concat [ 1 1 0 0], L_0xf2f6d0, L_0xf02be0;
L_0xf35d10 .concat [ 1 1 0 0], L_0xf35ad0, L_0xf32a50;
L_0xf35e20 .concat [ 1 1 0 0], L_0xf2f6d0, L_0xf02be0;
L_0xf35fd0 .cmp/eeq 2, L_0xf30b70, L_0xf35ec0;
S_0xed9020 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xed8e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xeca6b0 .functor AND 1, v0xf28570_0, v0xf286b0_0, C4<1>, C4<1>;
L_0xecaa90 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xecae70 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xecb0f0 .functor AND 1, L_0xecaa90, L_0xecae70, C4<1>, C4<1>;
L_0xee39a0 .functor AND 1, L_0xecb0f0, v0xf28570_0, C4<1>, C4<1>;
L_0xf02be0 .functor OR 1, L_0xeca6b0, L_0xee39a0, C4<0>, C4<0>;
L_0xf2eb50 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf2ebc0 .functor OR 1, L_0xf2eb50, v0xf286b0_0, C4<0>, C4<0>;
L_0xf2ecd0 .functor AND 1, v0xf28570_0, L_0xf2ebc0, C4<1>, C4<1>;
L_0xf2ed90 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf2ee60 .functor OR 1, L_0xf2ed90, v0xf284d0_0, C4<0>, C4<0>;
L_0xf2eed0 .functor AND 1, L_0xf2ecd0, L_0xf2ee60, C4<1>, C4<1>;
L_0xf2f050 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf2f0c0 .functor OR 1, L_0xf2f050, v0xf286b0_0, C4<0>, C4<0>;
L_0xf2efe0 .functor AND 1, v0xf28570_0, L_0xf2f0c0, C4<1>, C4<1>;
L_0xf2f250 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf2f350 .functor OR 1, L_0xf2f250, v0xf286b0_0, C4<0>, C4<0>;
L_0xf2f410 .functor AND 1, L_0xf2efe0, L_0xf2f350, C4<1>, C4<1>;
L_0xf2f5c0 .functor XNOR 1, L_0xf2eed0, L_0xf2f410, C4<0>, C4<0>;
v0xec9c00_0 .net *"_ivl_0", 0 0, L_0xeca6b0;  1 drivers
v0xeca000_0 .net *"_ivl_12", 0 0, L_0xf2eb50;  1 drivers
v0xeca3e0_0 .net *"_ivl_14", 0 0, L_0xf2ebc0;  1 drivers
v0xeca7c0_0 .net *"_ivl_16", 0 0, L_0xf2ecd0;  1 drivers
v0xecaba0_0 .net *"_ivl_18", 0 0, L_0xf2ed90;  1 drivers
v0xecaf80_0 .net *"_ivl_2", 0 0, L_0xecaa90;  1 drivers
v0xecb200_0 .net *"_ivl_20", 0 0, L_0xf2ee60;  1 drivers
v0xf269a0_0 .net *"_ivl_24", 0 0, L_0xf2f050;  1 drivers
v0xf26a80_0 .net *"_ivl_26", 0 0, L_0xf2f0c0;  1 drivers
v0xf26b60_0 .net *"_ivl_28", 0 0, L_0xf2efe0;  1 drivers
v0xf26c40_0 .net *"_ivl_30", 0 0, L_0xf2f250;  1 drivers
v0xf26d20_0 .net *"_ivl_32", 0 0, L_0xf2f350;  1 drivers
v0xf26e00_0 .net *"_ivl_36", 0 0, L_0xf2f5c0;  1 drivers
L_0x7f89f04bf018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf26ec0_0 .net *"_ivl_38", 0 0, L_0x7f89f04bf018;  1 drivers
v0xf26fa0_0 .net *"_ivl_4", 0 0, L_0xecae70;  1 drivers
v0xf27080_0 .net *"_ivl_6", 0 0, L_0xecb0f0;  1 drivers
v0xf27160_0 .net *"_ivl_8", 0 0, L_0xee39a0;  1 drivers
v0xf27240_0 .net "a", 0 0, v0xf28430_0;  alias, 1 drivers
v0xf27300_0 .net "b", 0 0, v0xf284d0_0;  alias, 1 drivers
v0xf273c0_0 .net "c", 0 0, v0xf28570_0;  alias, 1 drivers
v0xf27480_0 .net "d", 0 0, v0xf286b0_0;  alias, 1 drivers
v0xf27540_0 .net "out_pos", 0 0, L_0xf2f6d0;  alias, 1 drivers
v0xf27600_0 .net "out_sop", 0 0, L_0xf02be0;  alias, 1 drivers
v0xf276c0_0 .net "pos0", 0 0, L_0xf2eed0;  1 drivers
v0xf27780_0 .net "pos1", 0 0, L_0xf2f410;  1 drivers
L_0xf2f6d0 .functor MUXZ 1, L_0x7f89f04bf018, L_0xf2eed0, L_0xf2f5c0, C4<>;
S_0xf27900 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xed8e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf28430_0 .var "a", 0 0;
v0xf284d0_0 .var "b", 0 0;
v0xf28570_0 .var "c", 0 0;
v0xf28610_0 .net "clk", 0 0, v0xf2dfc0_0;  1 drivers
v0xf286b0_0 .var "d", 0 0;
v0xf287a0_0 .var/2u "fail", 0 0;
v0xf28840_0 .var/2u "fail1", 0 0;
v0xf288e0_0 .net "tb_match", 0 0, L_0xf35fd0;  alias, 1 drivers
v0xf28980_0 .var "wavedrom_enable", 0 0;
v0xf28a20_0 .var "wavedrom_title", 511 0;
E_0xed7670/0 .event negedge, v0xf28610_0;
E_0xed7670/1 .event posedge, v0xf28610_0;
E_0xed7670 .event/or E_0xed7670/0, E_0xed7670/1;
S_0xf27c30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf27900;
 .timescale -12 -12;
v0xf27e70_0 .var/2s "i", 31 0;
E_0xed7510 .event posedge, v0xf28610_0;
S_0xf27f70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf27900;
 .timescale -12 -12;
v0xf28170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf28250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf27900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf28c00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xed8e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf2f880 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf2fa20 .functor AND 1, v0xf28430_0, L_0xf2f880, C4<1>, C4<1>;
L_0xf2fb00 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf2fc80 .functor AND 1, L_0xf2fa20, L_0xf2fb00, C4<1>, C4<1>;
L_0xf2fdc0 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf2ff40 .functor AND 1, L_0xf2fc80, L_0xf2fdc0, C4<1>, C4<1>;
L_0xf30090 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf30210 .functor AND 1, L_0xf30090, v0xf284d0_0, C4<1>, C4<1>;
L_0xf30320 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf30390 .functor AND 1, L_0xf30210, L_0xf30320, C4<1>, C4<1>;
L_0xf30500 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf30570 .functor AND 1, L_0xf30390, L_0xf30500, C4<1>, C4<1>;
L_0xf306a0 .functor OR 1, L_0xf2ff40, L_0xf30570, C4<0>, C4<0>;
L_0xf307b0 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf30630 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf308a0 .functor AND 1, L_0xf307b0, L_0xf30630, C4<1>, C4<1>;
L_0xf30a40 .functor AND 1, L_0xf308a0, v0xf28570_0, C4<1>, C4<1>;
L_0xf30b00 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf30c10 .functor AND 1, L_0xf30a40, L_0xf30b00, C4<1>, C4<1>;
L_0xf30d20 .functor OR 1, L_0xf306a0, L_0xf30c10, C4<0>, C4<0>;
L_0xf30ee0 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf30f50 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf31080 .functor AND 1, L_0xf30ee0, L_0xf30f50, C4<1>, C4<1>;
L_0xf31190 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf312d0 .functor AND 1, L_0xf31080, L_0xf31190, C4<1>, C4<1>;
L_0xf313e0 .functor AND 1, L_0xf312d0, v0xf286b0_0, C4<1>, C4<1>;
L_0xf31580 .functor OR 1, L_0xf30d20, L_0xf313e0, C4<0>, C4<0>;
L_0xf31690 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf317f0 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf31860 .functor AND 1, L_0xf31690, L_0xf317f0, C4<1>, C4<1>;
L_0xf31a70 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf31ae0 .functor AND 1, L_0xf31860, L_0xf31a70, C4<1>, C4<1>;
L_0xf31d00 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf31d70 .functor AND 1, L_0xf31ae0, L_0xf31d00, C4<1>, C4<1>;
L_0xf31fa0 .functor OR 1, L_0xf31580, L_0xf31d70, C4<0>, C4<0>;
L_0xf320b0 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf32250 .functor AND 1, L_0xf320b0, v0xf284d0_0, C4<1>, C4<1>;
L_0xf32310 .functor AND 1, L_0xf32250, v0xf28570_0, C4<1>, C4<1>;
L_0xf32120 .functor AND 1, L_0xf32310, v0xf286b0_0, C4<1>, C4<1>;
L_0xf321e0 .functor OR 1, L_0xf31fa0, L_0xf32120, C4<0>, C4<0>;
L_0xf32700 .functor AND 1, v0xf28430_0, v0xf284d0_0, C4<1>, C4<1>;
L_0xf32770 .functor AND 1, L_0xf32700, v0xf28570_0, C4<1>, C4<1>;
L_0xf32990 .functor AND 1, L_0xf32770, v0xf286b0_0, C4<1>, C4<1>;
L_0xf32a50 .functor OR 1, L_0xf321e0, L_0xf32990, C4<0>, C4<0>;
L_0xf32d20 .functor NOT 1, v0xf28430_0, C4<0>, C4<0>, C4<0>;
L_0xf32d90 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf32f80 .functor OR 1, L_0xf32d20, L_0xf32d90, C4<0>, C4<0>;
L_0xf33090 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf33290 .functor OR 1, L_0xf32f80, L_0xf33090, C4<0>, C4<0>;
L_0xf333a0 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf335b0 .functor OR 1, L_0xf33290, L_0xf333a0, C4<0>, C4<0>;
L_0xf336c0 .functor NOT 1, v0xf284d0_0, C4<0>, C4<0>, C4<0>;
L_0xf338e0 .functor OR 1, v0xf28430_0, L_0xf336c0, C4<0>, C4<0>;
L_0xf339a0 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf33de0 .functor OR 1, L_0xf338e0, L_0xf339a0, C4<0>, C4<0>;
L_0xf33ef0 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf34340 .functor OR 1, L_0xf33de0, L_0xf33ef0, C4<0>, C4<0>;
L_0xf34450 .functor AND 1, L_0xf335b0, L_0xf34340, C4<1>, C4<1>;
L_0xf34740 .functor OR 1, v0xf28430_0, v0xf284d0_0, C4<0>, C4<0>;
L_0xf349c0 .functor NOT 1, v0xf28570_0, C4<0>, C4<0>, C4<0>;
L_0xf34c20 .functor OR 1, L_0xf34740, L_0xf349c0, C4<0>, C4<0>;
L_0xf34d30 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf34fa0 .functor OR 1, L_0xf34c20, L_0xf34d30, C4<0>, C4<0>;
L_0xf350b0 .functor AND 1, L_0xf34450, L_0xf34fa0, C4<1>, C4<1>;
L_0xf353d0 .functor OR 1, v0xf28430_0, v0xf284d0_0, C4<0>, C4<0>;
L_0xf35440 .functor OR 1, L_0xf353d0, v0xf28570_0, C4<0>, C4<0>;
L_0xf35720 .functor NOT 1, v0xf286b0_0, C4<0>, C4<0>, C4<0>;
L_0xf35790 .functor OR 1, L_0xf35440, L_0xf35720, C4<0>, C4<0>;
L_0xf35ad0 .functor AND 1, L_0xf350b0, L_0xf35790, C4<1>, C4<1>;
v0xf28dc0_0 .net *"_ivl_0", 0 0, L_0xf2f880;  1 drivers
v0xf28ea0_0 .net *"_ivl_10", 0 0, L_0xf2ff40;  1 drivers
v0xf28f80_0 .net *"_ivl_100", 0 0, L_0xf335b0;  1 drivers
v0xf29070_0 .net *"_ivl_102", 0 0, L_0xf336c0;  1 drivers
v0xf29150_0 .net *"_ivl_104", 0 0, L_0xf338e0;  1 drivers
v0xf29280_0 .net *"_ivl_106", 0 0, L_0xf339a0;  1 drivers
v0xf29360_0 .net *"_ivl_108", 0 0, L_0xf33de0;  1 drivers
v0xf29440_0 .net *"_ivl_110", 0 0, L_0xf33ef0;  1 drivers
v0xf29520_0 .net *"_ivl_112", 0 0, L_0xf34340;  1 drivers
v0xf29690_0 .net *"_ivl_114", 0 0, L_0xf34450;  1 drivers
v0xf29770_0 .net *"_ivl_116", 0 0, L_0xf34740;  1 drivers
v0xf29850_0 .net *"_ivl_118", 0 0, L_0xf349c0;  1 drivers
v0xf29930_0 .net *"_ivl_12", 0 0, L_0xf30090;  1 drivers
v0xf29a10_0 .net *"_ivl_120", 0 0, L_0xf34c20;  1 drivers
v0xf29af0_0 .net *"_ivl_122", 0 0, L_0xf34d30;  1 drivers
v0xf29bd0_0 .net *"_ivl_124", 0 0, L_0xf34fa0;  1 drivers
v0xf29cb0_0 .net *"_ivl_126", 0 0, L_0xf350b0;  1 drivers
v0xf29ea0_0 .net *"_ivl_128", 0 0, L_0xf353d0;  1 drivers
v0xf29f80_0 .net *"_ivl_130", 0 0, L_0xf35440;  1 drivers
v0xf2a060_0 .net *"_ivl_132", 0 0, L_0xf35720;  1 drivers
v0xf2a140_0 .net *"_ivl_134", 0 0, L_0xf35790;  1 drivers
v0xf2a220_0 .net *"_ivl_14", 0 0, L_0xf30210;  1 drivers
v0xf2a300_0 .net *"_ivl_16", 0 0, L_0xf30320;  1 drivers
v0xf2a3e0_0 .net *"_ivl_18", 0 0, L_0xf30390;  1 drivers
v0xf2a4c0_0 .net *"_ivl_2", 0 0, L_0xf2fa20;  1 drivers
v0xf2a5a0_0 .net *"_ivl_20", 0 0, L_0xf30500;  1 drivers
v0xf2a680_0 .net *"_ivl_22", 0 0, L_0xf30570;  1 drivers
v0xf2a760_0 .net *"_ivl_24", 0 0, L_0xf306a0;  1 drivers
v0xf2a840_0 .net *"_ivl_26", 0 0, L_0xf307b0;  1 drivers
v0xf2a920_0 .net *"_ivl_28", 0 0, L_0xf30630;  1 drivers
v0xf2aa00_0 .net *"_ivl_30", 0 0, L_0xf308a0;  1 drivers
v0xf2aae0_0 .net *"_ivl_32", 0 0, L_0xf30a40;  1 drivers
v0xf2abc0_0 .net *"_ivl_34", 0 0, L_0xf30b00;  1 drivers
v0xf2aeb0_0 .net *"_ivl_36", 0 0, L_0xf30c10;  1 drivers
v0xf2af90_0 .net *"_ivl_38", 0 0, L_0xf30d20;  1 drivers
v0xf2b070_0 .net *"_ivl_4", 0 0, L_0xf2fb00;  1 drivers
v0xf2b150_0 .net *"_ivl_40", 0 0, L_0xf30ee0;  1 drivers
v0xf2b230_0 .net *"_ivl_42", 0 0, L_0xf30f50;  1 drivers
v0xf2b310_0 .net *"_ivl_44", 0 0, L_0xf31080;  1 drivers
v0xf2b3f0_0 .net *"_ivl_46", 0 0, L_0xf31190;  1 drivers
v0xf2b4d0_0 .net *"_ivl_48", 0 0, L_0xf312d0;  1 drivers
v0xf2b5b0_0 .net *"_ivl_50", 0 0, L_0xf313e0;  1 drivers
v0xf2b690_0 .net *"_ivl_52", 0 0, L_0xf31580;  1 drivers
v0xf2b770_0 .net *"_ivl_54", 0 0, L_0xf31690;  1 drivers
v0xf2b850_0 .net *"_ivl_56", 0 0, L_0xf317f0;  1 drivers
v0xf2b930_0 .net *"_ivl_58", 0 0, L_0xf31860;  1 drivers
v0xf2ba10_0 .net *"_ivl_6", 0 0, L_0xf2fc80;  1 drivers
v0xf2baf0_0 .net *"_ivl_60", 0 0, L_0xf31a70;  1 drivers
v0xf2bbd0_0 .net *"_ivl_62", 0 0, L_0xf31ae0;  1 drivers
v0xf2bcb0_0 .net *"_ivl_64", 0 0, L_0xf31d00;  1 drivers
v0xf2bd90_0 .net *"_ivl_66", 0 0, L_0xf31d70;  1 drivers
v0xf2be70_0 .net *"_ivl_68", 0 0, L_0xf31fa0;  1 drivers
v0xf2bf50_0 .net *"_ivl_70", 0 0, L_0xf320b0;  1 drivers
v0xf2c030_0 .net *"_ivl_72", 0 0, L_0xf32250;  1 drivers
v0xf2c110_0 .net *"_ivl_74", 0 0, L_0xf32310;  1 drivers
v0xf2c1f0_0 .net *"_ivl_76", 0 0, L_0xf32120;  1 drivers
v0xf2c2d0_0 .net *"_ivl_78", 0 0, L_0xf321e0;  1 drivers
v0xf2c3b0_0 .net *"_ivl_8", 0 0, L_0xf2fdc0;  1 drivers
v0xf2c490_0 .net *"_ivl_80", 0 0, L_0xf32700;  1 drivers
v0xf2c570_0 .net *"_ivl_82", 0 0, L_0xf32770;  1 drivers
v0xf2c650_0 .net *"_ivl_84", 0 0, L_0xf32990;  1 drivers
v0xf2c730_0 .net *"_ivl_88", 0 0, L_0xf32d20;  1 drivers
v0xf2c810_0 .net *"_ivl_90", 0 0, L_0xf32d90;  1 drivers
v0xf2c8f0_0 .net *"_ivl_92", 0 0, L_0xf32f80;  1 drivers
v0xf2c9d0_0 .net *"_ivl_94", 0 0, L_0xf33090;  1 drivers
v0xf2cec0_0 .net *"_ivl_96", 0 0, L_0xf33290;  1 drivers
v0xf2cfa0_0 .net *"_ivl_98", 0 0, L_0xf333a0;  1 drivers
v0xf2d080_0 .net "a", 0 0, v0xf28430_0;  alias, 1 drivers
v0xf2d120_0 .net "b", 0 0, v0xf284d0_0;  alias, 1 drivers
v0xf2d210_0 .net "c", 0 0, v0xf28570_0;  alias, 1 drivers
v0xf2d300_0 .net "d", 0 0, v0xf286b0_0;  alias, 1 drivers
v0xf2d3f0_0 .net "out_pos", 0 0, L_0xf35ad0;  alias, 1 drivers
v0xf2d4b0_0 .net "out_sop", 0 0, L_0xf32a50;  alias, 1 drivers
S_0xf2d630 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xed8e90;
 .timescale -12 -12;
E_0xebf9f0 .event anyedge, v0xf2e420_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf2e420_0;
    %nor/r;
    %assign/vec4 v0xf2e420_0, 0;
    %wait E_0xebf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf27900;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf287a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf28840_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf27900;
T_4 ;
    %wait E_0xed7670;
    %load/vec4 v0xf288e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf287a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf27900;
T_5 ;
    %wait E_0xed7510;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %wait E_0xed7510;
    %load/vec4 v0xf287a0_0;
    %store/vec4 v0xf28840_0, 0, 1;
    %fork t_1, S_0xf27c30;
    %jmp t_0;
    .scope S_0xf27c30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf27e70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf27e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xed7510;
    %load/vec4 v0xf27e70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf27e70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf27e70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf27900;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xed7670;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf286b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf28570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf284d0_0, 0;
    %assign/vec4 v0xf28430_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf287a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf28840_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xed8e90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf2dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf2e420_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xed8e90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf2dfc0_0;
    %inv;
    %store/vec4 v0xf2dfc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xed8e90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf28610_0, v0xf2e590_0, v0xf2dde0_0, v0xf2de80_0, v0xf2df20_0, v0xf2e060_0, v0xf2e2e0_0, v0xf2e240_0, v0xf2e1a0_0, v0xf2e100_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xed8e90;
T_9 ;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xed8e90;
T_10 ;
    %wait E_0xed7670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf2e380_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
    %load/vec4 v0xf2e4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf2e380_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf2e2e0_0;
    %load/vec4 v0xf2e2e0_0;
    %load/vec4 v0xf2e240_0;
    %xor;
    %load/vec4 v0xf2e2e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf2e1a0_0;
    %load/vec4 v0xf2e1a0_0;
    %load/vec4 v0xf2e100_0;
    %xor;
    %load/vec4 v0xf2e1a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf2e380_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf2e380_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter2/response4/top_module.sv";
