

================================================================
== Vitis HLS Report for 'circular_shift_reg'
================================================================
* Date:           Sun Jun  9 05:13:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.959 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_circular_shift_reg_Pipeline_WRITE_fu_76  |circular_shift_reg_Pipeline_WRITE  |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|      68|     145|    0|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      57|    -|
|Register         |        -|     -|      18|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|      86|     242|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |grp_circular_shift_reg_Pipeline_WRITE_fu_76  |circular_shift_reg_Pipeline_WRITE  |        0|   0|  11|  87|    0|
    |control_s_axi_U                              |control_s_axi                      |        0|   0|  57|  58|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |Total                                        |                                   |        0|   0|  68| 145|    0|
    +---------------------------------------------+-----------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_mem_V_U  |regs_mem_V_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|     9|    8|     1|           72|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                              |        1|  0|   0|    0|     9|    8|     1|           72|
    +--------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_119_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln885_fu_94_p2     |         +|   0|  0|  12|           5|           1|
    |icmp_ln1064_fu_99_p2   |      icmp|   0|  0|   9|           5|           4|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln38_fu_105_p3  |    select|   0|  0|   5|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  40|          17|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |regs_mem_V_address0  |  14|          3|    4|         12|
    |regs_mem_V_ce0       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  57|         12|    7|         21|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |add_ln70_reg_129                                          |  5|   0|    5|          0|
    |ap_CS_fsm                                                 |  3|   0|    3|          0|
    |ap_done_reg                                               |  1|   0|    1|          0|
    |ap_rst_n_inv                                              |  1|   0|    1|          0|
    |ap_rst_reg_1                                              |  1|   0|    1|          0|
    |ap_rst_reg_2                                              |  1|   0|    1|          0|
    |grp_circular_shift_reg_Pipeline_WRITE_fu_76_ap_start_reg  |  1|   0|    1|          0|
    |regs_wptr_V                                               |  5|   0|    5|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     | 18|   0|   18|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  circular_shift_reg|  return value|
|dout_Addr_A            |  out|   32|           bram|                dout|         array|
|dout_EN_A              |  out|    1|           bram|                dout|         array|
|dout_WEN_A             |  out|    1|           bram|                dout|         array|
|dout_Din_A             |  out|    8|           bram|                dout|         array|
|dout_Dout_A            |   in|    8|           bram|                dout|         array|
|dout_Clk_A             |  out|    1|           bram|                dout|         array|
|dout_Rst_A             |  out|    1|           bram|                dout|         array|
+-----------------------+-----+-----+---------------+--------------------+--------------+

