// Seed: 220217043
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_15 = id_11;
endprogram
module module_1 #(
    parameter id_1 = 32'd31
) (
    input  tri   id_0,
    input  wor   _id_1,
    input  uwire id_2,
    output logic id_3,
    output logic id_4,
    output logic id_5
);
  wire [id_1 : 1] id_7;
  always @(negedge 1) begin : LABEL_0
    id_3 <= (id_2);
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_3 = 1'd0 - 1 - -1;
  always while (id_2) id_4 = id_1;
  initial begin : LABEL_1
    assert (id_0);
    id_5 <= -1;
  end
endmodule
