<html><head><title>Introduction</title><link rel="stylesheet" type="text/css" href="../styles/main.css"><script language=JavaScript src="../javascript/main.js"></script></head><body class="FramedContentPage" onLoad="NDOnLoad()"><script language=JavaScript><!--
if (browserType) {document.write("<div class=" + browserType + ">");if (browserVer) {document.write("<div class=" + browserVer + ">"); }}// --></script>

<!--  Generated by Natural Docs, version Development Release 01-12-2008 (1.35 base) -->
<!--  http://www.naturaldocs.org  -->

<!-- saved from url=(0026)http://www.naturaldocs.org --> 








 <!--TOP - START OF CONTENT-->
<div id=Content>


 <!--CONTENT index=0 -->
<div class="CSection"><div class=CTopic id=MainTopic><h1 class=CTitle><a name="Introduction" href="../../../../srm_ref/intro.txt">Introduction</a></h1><div class=CBody><p>The &ldquo;Simple Register Model&rdquo; is an open source (MIT license), clean slate system verilog framework for generating registers and memories in verilog design.&nbsp; It is designed to be used in uvm test benches instead of the default uvm_reg package.</p><p>Like uvm_reg, srm package defines several base classes that when properly extended, abstract the read/write operations to registers and memories in the design under verification.&nbsp; It integrates into the uvm testbench using &ldquo;adapters&rdquo; that convert generic transaction to bus specific transactions.&nbsp; For passive testbenches it uses &ldquo;predictors&rdquo; to convert the bus transactions to generic transactions that update the model.</p><p>A register model is typically composed of a hierarchy of blocks that usually map to the design hierarchy.&nbsp; Blocks physically contain registers, register files and memories.&nbsp; These are mapped on to the software address map as registers or register arrays (a.k.a tables).&nbsp; SRM provides the base classes for this abstraction, which have the generic and introspection capibilites.&nbsp; Theses are specialized by extension to create the abstract view that correspond to the actual register and register arrays.</p><p>Due to the large number of registers in a design and the numerous small details involved in properly configuring the SRM register slasses, this specialization is done by a model generator.&nbsp; SRM provides a  model generator that given a specification, will generate up-to-date and correct by construction reigster model.&nbsp; [TBD]</p>

<!--START_ND_SUMMARY index=0-->
<div class=Summary><div class=STitle>Summary</div><div class=SBorder><table border=0 cellspacing=0 cellpadding=0 class=STable>
  <!-- index=0 -->

<tr class="SMain"><td colspan=2 class=SEntry><a href="#Introduction" >Introduction</a></td></tr>
<tr class=SMain><td colspan=2 class=SWideDescription>The &ldquo;Simple Register Model&rdquo; is an open source (MIT license), clean slate system verilog framework for generating registers and memories in verilog design. </td></tr></table></div></div><!--END_ND_SUMMARY-->
</div></div></div>

</div><!--Content-->



<!--START_ND_TOOLTIPS-->
<!--END_ND_TOOLTIPS-->

<script language=JavaScript><!--
if (browserType) {if (browserVer) {document.write("</div>"); }document.write("</div>");}// --></script></body></html>