

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4'
================================================================
* Date:           Wed Jan  3 23:38:57 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.034 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_453_4  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      10|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        1|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      58|    -|
|Register         |        -|    -|      14|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        1|    0|      14|      68|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |allocated_tiles_shapes_values_U  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg  |        1|  0|   0|    0|   320|    4|     1|         1280|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                            |                                                                                  |        1|  0|   0|    0|   320|    4|     1|         1280|
    +---------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |j_12_fu_99_p2         |         +|   0|  0|   6|           4|           1|
    |icmp_ln453_fu_93_p2   |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln454_fu_118_p2  |      icmp|   0|  0|   2|           4|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  10|          12|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  13|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_77_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j             |   9|          2|    4|          8|
    |j_10_fu_38                     |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  58|         13|   12|         25|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |ap_return_preg      |  1|   0|    1|          0|
    |icmp_ln453_reg_139  |  1|   0|    1|          0|
    |j_10_fu_38          |  4|   0|    4|          0|
    |j_12_reg_143        |  4|   0|    4|          0|
    |merge_reg_73        |  1|   0|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 14|   0|   14|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|ap_return                         |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4|  return value|
|CGRA_NumTiles_shapes_values_load  |   in|    4|     ap_none|                                        CGRA_NumTiles_shapes_values_load|        scalar|
|shape_idx_load                    |   in|    5|     ap_none|                                                          shape_idx_load|        scalar|
|surrTile                          |   in|    4|     ap_none|                                                                surrTile|        scalar|
+----------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1"   --->   Operation 5 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%surrTile_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %surrTile"   --->   Operation 6 'read' 'surrTile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 7 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%CGRA_NumTiles_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %CGRA_NumTiles_shapes_values_load"   --->   Operation 8 'read' 'CGRA_NumTiles_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %j_10"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = load i4 %j_10" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 11 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.96ns)   --->   "%icmp_ln453 = icmp_ult  i4 %j, i4 %CGRA_NumTiles_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 13 'icmp' 'icmp_ln453' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.99ns)   --->   "%j_12 = add i4 %j, i4 1" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 14 'add' 'j_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%br_ln453 = br i1 %icmp_ln453, void %.loopexit25.loopexit.exitStub, void %.split36" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 15 'br' 'br_ln453' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %shape_idx_load_read, i4 %j" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln454 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 17 'zext' 'zext_ln454' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%allocated_tiles_shapes_values_addr = getelementptr i4 %allocated_tiles_shapes_values, i64 0, i64 %zext_ln454" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 18 'getelementptr' 'allocated_tiles_shapes_values_addr' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 19 'load' 'allocated_tiles_shapes_values_load' <Predicate = (icmp_ln453)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>

State 2 <SV = 1> <Delay = 5.03>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln451 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [DynMap/DynMap_4HLS.cpp:451]   --->   Operation 20 'specloopname' 'specloopname_ln451' <Predicate = (icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.77ns)   --->   "%allocated_tiles_shapes_values_load = load i9 %allocated_tiles_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 21 'load' 'allocated_tiles_shapes_values_load' <Predicate = (icmp_ln453)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 320> <ROM>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%icmp_ln454 = icmp_eq  i4 %surrTile_read, i4 %allocated_tiles_shapes_values_load" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 22 'icmp' 'icmp_ln454' <Predicate = (icmp_ln453)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.29ns)   --->   "%br_ln454 = br i1 %icmp_ln454, void, void %.loopexit25.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:454]   --->   Operation 23 'br' 'br_ln454' <Predicate = (icmp_ln453)> <Delay = 1.29>
ST_2 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln453 = store i4 %j_12, i4 %j_10" [DynMap/DynMap_4HLS.cpp:453]   --->   Operation 24 'store' 'store_ln453' <Predicate = (icmp_ln453 & !icmp_ln454)> <Delay = 1.29>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = (icmp_ln453 & !icmp_ln454)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void, i1 0, void %.split36"   --->   Operation 26 'phi' 'merge' <Predicate = (icmp_ln454) | (!icmp_ln453)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln454) | (!icmp_ln453)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CGRA_NumTiles_shapes_values_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shape_idx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ surrTile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ allocated_tiles_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_10                                  (alloca        ) [ 011]
surrTile_read                         (read          ) [ 001]
shape_idx_load_read                   (read          ) [ 000]
CGRA_NumTiles_shapes_values_load_read (read          ) [ 000]
store_ln0                             (store         ) [ 000]
br_ln0                                (br            ) [ 000]
j                                     (load          ) [ 000]
specpipeline_ln0                      (specpipeline  ) [ 000]
icmp_ln453                            (icmp          ) [ 011]
j_12                                  (add           ) [ 001]
br_ln453                              (br            ) [ 011]
tmp_s                                 (bitconcatenate) [ 000]
zext_ln454                            (zext          ) [ 000]
allocated_tiles_shapes_values_addr    (getelementptr ) [ 001]
specloopname_ln451                    (specloopname  ) [ 000]
allocated_tiles_shapes_values_load    (load          ) [ 000]
icmp_ln454                            (icmp          ) [ 001]
br_ln454                              (br            ) [ 000]
store_ln453                           (store         ) [ 000]
br_ln0                                (br            ) [ 000]
merge                                 (phi           ) [ 001]
ret_ln0                               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CGRA_NumTiles_shapes_values_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shape_idx_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape_idx_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="surrTile">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="surrTile"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="allocated_tiles_shapes_values">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="j_10_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_10/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="surrTile_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="surrTile_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="shape_idx_load_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shape_idx_load_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="CGRA_NumTiles_shapes_values_load_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CGRA_NumTiles_shapes_values_load_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="allocated_tiles_shapes_values_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_shapes_values_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="allocated_tiles_shapes_values_load/1 "/>
</bind>
</comp>

<comp id="73" class="1005" name="merge_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="merge_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="1" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="4" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln453_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln453/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="j_12_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln454_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln454/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln454_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln454/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln453_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="0" index="1" bw="4" slack="1"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln453/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="j_10_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="134" class="1005" name="surrTile_read_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="surrTile_read "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln453_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln453 "/>
</bind>
</comp>

<comp id="143" class="1005" name="j_12_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

<comp id="148" class="1005" name="allocated_tiles_shapes_values_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_shapes_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="54" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="90" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="122"><net_src comp="67" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="38" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="137"><net_src comp="42" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="142"><net_src comp="93" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="99" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="151"><net_src comp="60" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: allocated_tiles_shapes_values | {}
 - Input state : 
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 : CGRA_NumTiles_shapes_values_load | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 : shape_idx_load | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 : surrTile | {1 }
	Port: CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4 : allocated_tiles_shapes_values | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		icmp_ln453 : 2
		j_12 : 2
		br_ln453 : 3
		tmp_s : 2
		zext_ln454 : 3
		allocated_tiles_shapes_values_addr : 4
		allocated_tiles_shapes_values_load : 5
	State 2
		icmp_ln454 : 1
		br_ln454 : 2
		merge : 3
		ret_ln0 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|    add   |                    j_12_fu_99                    |    0    |    6    |
|----------|--------------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln453_fu_93                 |    0    |    2    |
|          |                 icmp_ln454_fu_118                |    0    |    2    |
|----------|--------------------------------------------------|---------|---------|
|          |             surrTile_read_read_fu_42             |    0    |    0    |
|   read   |          shape_idx_load_read_read_fu_48          |    0    |    0    |
|          | CGRA_NumTiles_shapes_values_load_read_read_fu_54 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|bitconcatenate|                   tmp_s_fu_105                   |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   zext   |                 zext_ln454_fu_113                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |    0    |    10   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|allocated_tiles_shapes_values_addr_reg_148|    9   |
|            icmp_ln453_reg_139            |    1   |
|               j_10_reg_127               |    4   |
|               j_12_reg_143               |    4   |
|               merge_reg_73               |    1   |
|           surrTile_read_reg_134          |    4   |
+------------------------------------------+--------+
|                   Total                  |   23   |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   23   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   23   |   19   |
+-----------+--------+--------+--------+
