v 20110115 2
P 600 2300 300 2300 1 0 1
{
T 650 2350 3 8 1 1 0 1 1
pinlabel=PB5
T 550 2400 5 8 1 1 0 7 1
pinnumber=1
T 550 2200 5 8 0 0 180 1 1
pinseq=1
T 650 2150 3 6 1 1 0 1 2
pinlabel=\_Reset\_
ADC0/dW
}
T 1600 200 5 10 1 1 0 5 1
device=ATtiny45
P 600 1800 300 1800 1 0 1
{
T 650 1850 3 8 1 1 0 1 1
pinlabel=PB3
T 550 1900 5 8 1 1 0 7 1
pinnumber=2
T 550 1700 5 8 0 0 180 1 1
pinseq=2
T 650 1650 3 6 1 1 0 1 2
pinlabel=XTAL1/CLKI
\_OC1B\_/ADC3
}
P 600 1300 300 1300 1 0 1
{
T 650 1350 3 8 1 1 0 1 1
pinlabel=PB4
T 550 1400 5 8 1 1 0 7 1
pinnumber=3
T 550 1200 5 8 0 0 180 1 1
pinseq=3
T 650 1150 3 6 1 1 0 1 2
pinlabel=XTAL1/CLKO/
OC1B/ADC2
}
P 600 800 300 800 1 0 1
{
T 650 800 3 8 1 1 0 1 1
pinlabel=GND
T 550 900 5 8 1 1 0 7 1
pinnumber=4
T 550 700 5 8 0 0 180 1 1
pinseq=4
}
P 2600 2300 2900 2300 1 0 1
{
T 2550 2300 3 8 1 1 0 7 1
pinlabel=Vcc
T 2650 2400 5 8 1 1 0 1 1
pinnumber=8
T 2650 2200 5 8 0 0 0 1 1
pinseq=8
}
P 2600 800 2900 800 1 0 1
{
T 2550 850 3 8 1 1 0 7 1
pinlabel=PB0
T 2650 900 5 8 1 1 0 1 1
pinnumber=5
T 2650 700 5 8 0 0 0 1 1
pinseq=5
T 2550 650 3 6 1 1 0 7 2
pinlabel=MOSI/DI/SDA/AIN0
OC0A/\_OC1A\_/AREF
}
P 2600 1300 2900 1300 1 0 1
{
T 2550 1350 3 8 1 1 0 7 1
pinlabel=PB1
T 2650 1400 5 8 1 1 0 1 1
pinnumber=6
T 2650 1200 5 8 0 0 0 1 1
pinseq=6
T 2550 1150 3 6 1 1 0 7 2
pinlabel=MISO/DO/AIN1
OC0B/OC1A
}
P 2600 1800 2900 1800 1 0 1
{
T 2550 1850 3 8 1 1 0 7 1
pinlabel=PB2
T 2650 1900 5 8 1 1 0 1 1
pinnumber=7
T 2650 1700 5 8 0 0 0 1 1
pinseq=7
T 2550 1650 3 6 1 1 0 7 2
pinlabel=SCK/USCK/SCL
ADC1/T0/INT0
}
T 1600 2700 8 10 1 1 0 3 1
refdes=U?
L 600 2600 600 300 3 0 0 0 -1 -1
L 600 300 2600 300 3 0 0 0 -1 -1
L 2600 300 2600 2600 3 0 0 0 -1 -1
L 2600 2600 600 2600 3 0 0 0 -1 -1
T 1626 2900 8 10 0 0 0 3 1
footprint=DIP8
T 1600 3100 5 10 0 0 0 3 1
description=ATtiny 25/45/85 CPU
