{
    "strategy": "delay",
    "total_runtime": 12530,
    "synthesis_runtime": 5475,
    "packing_runtime": null,
    "placement_runtime": null,
    "routing_runtime": null,
    "time_analysis_runtime": null,
    "bitstream_runtime": null,
    "reg_id": "23",
    "device": "1VG28",
    "target device": "1VG28",
    "version": "2024.10",
    "git_hash": "be9bd6d",
    "built": "1.2.13",
    "built_type": "Engineering",
    "status": "Fail",
    "error_msg": "ANL: Default parser failed, re-attempting with SV parser Module `\\SOC_FPGA_INTF_AHB_S' referenced in module `\\ahb_slave_example_simulation' in cell `\\inst' is not part of the design. SYN: Design ahb_slave_example_simulation Synthesis failed",
    "post_synth_sim_status": null,
    "post_route_sim_status": null,
    "bitstream_sim_status": null,
    "failure_type": null,
    "fmax_clock1": null,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": null,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": null,
    "fmax_geomean": 0,
    "registers": null,
    "total_luts": null,
    "brams": null,
    "dsp": null,
    "Adder_Carry": null,
    "CLB": null,
    "LUT_CLB_ratio": null,
    "CLB_percentage_used": null,
    "FLE_Percentage_used": null,
    "Wirelength_Percentage_used": null,
    "logic_level_clock1": 0,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": null,
    "dynamic_power": null,
    "static_power": null,
    "target_freq_clock1": 400.0,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}