INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado_Projects/UART_Protocol/UART_Protocol.srcs/sources_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
