example-0: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign
================================================================
example-1: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that adds two numbers
module add_two( input a, input b, output result );
// add result to a and b

// Design a module that adds two numbers
module add_three( input a, input b, input c, output result );
// add result to a, b and c

// Design a module that adds two numbers
module add_four( input a, input b, input c, input d, output result );
// add result to a, b, c and d

// Design a module that adds two numbers
module add_five( input a, input b, input c, input d, input e, output result );
// add result to a, b, c, d, e

// Design a module that adds two numbers
module add_six( input a, input b, input c, input d, input e, input f, output result );
//
================================================================
example-2: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that calculates the sum of the input
module sum( input in, output out );
// calculate the sum of the input

// Design a module that adds the input to the sum of the input
module add( input in, output out );
// add the input to the sum of the input

// Design a module that subtracts the input from the sum of the input
module sub( input in, output out );
// subtract the input from the sum of the input

// Design a module that multiplies the input by the sum of the input
module mult( input in, output out );
// multiply the input by the sum of the input

// Design a module that divides the input by the sum of the input
module div( input in, output out );
// divide the input by the sum of the input

// Design a module that prints the sum of the input
module print( input in,
================================================================
example-3: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign out to in
// assign in to out
// assign in to out
// assign out to in
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign
================================================================
example-4: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign
================================================================
example-5: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign out to in
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign
================================================================
example-6: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign in to out
// assign
================================================================
example-7: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign
================================================================
example-8: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign out to in
// assign in to out
// assign
================================================================
example-9: 
// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// assign in to out

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5 bits of the input
// sum the 5 bits of the output

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5 bits of the input
// sum the 5 bits of the output

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5 bits of the input
// sum the 5 bits of the output

// Design a module that outputs the sum of the input values
module sum( input [5:0] in, output [5:0] out );
// sum the 5
================================================================
