INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addu10
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addu4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addu6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/addu8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addu8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/compio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/fadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/hadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/lcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/multu8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multu8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/sa2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/sa3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sa3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu
WARNING: [VRFC 10-2379] empty port in module declaration [/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/tpu.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/uint8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uint8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic_multu2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic_multu4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sources_1/imports/src/vedic_multu8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic_multu8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.srcs/sim_1/imports/src/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkmxm/Desktop/fpga_systolic_array_convolution/vivado_proj/fpga_systolic_array_proj/fpga_systolic_array_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
