
# Efinity Interface Designer SDC
# Version: 2022.M.192
# Date: 2022-08-17 13:36

# Copyright (C) 2017 - 2022 Efinix Inc. All rights reserved.

# Device: Ti180M484
# Project: ti180_oob
# Timing Model: C4 (preliminary)
#               NOTE: The timing data is not final

# PLL Constraints
#################
create_clock -period 10.0000 mipi_clk
create_clock -period 10.0000 i_pixel_clk
create_clock -period 10.0000 rx_cfgclk
create_clock -period 50.0000 tx_escclk
create_clock -period 25.0000 i_pixel_clk_tx
create_clock -period 10.0000 i_sys_clk
create_clock -period 10.0000 i_axi0_mem_clk
create_clock -period 40.0000 i_sys_clk_25mhz
create_clock -period 10.0000 i_soc_clk
create_clock -period 6.7340 i_hdmi_clk
create_clock -period 7.5008 pll_ddr_CLKOUT0



create_clock -period 6.4 mipi_dphy_rx_inst1_WORD_CLKOUT_HS
create_clock -period 6.4 mipi_dphy_rx_inst2_WORD_CLKOUT_HS
create_clock -period 6.4 mipi_dphy_rx_inst3_WORD_CLKOUT_HS
create_clock -period 6.4 mipi_dphy_rx_inst4_WORD_CLKOUT_HS

create_clock -period 6.4 mipi_dphy_tx_inst1_SLOWCLK
create_clock -period 6.4 mipi_dphy_tx_inst2_SLOWCLK
create_clock -period 6.4 mipi_dphy_tx_inst3_SLOWCLK
create_clock -period 6.4 mipi_dphy_tx_inst4_SLOWCLK

create_clock -period 6.7340 pll_ddr_CLKOUT0
create_clock -period 1.6835 pll_ddr_CLKOUT3
create_clock -period 3.3670 pll_ddr_CLKOUT4


set_clock_groups -exclusive  -group {mipi_dphy_rx_inst1_WORD_CLKOUT_HS} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk}
set_clock_groups -exclusive  -group {mipi_dphy_rx_inst2_WORD_CLKOUT_HS} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk}
set_clock_groups -exclusive  -group {mipi_dphy_rx_inst3_WORD_CLKOUT_HS} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk}
set_clock_groups -exclusive  -group {mipi_dphy_rx_inst4_WORD_CLKOUT_HS} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk}


set_clock_groups -exclusive  -group {mipi_dphy_tx_inst1_SLOWCLK} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk} -group {i_pixel_clk_tx} -group {i_sys_clk}
set_clock_groups -exclusive  -group {mipi_dphy_tx_inst2_SLOWCLK} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk} -group {i_pixel_clk_tx} -group {i_sys_clk}
set_clock_groups -exclusive  -group {mipi_dphy_tx_inst3_SLOWCLK} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk} -group {i_pixel_clk_tx} -group {i_sys_clk}
set_clock_groups -exclusive  -group {mipi_dphy_tx_inst4_SLOWCLK} -group {i_pixel_clk} -group {jtag_inst1_TCK} -group {mipi_clk} -group {i_hdmi_clk} -group {i_pixel_clk_tx} -group {i_sys_clk}


set_clock_groups -exclusive  -group {i_soc_clk} -group {i_axi0_mem_clk} -group {jtag_inst1_TCK} -group {i_pixel_clk}  -group {i_pixel_clk_tx} -group {i_sys_clk} -group {i_hdmi_clk} -group {rx_cfgclk} -group {tx_escclk} -group {mipi_clk} -group {i_sys_clk_25mhz}


# GPIO Constraints
####################
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {i_osc2_ref_clk}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {i_osc2_ref_clk}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {i_osc4_ref_clk_ddr}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {i_osc4_ref_clk_ddr}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {i_osc5_ref_clk_mipi0}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {i_osc5_ref_clk_mipi0}]
create_clock -period 40.0 [get_ports {i_osc5_ref_clk_mipi0}]
create_clock -period 40.0 [get_ports {i_osc5_ref_clk_mipi1}]
create_clock -period 40.0 [get_ports {i_osc5_ref_clk_mipi2}]
create_clock -period 40.0 [get_ports {i_osc5_ref_clk_mipi3}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_uart_0_io_rxd}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_uart_0_io_rxd}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~610}] -max 0.079 [get_ports {sd_clk_hi}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~610}] -min -0.045 [get_ports {sd_clk_hi}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {system_uart_0_io_txd}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {system_uart_0_io_txd}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~20}] -max 0.691 [get_ports {i_cam_scl[0]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~20}] -min 0.461 [get_ports {i_cam_scl[0]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~21}] -max 0.061 [get_ports {o_cam_scl_oe[0]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~21}] -min -0.026 [get_ports {o_cam_scl_oe[0]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~608}] -max 0.691 [get_ports {i_cam_scl[1]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~608}] -min 0.461 [get_ports {i_cam_scl[1]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~608}] -max 0.061 [get_ports {o_cam_scl_oe[1]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~608}] -min -0.026 [get_ports {o_cam_scl_oe[1]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~14}] -max 0.691 [get_ports {i_cam_scl[2]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~14}] -min 0.461 [get_ports {i_cam_scl[2]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~15}] -max 0.061 [get_ports {o_cam_scl_oe[2]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~15}] -min -0.026 [get_ports {o_cam_scl_oe[2]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~7}] -max 0.691 [get_ports {i_cam_scl[3]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~7}] -min 0.461 [get_ports {i_cam_scl[3]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~8}] -max 0.061 [get_ports {o_cam_scl_oe[3]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~8}] -min -0.026 [get_ports {o_cam_scl_oe[3]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~22}] -max 0.691 [get_ports {i_cam_sda[0]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~22}] -min 0.461 [get_ports {i_cam_sda[0]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~23}] -max 0.061 [get_ports {o_cam_sda_oe[0]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~23}] -min -0.026 [get_ports {o_cam_sda_oe[0]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~6}] -max 0.691 [get_ports {i_cam_sda[1]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~6}] -min 0.461 [get_ports {i_cam_sda[1]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~7}] -max 0.061 [get_ports {o_cam_sda_oe[1]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~7}] -min -0.026 [get_ports {o_cam_sda_oe[1]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~12}] -max 0.691 [get_ports {i_cam_sda[2]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~12}] -min 0.461 [get_ports {i_cam_sda[2]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~13}] -max 0.061 [get_ports {o_cam_sda_oe[2]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~13}] -min -0.026 [get_ports {o_cam_sda_oe[2]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~8}] -max 0.691 [get_ports {i_cam_sda[3]}]
set_input_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~8}] -min 0.461 [get_ports {i_cam_sda[3]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~9}] -max 0.061 [get_ports {o_cam_sda_oe[3]}]
set_output_delay -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~9}] -min -0.026 [get_ports {o_cam_sda_oe[3]}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~605}] -max 0.691 [get_ports {sd_cmd_i}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~605}] -min 0.461 [get_ports {sd_cmd_i}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~606}] -max 0.079 [get_ports {sd_cmd_o}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~606}] -min -0.045 [get_ports {sd_cmd_o}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~606}] -max 0.061 [get_ports {sd_cmd_oe}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~606}] -min -0.026 [get_ports {sd_cmd_oe}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_i[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_i[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_o[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_o[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_oe[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_oe[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_i[1]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_i[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_o[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_o[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_oe[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_oe[1]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_i[2]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_i[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_o[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_o[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_oe[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_oe[2]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_i[3]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_i[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_o[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_o[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {sd_dat_oe[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {sd_dat_oe[3]}]

# MIPI DPHY RX Constraints
#####################################
set_output_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 0.835 [get_ports {mipi_dphy_rx_inst1_RST0_N}]
set_output_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 0.089 [get_ports {mipi_dphy_rx_inst1_RST0_N}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -max 4.343 [get_ports {mipi_dphy_rx_inst1_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -min 2.895 [get_ports {mipi_dphy_rx_inst1_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -max 4.039 [get_ports {mipi_dphy_rx_inst1_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -min 2.693 [get_ports {mipi_dphy_rx_inst1_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -max 3.907 [get_ports {mipi_dphy_rx_inst1_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst1_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst1_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst1_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -min 2.605 [get_ports {mipi_dphy_rx_inst1_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst1_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst1_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst1_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -max 3.387 [get_ports {mipi_dphy_rx_inst1_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -min 2.258 [get_ports {mipi_dphy_rx_inst1_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -max 3.465 [get_ports {mipi_dphy_rx_inst1_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN0_CLK -min 2.310 [get_ports {mipi_dphy_rx_inst1_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN1_CLK -max 3.783 [get_ports {mipi_dphy_rx_inst1_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_ESC_LAN1_CLK -min 2.522 [get_ports {mipi_dphy_rx_inst1_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.607 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.071 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.619 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.079 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.667 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.112 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.613 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.075 [get_ports {mipi_dphy_rx_inst1_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.627 [get_ports {mipi_dphy_rx_inst1_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.085 [get_ports {mipi_dphy_rx_inst1_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.644 [get_ports {mipi_dphy_rx_inst1_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.096 [get_ports {mipi_dphy_rx_inst1_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.693 [get_ports {mipi_dphy_rx_inst1_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.128 [get_ports {mipi_dphy_rx_inst1_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.723 [get_ports {mipi_dphy_rx_inst1_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.149 [get_ports {mipi_dphy_rx_inst1_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.723 [get_ports {mipi_dphy_rx_inst1_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.149 [get_ports {mipi_dphy_rx_inst1_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.656 [get_ports {mipi_dphy_rx_inst1_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.104 [get_ports {mipi_dphy_rx_inst1_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.707 [get_ports {mipi_dphy_rx_inst1_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.138 [get_ports {mipi_dphy_rx_inst1_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.632 [get_ports {mipi_dphy_rx_inst1_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.088 [get_ports {mipi_dphy_rx_inst1_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.645 [get_ports {mipi_dphy_rx_inst1_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.097 [get_ports {mipi_dphy_rx_inst1_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.612 [get_ports {mipi_dphy_rx_inst1_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.075 [get_ports {mipi_dphy_rx_inst1_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.647 [get_ports {mipi_dphy_rx_inst1_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.098 [get_ports {mipi_dphy_rx_inst1_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -max 1.592 [get_ports {mipi_dphy_rx_inst1_STOPSTATE_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}] -min 1.061 [get_ports {mipi_dphy_rx_inst1_STOPSTATE_LAN1}]
set_output_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 0.835 [get_ports {mipi_dphy_rx_inst2_RST0_N}]
set_output_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 0.089 [get_ports {mipi_dphy_rx_inst2_RST0_N}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -max 4.343 [get_ports {mipi_dphy_rx_inst2_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -min 2.895 [get_ports {mipi_dphy_rx_inst2_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -max 4.039 [get_ports {mipi_dphy_rx_inst2_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -min 2.693 [get_ports {mipi_dphy_rx_inst2_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -max 3.907 [get_ports {mipi_dphy_rx_inst2_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst2_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst2_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst2_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -min 2.605 [get_ports {mipi_dphy_rx_inst2_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst2_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst2_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst2_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -max 3.387 [get_ports {mipi_dphy_rx_inst2_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -min 2.258 [get_ports {mipi_dphy_rx_inst2_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -max 3.465 [get_ports {mipi_dphy_rx_inst2_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN0_CLK -min 2.310 [get_ports {mipi_dphy_rx_inst2_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN1_CLK -max 3.783 [get_ports {mipi_dphy_rx_inst2_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_ESC_LAN1_CLK -min 2.522 [get_ports {mipi_dphy_rx_inst2_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.607 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.071 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.619 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.079 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.667 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.112 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.613 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.075 [get_ports {mipi_dphy_rx_inst2_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.627 [get_ports {mipi_dphy_rx_inst2_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.085 [get_ports {mipi_dphy_rx_inst2_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.644 [get_ports {mipi_dphy_rx_inst2_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.096 [get_ports {mipi_dphy_rx_inst2_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.693 [get_ports {mipi_dphy_rx_inst2_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.128 [get_ports {mipi_dphy_rx_inst2_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.723 [get_ports {mipi_dphy_rx_inst2_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.149 [get_ports {mipi_dphy_rx_inst2_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.723 [get_ports {mipi_dphy_rx_inst2_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.149 [get_ports {mipi_dphy_rx_inst2_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.656 [get_ports {mipi_dphy_rx_inst2_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.104 [get_ports {mipi_dphy_rx_inst2_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.707 [get_ports {mipi_dphy_rx_inst2_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.138 [get_ports {mipi_dphy_rx_inst2_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.632 [get_ports {mipi_dphy_rx_inst2_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.088 [get_ports {mipi_dphy_rx_inst2_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.645 [get_ports {mipi_dphy_rx_inst2_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.097 [get_ports {mipi_dphy_rx_inst2_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.612 [get_ports {mipi_dphy_rx_inst2_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.075 [get_ports {mipi_dphy_rx_inst2_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.647 [get_ports {mipi_dphy_rx_inst2_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.098 [get_ports {mipi_dphy_rx_inst2_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -max 1.592 [get_ports {mipi_dphy_rx_inst2_STOPSTATE_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}] -min 1.061 [get_ports {mipi_dphy_rx_inst2_STOPSTATE_LAN1}]
set_output_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 0.835 [get_ports {mipi_dphy_rx_inst3_RST0_N}]
set_output_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 0.089 [get_ports {mipi_dphy_rx_inst3_RST0_N}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -max 4.343 [get_ports {mipi_dphy_rx_inst3_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -min 2.895 [get_ports {mipi_dphy_rx_inst3_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -max 4.039 [get_ports {mipi_dphy_rx_inst3_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -min 2.693 [get_ports {mipi_dphy_rx_inst3_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -max 3.907 [get_ports {mipi_dphy_rx_inst3_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst3_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst3_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst3_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -min 2.605 [get_ports {mipi_dphy_rx_inst3_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst3_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst3_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst3_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -max 3.387 [get_ports {mipi_dphy_rx_inst3_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -min 2.258 [get_ports {mipi_dphy_rx_inst3_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -max 3.465 [get_ports {mipi_dphy_rx_inst3_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN0_CLK -min 2.310 [get_ports {mipi_dphy_rx_inst3_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN1_CLK -max 3.783 [get_ports {mipi_dphy_rx_inst3_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_ESC_LAN1_CLK -min 2.522 [get_ports {mipi_dphy_rx_inst3_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.607 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.071 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.619 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.079 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.667 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.112 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.613 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.075 [get_ports {mipi_dphy_rx_inst3_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.627 [get_ports {mipi_dphy_rx_inst3_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.085 [get_ports {mipi_dphy_rx_inst3_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.644 [get_ports {mipi_dphy_rx_inst3_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.096 [get_ports {mipi_dphy_rx_inst3_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.693 [get_ports {mipi_dphy_rx_inst3_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.128 [get_ports {mipi_dphy_rx_inst3_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.723 [get_ports {mipi_dphy_rx_inst3_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.149 [get_ports {mipi_dphy_rx_inst3_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.723 [get_ports {mipi_dphy_rx_inst3_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.149 [get_ports {mipi_dphy_rx_inst3_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.656 [get_ports {mipi_dphy_rx_inst3_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.104 [get_ports {mipi_dphy_rx_inst3_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.707 [get_ports {mipi_dphy_rx_inst3_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.138 [get_ports {mipi_dphy_rx_inst3_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.632 [get_ports {mipi_dphy_rx_inst3_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.088 [get_ports {mipi_dphy_rx_inst3_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.645 [get_ports {mipi_dphy_rx_inst3_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.097 [get_ports {mipi_dphy_rx_inst3_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.612 [get_ports {mipi_dphy_rx_inst3_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.075 [get_ports {mipi_dphy_rx_inst3_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.647 [get_ports {mipi_dphy_rx_inst3_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.098 [get_ports {mipi_dphy_rx_inst3_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -max 1.592 [get_ports {mipi_dphy_rx_inst3_STOPSTATE_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}] -min 1.061 [get_ports {mipi_dphy_rx_inst3_STOPSTATE_LAN1}]
set_output_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 0.835 [get_ports {mipi_dphy_rx_inst4_RST0_N}]
set_output_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 0.089 [get_ports {mipi_dphy_rx_inst4_RST0_N}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -max 4.343 [get_ports {mipi_dphy_rx_inst4_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -min 2.895 [get_ports {mipi_dphy_rx_inst4_RX_DATA_ESC[*]}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -max 4.039 [get_ports {mipi_dphy_rx_inst4_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -min 2.693 [get_ports {mipi_dphy_rx_inst4_RX_LPDT_ESC}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -max 3.907 [get_ports {mipi_dphy_rx_inst4_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst4_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst4_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst4_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -min 2.605 [get_ports {mipi_dphy_rx_inst4_RX_TRIGGER_ESC[3] mipi_dphy_rx_inst4_RX_TRIGGER_ESC[2] mipi_dphy_rx_inst4_RX_TRIGGER_ESC[1] mipi_dphy_rx_inst4_RX_TRIGGER_ESC[0]}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -max 3.387 [get_ports {mipi_dphy_rx_inst4_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -min 2.258 [get_ports {mipi_dphy_rx_inst4_RX_ULPS_ESC_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -max 3.465 [get_ports {mipi_dphy_rx_inst4_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN0_CLK -min 2.310 [get_ports {mipi_dphy_rx_inst4_RX_VALID_ESC}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN1_CLK -max 3.783 [get_ports {mipi_dphy_rx_inst4_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_ESC_LAN1_CLK -min 2.522 [get_ports {mipi_dphy_rx_inst4_RX_ULPS_ESC_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.607 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.071 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.619 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.079 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.667 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.112 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.613 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.075 [get_ports {mipi_dphy_rx_inst4_ERR_SOT_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.627 [get_ports {mipi_dphy_rx_inst4_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.085 [get_ports {mipi_dphy_rx_inst4_RX_ACTIVE_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.644 [get_ports {mipi_dphy_rx_inst4_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.096 [get_ports {mipi_dphy_rx_inst4_RX_ACTIVE_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.693 [get_ports {mipi_dphy_rx_inst4_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.128 [get_ports {mipi_dphy_rx_inst4_RX_DATA_HS_LAN0[*]}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.723 [get_ports {mipi_dphy_rx_inst4_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.149 [get_ports {mipi_dphy_rx_inst4_RX_DATA_HS_LAN1[*]}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.723 [get_ports {mipi_dphy_rx_inst4_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.149 [get_ports {mipi_dphy_rx_inst4_RX_SKEW_CAL_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.656 [get_ports {mipi_dphy_rx_inst4_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.104 [get_ports {mipi_dphy_rx_inst4_RX_SKEW_CAL_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.707 [get_ports {mipi_dphy_rx_inst4_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.138 [get_ports {mipi_dphy_rx_inst4_RX_SYNC_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.632 [get_ports {mipi_dphy_rx_inst4_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.088 [get_ports {mipi_dphy_rx_inst4_RX_SYNC_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.645 [get_ports {mipi_dphy_rx_inst4_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.097 [get_ports {mipi_dphy_rx_inst4_RX_VALID_HS_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.612 [get_ports {mipi_dphy_rx_inst4_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.075 [get_ports {mipi_dphy_rx_inst4_RX_VALID_HS_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.647 [get_ports {mipi_dphy_rx_inst4_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.098 [get_ports {mipi_dphy_rx_inst4_STOPSTATE_LAN0}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -max 1.592 [get_ports {mipi_dphy_rx_inst4_STOPSTATE_LAN1}]
set_input_delay -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}] -min 1.061 [get_ports {mipi_dphy_rx_inst4_STOPSTATE_LAN1}]

# MIPI DPHY TX Constraints
#####################################
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.492 [get_ports {mipi_dphy_tx_inst1_TX_DATA_ESC[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.350 [get_ports {mipi_dphy_tx_inst1_TX_DATA_ESC[*]}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.776 [get_ports {mipi_dphy_tx_inst1_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.190 [get_ports {mipi_dphy_tx_inst1_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.716 [get_ports {mipi_dphy_tx_inst1_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.272 [get_ports {mipi_dphy_tx_inst1_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.339 [get_ports {mipi_dphy_tx_inst1_TX_LPDT_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.155 [get_ports {mipi_dphy_tx_inst1_TX_LPDT_ESC}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.345 [get_ports {mipi_dphy_tx_inst1_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.064 [get_ports {mipi_dphy_tx_inst1_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.679 [get_ports {mipi_dphy_tx_inst1_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.267 [get_ports {mipi_dphy_tx_inst1_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.634 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.121 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.612 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.287 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.393 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.214 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.483 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.043 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.641 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.190 [get_ports {mipi_dphy_tx_inst1_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.342 [get_ports {mipi_dphy_tx_inst1_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.069 [get_ports {mipi_dphy_tx_inst1_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 1.709 [get_ports {mipi_dphy_tx_inst1_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 0.177 [get_ports {mipi_dphy_tx_inst1_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.540 [get_ports {mipi_dphy_tx_inst1_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst1_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst1_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst1_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.281 [get_ports {mipi_dphy_tx_inst1_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst1_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst1_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst1_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 1.967 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.219 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.537 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.300 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.639 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.181 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 1.821 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.239 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.910 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.172 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.781 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.205 [get_ports {mipi_dphy_tx_inst1_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 2.349 [get_ports {mipi_dphy_tx_inst1_TX_VALID_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 0.295 [get_ports {mipi_dphy_tx_inst1_TX_VALID_ESC}]
set_input_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 2.416 [get_ports {mipi_dphy_tx_inst1_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 1.611 [get_ports {mipi_dphy_tx_inst1_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -max 2.406 [get_ports {mipi_dphy_tx_inst1_TX_READY_HS_LAN1}]
set_input_delay -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}] -min 1.604 [get_ports {mipi_dphy_tx_inst1_TX_READY_HS_LAN1}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -max 4.023 [get_ports {mipi_dphy_tx_inst1_TX_READY_ESC}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}] -min 2.682 [get_ports {mipi_dphy_tx_inst1_TX_READY_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.492 [get_ports {mipi_dphy_tx_inst2_TX_DATA_ESC[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.350 [get_ports {mipi_dphy_tx_inst2_TX_DATA_ESC[*]}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.776 [get_ports {mipi_dphy_tx_inst2_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.190 [get_ports {mipi_dphy_tx_inst2_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.716 [get_ports {mipi_dphy_tx_inst2_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.272 [get_ports {mipi_dphy_tx_inst2_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.339 [get_ports {mipi_dphy_tx_inst2_TX_LPDT_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.155 [get_ports {mipi_dphy_tx_inst2_TX_LPDT_ESC}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.345 [get_ports {mipi_dphy_tx_inst2_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.064 [get_ports {mipi_dphy_tx_inst2_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.679 [get_ports {mipi_dphy_tx_inst2_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.267 [get_ports {mipi_dphy_tx_inst2_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.634 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.121 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.612 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.287 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.393 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.214 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.483 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.043 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.641 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.190 [get_ports {mipi_dphy_tx_inst2_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.342 [get_ports {mipi_dphy_tx_inst2_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.069 [get_ports {mipi_dphy_tx_inst2_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 1.709 [get_ports {mipi_dphy_tx_inst2_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 0.177 [get_ports {mipi_dphy_tx_inst2_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.540 [get_ports {mipi_dphy_tx_inst2_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst2_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst2_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst2_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.281 [get_ports {mipi_dphy_tx_inst2_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst2_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst2_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst2_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 1.967 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.219 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.537 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.300 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.639 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.181 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 1.821 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.239 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.910 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.172 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.781 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.205 [get_ports {mipi_dphy_tx_inst2_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 2.349 [get_ports {mipi_dphy_tx_inst2_TX_VALID_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 0.295 [get_ports {mipi_dphy_tx_inst2_TX_VALID_ESC}]
set_input_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 2.416 [get_ports {mipi_dphy_tx_inst2_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 1.611 [get_ports {mipi_dphy_tx_inst2_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -max 2.406 [get_ports {mipi_dphy_tx_inst2_TX_READY_HS_LAN1}]
set_input_delay -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}] -min 1.604 [get_ports {mipi_dphy_tx_inst2_TX_READY_HS_LAN1}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -max 4.023 [get_ports {mipi_dphy_tx_inst2_TX_READY_ESC}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}] -min 2.682 [get_ports {mipi_dphy_tx_inst2_TX_READY_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.492 [get_ports {mipi_dphy_tx_inst3_TX_DATA_ESC[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.350 [get_ports {mipi_dphy_tx_inst3_TX_DATA_ESC[*]}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.776 [get_ports {mipi_dphy_tx_inst3_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.190 [get_ports {mipi_dphy_tx_inst3_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.716 [get_ports {mipi_dphy_tx_inst3_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.272 [get_ports {mipi_dphy_tx_inst3_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.339 [get_ports {mipi_dphy_tx_inst3_TX_LPDT_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.155 [get_ports {mipi_dphy_tx_inst3_TX_LPDT_ESC}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.345 [get_ports {mipi_dphy_tx_inst3_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.064 [get_ports {mipi_dphy_tx_inst3_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.679 [get_ports {mipi_dphy_tx_inst3_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.267 [get_ports {mipi_dphy_tx_inst3_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.634 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.121 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.612 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.287 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.393 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.214 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.483 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.043 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.641 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.190 [get_ports {mipi_dphy_tx_inst3_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.342 [get_ports {mipi_dphy_tx_inst3_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.069 [get_ports {mipi_dphy_tx_inst3_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 1.709 [get_ports {mipi_dphy_tx_inst3_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 0.177 [get_ports {mipi_dphy_tx_inst3_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.540 [get_ports {mipi_dphy_tx_inst3_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst3_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst3_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst3_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.281 [get_ports {mipi_dphy_tx_inst3_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst3_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst3_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst3_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 1.967 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.219 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.537 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.300 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.639 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.181 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 1.821 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.239 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.910 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.172 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.781 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.205 [get_ports {mipi_dphy_tx_inst3_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 2.349 [get_ports {mipi_dphy_tx_inst3_TX_VALID_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 0.295 [get_ports {mipi_dphy_tx_inst3_TX_VALID_ESC}]
set_input_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 2.416 [get_ports {mipi_dphy_tx_inst3_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 1.611 [get_ports {mipi_dphy_tx_inst3_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -max 2.406 [get_ports {mipi_dphy_tx_inst3_TX_READY_HS_LAN1}]
set_input_delay -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}] -min 1.604 [get_ports {mipi_dphy_tx_inst3_TX_READY_HS_LAN1}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -max 4.023 [get_ports {mipi_dphy_tx_inst3_TX_READY_ESC}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}] -min 2.682 [get_ports {mipi_dphy_tx_inst3_TX_READY_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.492 [get_ports {mipi_dphy_tx_inst4_TX_DATA_ESC[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.350 [get_ports {mipi_dphy_tx_inst4_TX_DATA_ESC[*]}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.776 [get_ports {mipi_dphy_tx_inst4_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.190 [get_ports {mipi_dphy_tx_inst4_TX_DATA_HS_LAN0[*]}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.716 [get_ports {mipi_dphy_tx_inst4_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.272 [get_ports {mipi_dphy_tx_inst4_TX_DATA_HS_LAN1[*]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.339 [get_ports {mipi_dphy_tx_inst4_TX_LPDT_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.155 [get_ports {mipi_dphy_tx_inst4_TX_LPDT_ESC}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.345 [get_ports {mipi_dphy_tx_inst4_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.064 [get_ports {mipi_dphy_tx_inst4_TX_WORD_VALID_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.679 [get_ports {mipi_dphy_tx_inst4_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.267 [get_ports {mipi_dphy_tx_inst4_TX_WORD_VALID_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.634 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.121 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.612 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.287 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_ESC_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.393 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.214 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_HS}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.483 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.043 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.641 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.190 [get_ports {mipi_dphy_tx_inst4_TX_REQUEST_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.342 [get_ports {mipi_dphy_tx_inst4_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.069 [get_ports {mipi_dphy_tx_inst4_TX_SKEW_CAL_HS_LAN0}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 1.709 [get_ports {mipi_dphy_tx_inst4_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 0.177 [get_ports {mipi_dphy_tx_inst4_TX_SKEW_CAL_HS_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.540 [get_ports {mipi_dphy_tx_inst4_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst4_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst4_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst4_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.281 [get_ports {mipi_dphy_tx_inst4_TX_TRIGGER_ESC[3] mipi_dphy_tx_inst4_TX_TRIGGER_ESC[2] mipi_dphy_tx_inst4_TX_TRIGGER_ESC[1] mipi_dphy_tx_inst4_TX_TRIGGER_ESC[0]}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 1.967 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.219 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_CLK}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.537 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.300 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_ESC_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.639 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.181 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_ESC_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 1.821 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.239 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_EXIT}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.910 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.172 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_EXIT_LAN0}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.781 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.205 [get_ports {mipi_dphy_tx_inst4_TX_ULPS_EXIT_LAN1}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 2.349 [get_ports {mipi_dphy_tx_inst4_TX_VALID_ESC}]
set_output_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 0.295 [get_ports {mipi_dphy_tx_inst4_TX_VALID_ESC}]
set_input_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 2.416 [get_ports {mipi_dphy_tx_inst4_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 1.611 [get_ports {mipi_dphy_tx_inst4_TX_READY_HS_LAN0}]
set_input_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -max 2.406 [get_ports {mipi_dphy_tx_inst4_TX_READY_HS_LAN1}]
set_input_delay -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}] -min 1.604 [get_ports {mipi_dphy_tx_inst4_TX_READY_HS_LAN1}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -max 4.023 [get_ports {mipi_dphy_tx_inst4_TX_READY_ESC}]
set_input_delay -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}] -min 2.682 [get_ports {mipi_dphy_tx_inst4_TX_READY_ESC}]

# JTAG Constraints
####################
create_clock -period 50 [get_ports {jtag_inst1_TCK}]
create_clock -period 50 [get_ports {jtag_inst1_DRCK}]
set_output_delay -clock jtag_inst1_TCK -max 0.117 [get_ports {jtag_inst1_TDO}]
set_output_delay -clock jtag_inst1_TCK -min -0.075 [get_ports {jtag_inst1_TDO}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.280 [get_ports {jtag_inst1_CAPTURE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.187 [get_ports {jtag_inst1_CAPTURE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.280 [get_ports {jtag_inst1_RESET}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.187 [get_ports {jtag_inst1_RESET}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.280 [get_ports {jtag_inst1_RUNTEST}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.187 [get_ports {jtag_inst1_RUNTEST}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.243 [get_ports {jtag_inst1_SEL}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.162 [get_ports {jtag_inst1_SEL}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.280 [get_ports {jtag_inst1_UPDATE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.187 [get_ports {jtag_inst1_UPDATE}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -max 0.337 [get_ports {jtag_inst1_SHIFT}]
set_input_delay -clock_fall -clock jtag_inst1_TCK -min 0.225 [get_ports {jtag_inst1_SHIFT}]

# DDR Constraints
#####################
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 3.675 [get_ports {ddr_inst_ARST_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.000 [get_ports {ddr_inst_ARST_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARADDR_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARADDR_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARAPCMD_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARAPCMD_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARBURST_0[1] ddr_inst_ARBURST_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARBURST_0[1] ddr_inst_ARBURST_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARID_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARID_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARLEN_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARLEN_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARSIZE_0[2] ddr_inst_ARSIZE_0[1] ddr_inst_ARSIZE_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARSIZE_0[2] ddr_inst_ARSIZE_0[1] ddr_inst_ARSIZE_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARVALID_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARVALID_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARLOCK_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARLOCK_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_ARQOS_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_ARQOS_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWADDR_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWADDR_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWAPCMD_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.350 [get_ports {ddr_inst_AWAPCMD_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWALLSTRB_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWALLSTRB_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWBURST_0[1] ddr_inst_AWBURST_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWBURST_0[1] ddr_inst_AWBURST_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWCOBUF_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWCOBUF_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWID_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWID_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWLEN_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWLEN_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWSIZE_0[2] ddr_inst_AWSIZE_0[1] ddr_inst_AWSIZE_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWSIZE_0[2] ddr_inst_AWSIZE_0[1] ddr_inst_AWSIZE_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWVALID_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWVALID_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWLOCK_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWLOCK_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWCACHE_0[3] ddr_inst_AWCACHE_0[2] ddr_inst_AWCACHE_0[1] ddr_inst_AWCACHE_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWCACHE_0[3] ddr_inst_AWCACHE_0[2] ddr_inst_AWCACHE_0[1] ddr_inst_AWCACHE_0[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_AWQOS_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_AWQOS_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_BREADY_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_BREADY_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_RREADY_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_RREADY_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_WDATA_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_WDATA_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_WLAST_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_WLAST_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_WSTRB_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_WSTRB_0[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.310 [get_ports {ddr_inst_WVALID_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min -0.140 [get_ports {ddr_inst_WVALID_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_ARREADY_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_ARREADY_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.520 [get_ports {ddr_inst_AWREADY_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.680 [get_ports {ddr_inst_AWREADY_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.520 [get_ports {ddr_inst_BID_0[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.680 [get_ports {ddr_inst_BID_0[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_BRESP_0[1] ddr_inst_BRESP_0[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_BRESP_0[1] ddr_inst_BRESP_0[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_BVALID_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_BVALID_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_RDATA_0[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_RDATA_0[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_RID_0[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_RID_0[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_RLAST_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_RLAST_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_RRESP_0[1] ddr_inst_RRESP_0[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_RRESP_0[1] ddr_inst_RRESP_0[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_RVALID_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_RVALID_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -max 2.625 [get_ports {ddr_inst_WREADY_0}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}] -min 1.750 [get_ports {ddr_inst_WREADY_0}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 3.675 [get_ports {ddr_inst_ARST_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.000 [get_ports {ddr_inst_ARST_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARADDR_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARADDR_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARAPCMD_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARAPCMD_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARBURST_1[1] ddr_inst_ARBURST_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARBURST_1[1] ddr_inst_ARBURST_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARID_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARID_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARLEN_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARLEN_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARSIZE_1[2] ddr_inst_ARSIZE_1[1] ddr_inst_ARSIZE_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARSIZE_1[2] ddr_inst_ARSIZE_1[1] ddr_inst_ARSIZE_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARVALID_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARVALID_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARLOCK_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARLOCK_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_ARQOS_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_ARQOS_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWADDR_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWADDR_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWAPCMD_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.350 [get_ports {ddr_inst_AWAPCMD_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWALLSTRB_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWALLSTRB_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWBURST_1[1] ddr_inst_AWBURST_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWBURST_1[1] ddr_inst_AWBURST_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWCOBUF_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWCOBUF_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWID_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWID_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWLEN_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWLEN_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWSIZE_1[2] ddr_inst_AWSIZE_1[1] ddr_inst_AWSIZE_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWSIZE_1[2] ddr_inst_AWSIZE_1[1] ddr_inst_AWSIZE_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWVALID_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWVALID_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWLOCK_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWLOCK_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWCACHE_1[3] ddr_inst_AWCACHE_1[2] ddr_inst_AWCACHE_1[1] ddr_inst_AWCACHE_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWCACHE_1[3] ddr_inst_AWCACHE_1[2] ddr_inst_AWCACHE_1[1] ddr_inst_AWCACHE_1[0]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_AWQOS_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_AWQOS_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_BREADY_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_BREADY_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_RREADY_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_RREADY_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_WDATA_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_WDATA_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_WLAST_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_WLAST_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_WSTRB_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_WSTRB_1[*]}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.310 [get_ports {ddr_inst_WVALID_1}]
set_output_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min -0.140 [get_ports {ddr_inst_WVALID_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_ARREADY_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_ARREADY_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.520 [get_ports {ddr_inst_AWREADY_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.680 [get_ports {ddr_inst_AWREADY_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.520 [get_ports {ddr_inst_BID_1[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.680 [get_ports {ddr_inst_BID_1[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_BRESP_1[1] ddr_inst_BRESP_1[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_BRESP_1[1] ddr_inst_BRESP_1[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_BVALID_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_BVALID_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_RDATA_1[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_RDATA_1[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_RID_1[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_RID_1[*]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_RLAST_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_RLAST_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_RRESP_1[1] ddr_inst_RRESP_1[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_RRESP_1[1] ddr_inst_RRESP_1[0]}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_RVALID_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_RVALID_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -max 2.625 [get_ports {ddr_inst_WREADY_1}]
set_input_delay -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}] -min 1.750 [get_ports {ddr_inst_WREADY_1}]

# HSIO GPIO Constraints
#########################
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {i_osc1_ref_clk}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {i_osc1_ref_clk}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {i_sw[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {i_sw[0]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {i_sw[1]}]
# set_input_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {i_sw[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[4]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[4]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[5]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[5]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[6]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[6]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[7]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[7]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[8]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[8]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[9]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[9]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[10]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[10]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[11]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[11]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[12]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[12]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[13]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[13]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[14]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[14]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_data[15]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_data[15]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_de}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_de}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_hs}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_hs}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {hdmi_yuv_vs}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {hdmi_yuv_vs}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_led[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_led[0]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_led[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_led[1]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_led[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_led[2]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_led[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_led[3]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_led[4]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_led[4]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -max <MAX CALCULATION> [get_ports {o_led[5]}]
# set_output_delay -clock <CLOCK> [-reference_pin <clkout_pad>] -min <MIN CALCULATION> [get_ports {o_led[5]}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~18~1}] -max 0.263 [get_ports {system_spi_0_io_sclk_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~18~1}] -min -0.140 [get_ports {system_spi_0_io_sclk_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~78~1}] -max 0.263 [get_ports {system_spi_0_io_ss}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~78~1}] -min -0.140 [get_ports {system_spi_0_io_ss}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~202~1}] -max 0.263 [get_ports {system_spi_1_io_sclk_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~202~1}] -min -0.140 [get_ports {system_spi_1_io_sclk_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~114~1}] -max 0.263 [get_ports {system_spi_1_io_ss}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~114~1}] -min -0.140 [get_ports {system_spi_1_io_ss}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~335}] -max 0.414 [get_ports {i_hdmi_scl[0]}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~335}] -min 0.276 [get_ports {i_hdmi_scl[0]}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~337}] -max 0.263 [get_ports {o_hdmi_scl_oe[0]}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~337}] -min -0.140 [get_ports {o_hdmi_scl_oe[0]}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~334}] -max 0.414 [get_ports {i_hdmi_sda[0]}]
set_input_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~334}] -min 0.276 [get_ports {i_hdmi_sda[0]}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~336}] -max 0.263 [get_ports {o_hdmi_sda_oe[0]}]
set_output_delay -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~336}] -min -0.140 [get_ports {o_hdmi_sda_oe[0]}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~85~1}] -max 0.414 [get_ports {system_spi_0_io_data_0_read}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~85~1}] -min 0.276 [get_ports {system_spi_0_io_data_0_read}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~87~1}] -max 0.263 [get_ports {system_spi_0_io_data_0_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~87~1}] -min -0.140 [get_ports {system_spi_0_io_data_0_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~87~1}] -max 0.263 [get_ports {system_spi_0_io_data_0_writeEnable}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~87~1}] -min -0.140 [get_ports {system_spi_0_io_data_0_writeEnable}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~86~1}] -max 0.414 [get_ports {system_spi_0_io_data_1_read}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~86~1}] -min 0.276 [get_ports {system_spi_0_io_data_1_read}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~88~1}] -max 0.263 [get_ports {system_spi_0_io_data_1_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~88~1}] -min -0.140 [get_ports {system_spi_0_io_data_1_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~88~1}] -max 0.263 [get_ports {system_spi_0_io_data_1_writeEnable}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~88~1}] -min -0.140 [get_ports {system_spi_0_io_data_1_writeEnable}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~192~1}] -max 0.414 [get_ports {system_spi_1_io_data_0_read}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~192~1}] -min 0.276 [get_ports {system_spi_1_io_data_0_read}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~194~1}] -max 0.263 [get_ports {system_spi_1_io_data_0_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~194~1}] -min -0.140 [get_ports {system_spi_1_io_data_0_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~194~1}] -max 0.263 [get_ports {system_spi_1_io_data_0_writeEnable}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~194~1}] -min -0.140 [get_ports {system_spi_1_io_data_0_writeEnable}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~191~1}] -max 0.414 [get_ports {system_spi_1_io_data_1_read}]
set_input_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~191~1}] -min 0.276 [get_ports {system_spi_1_io_data_1_read}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~193~1}] -max 0.263 [get_ports {system_spi_1_io_data_1_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~193~1}] -min -0.140 [get_ports {system_spi_1_io_data_1_write}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~193~1}] -max 0.263 [get_ports {system_spi_1_io_data_1_writeEnable}]
set_output_delay -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~193~1}] -min -0.140 [get_ports {system_spi_1_io_data_1_writeEnable}]

# Clockout Interface
######################
# io_cam_scl[0] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~20}]
# io_cam_scl[0] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~21}]
# io_cam_scl[1] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~608}]
# io_cam_scl[1] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~608}]
# io_cam_scl[2] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~14}]
# io_cam_scl[2] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~15}]
# io_cam_scl[3] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~8}]
# io_cam_scl[3] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~7}]
# io_cam_sda[0] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~22}]
# io_cam_sda[0] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~23}]
# io_cam_sda[1] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~7}]
# io_cam_sda[1] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~6}]
# io_cam_sda[2] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~12}]
# io_cam_sda[2] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~333~13}]
# io_cam_sda[3] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~1~9}]
# io_cam_sda[3] -clock i_sys_clk -reference_pin [get_ports {i_sys_clk~CLKOUT~2~8}]
# sd_clk -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~610}]
# sd_cmd -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~605}]
# sd_cmd -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~333~606}]
# mipi_dphy_rx_inst1 -clock mipi_dphy_rx_inst1_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst1_WORD_CLKOUT_HS~CLKOUT~1~38}]
# mipi_dphy_rx_inst2 -clock mipi_dphy_rx_inst2_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst2_WORD_CLKOUT_HS~CLKOUT~1~81}]
# mipi_dphy_rx_inst3 -clock mipi_dphy_rx_inst3_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst3_WORD_CLKOUT_HS~CLKOUT~1~525}]
# mipi_dphy_rx_inst4 -clock mipi_dphy_rx_inst4_WORD_CLKOUT_HS -reference_pin [get_ports {mipi_dphy_rx_inst4_WORD_CLKOUT_HS~CLKOUT~2~565}]
# mipi_dphy_tx_inst1 -clock mipi_dphy_tx_inst1_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst1_SLOWCLK~CLKOUT~2~35}]
# mipi_dphy_tx_inst1 -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~35}]
# mipi_dphy_tx_inst2 -clock mipi_dphy_tx_inst2_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst2_SLOWCLK~CLKOUT~2~78}]
# mipi_dphy_tx_inst2 -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~78}]
# mipi_dphy_tx_inst3 -clock mipi_dphy_tx_inst3_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst3_SLOWCLK~CLKOUT~2~520}]
# mipi_dphy_tx_inst3 -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~1~520}]
# mipi_dphy_tx_inst4 -clock mipi_dphy_tx_inst4_SLOWCLK -reference_pin [get_ports {mipi_dphy_tx_inst4_SLOWCLK~CLKOUT~1~563}]
# mipi_dphy_tx_inst4 -clock tx_escclk -reference_pin [get_ports {tx_escclk~CLKOUT~2~562}]
# ddr_inst -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~1~338}]
# ddr_inst -clock i_axi0_mem_clk -reference_pin [get_ports {i_axi0_mem_clk~CLKOUT~2~150}]
# io_hdmi_scl[0] -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~335}]
# io_hdmi_scl[0] -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~337}]
# io_hdmi_sda[0] -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~334}]
# io_hdmi_sda[0] -clock i_sys_clk_25mhz -reference_pin [get_ports {i_sys_clk_25mhz~CLKOUT~333~336}]
# system_spi_0_io_data_0 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~85~1}]
# system_spi_0_io_data_0 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~87~1}]
# system_spi_0_io_data_1 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~86~1}]
# system_spi_0_io_data_1 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~88~1}]
# system_spi_0_io_sclk_write -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~18~1}]
# system_spi_0_io_ss -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~78~1}]
# system_spi_1_io_data_0 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~192~1}]
# system_spi_1_io_data_0 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~194~1}]
# system_spi_1_io_data_1 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~191~1}]
# system_spi_1_io_data_1 -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~193~1}]
# system_spi_1_io_sclk_write -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~202~1}]
# system_spi_1_io_ss -clock i_soc_clk -reference_pin [get_ports {i_soc_clk~CLKOUT~114~1}]

