// Seed: 176003173
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  always @(posedge id_2) begin
    id_0 = id_2[1] / 1'b0;
  end
endmodule
