{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629869972909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629869972924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 14:39:32 2021 " "Processing started: Wed Aug 25 14:39:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629869972924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869972924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off base_sdram -c base_sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off base_sdram -c base_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869972924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629869985070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629869985070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_pe4fdtd_boundary.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_pe4fdtd_boundary.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_PE4FDTD_boundary " "Found entity 1: jh_PE4FDTD_boundary" {  } { { "jh_modules/jh_PE4FDTD_boundary.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD_boundary.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_efield.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_efield.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_efield " "Found entity 1: jh_efield" {  } { { "jh_modules/jh_efield.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_efield.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_arithmetic.v 2 2 " "Found 2 design units, including 2 entities, in source file jh_modules/jh_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_multi " "Found entity 1: fp_multi" {  } { { "jh_modules/jh_arithmetic.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_arithmetic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994895 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_adder " "Found entity 2: fp_adder" {  } { { "jh_modules/jh_arithmetic.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_arithmetic.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_pe4fdtd.v 3 3 " "Found 3 design units, including 3 entities, in source file jh_modules/jh_pe4fdtd.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_PE4FDTD " "Found entity 1: jh_PE4FDTD" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994904 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_inpe " "Found entity 2: mux_inpe" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994904 ""} { "Info" "ISGN_ENTITY_NAME" "3 M10K_27 " "Found entity 3: M10K_27" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_adc_rfsig.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_adc_rfsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_adc_rfsig " "Found entity 1: jh_adc_rfsig" {  } { { "jh_modules/jh_adc_rfsig.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_rfsig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994912 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jh_feedback.v(22) " "Verilog HDL information at jh_feedback.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "jh_modules/jh_feedback.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_feedback.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629869994915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_feedback.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_feedback.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_feedback " "Found entity 1: jh_feedback" {  } { { "jh_modules/jh_feedback.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_feedback.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_adda.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_adda.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_ADDA " "Found entity 1: jh_ADDA" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "jh_modules/HexDigit.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/HexDigit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem " "Found entity 1: VGA_subsystem" {  } { { "VGA_subsystem/synthesis/VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/VGA_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "VGA_subsystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "VGA_subsystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_video_vga_controller_0 " "Found entity 1: VGA_subsystem_video_vga_controller_0" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_video_vga_controller_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_video_pixel_DMA " "Found entity 1: VGA_subsystem_video_pixel_DMA" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_video_pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_video_dual_clock_FIFO " "Found entity 1: VGA_subsystem_video_dual_clock_FIFO" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_video_dual_clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "VGA_subsystem/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "VGA_subsystem/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869994996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869994996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_video_character_buffer_with_dma_0 " "Found entity 1: VGA_subsystem_video_character_buffer_with_dma_0" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_video_character_buffer_with_dma_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_video_character_buffer_with_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "VGA_subsystem/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "VGA_subsystem/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_video_alpha_blender_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_video_alpha_blender_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_video_alpha_blender_0 " "Found entity 1: VGA_subsystem_video_alpha_blender_0" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_video_alpha_blender_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_video_alpha_blender_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_VGA_pixel_rgb_resampler " "Found entity 1: VGA_subsystem_VGA_pixel_rgb_resampler" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_pixel_rgb_resampler.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_VGA_pixel_FIFO " "Found entity 1: VGA_subsystem_VGA_pixel_FIFO" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_pixel_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_VGA_PLL " "Found entity 1: VGA_subsystem_VGA_PLL" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_PLL.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "VGA_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_subsystem/synthesis/submodules/vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_subsystem/synthesis/submodules/vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_subsystem_VGA_PLL_video_pll " "Found entity 1: VGA_subsystem_VGA_PLL_video_pll" {  } { { "VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/VGA_subsystem/synthesis/submodules/VGA_subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Found entity 1: nios2" {  } { { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_irq_mapper " "Found entity 1: nios2_irq_mapper" {  } { { "nios2/synthesis/submodules/nios2_irq_mapper.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_3 " "Found entity 1: nios2_mm_interconnect_3" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_3.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2 " "Found entity 1: nios2_mm_interconnect_2" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2_rsp_mux " "Found entity 1: nios2_mm_interconnect_2_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2_rsp_demux " "Found entity 1: nios2_mm_interconnect_2_rsp_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2_cmd_mux " "Found entity 1: nios2_mm_interconnect_2_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2_cmd_demux " "Found entity 1: nios2_mm_interconnect_2_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995304 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995304 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995304 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995304 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios2/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios2/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995402 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_2_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995422 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_2_router_002 " "Found entity 2: nios2_mm_interconnect_2_router_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_2_router_default_decode " "Found entity 1: nios2_mm_interconnect_2_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995432 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_2_router " "Found entity 2: nios2_mm_interconnect_2_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1 " "Found entity 1: nios2_mm_interconnect_1" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_avalon_st_adapter_003 " "Found entity 1: nios2_mm_interconnect_1_avalon_st_adapter_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_avalon_st_adapter " "Found entity 1: nios2_mm_interconnect_1_avalon_st_adapter" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_rsp_mux_002 " "Found entity 1: nios2_mm_interconnect_1_rsp_mux_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_rsp_mux " "Found entity 1: nios2_mm_interconnect_1_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_rsp_demux_004 " "Found entity 1: nios2_mm_interconnect_1_rsp_demux_004" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_004.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_rsp_demux_003 " "Found entity 1: nios2_mm_interconnect_1_rsp_demux_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_003.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_rsp_demux_001 " "Found entity 1: nios2_mm_interconnect_1_rsp_demux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_rsp_demux " "Found entity 1: nios2_mm_interconnect_1_rsp_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_cmd_mux_004 " "Found entity 1: nios2_mm_interconnect_1_cmd_mux_004" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_004.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_cmd_mux_003 " "Found entity 1: nios2_mm_interconnect_1_cmd_mux_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_003.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_cmd_mux_001 " "Found entity 1: nios2_mm_interconnect_1_cmd_mux_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_001.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_cmd_mux " "Found entity 1: nios2_mm_interconnect_1_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_cmd_demux_002 " "Found entity 1: nios2_mm_interconnect_1_cmd_demux_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_cmd_demux " "Found entity 1: nios2_mm_interconnect_1_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_router_007_default_decode " "Found entity 1: nios2_mm_interconnect_1_router_007_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995678 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_1_router_007 " "Found entity 2: nios2_mm_interconnect_1_router_007" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_router_006_default_decode " "Found entity 1: nios2_mm_interconnect_1_router_006_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995688 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_1_router_006 " "Found entity 2: nios2_mm_interconnect_1_router_006" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_router_004_default_decode " "Found entity 1: nios2_mm_interconnect_1_router_004_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995696 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_1_router_004 " "Found entity 2: nios2_mm_interconnect_1_router_004" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_router_003_default_decode " "Found entity 1: nios2_mm_interconnect_1_router_003_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995705 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_1_router_003 " "Found entity 2: nios2_mm_interconnect_1_router_003" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_router_002_default_decode " "Found entity 1: nios2_mm_interconnect_1_router_002_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995714 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_1_router_002 " "Found entity 2: nios2_mm_interconnect_1_router_002" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995722 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_1_router_default_decode " "Found entity 1: nios2_mm_interconnect_1_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995723 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_1_router " "Found entity 2: nios2_mm_interconnect_1_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0 " "Found entity 1: nios2_mm_interconnect_0" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_mm_interconnect_0_rsp_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_mm_interconnect_0_cmd_mux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_mm_interconnect_0_cmd_demux" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_001_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995776 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router_001 " "Found entity 2: nios2_mm_interconnect_0_router_001" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629869995783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_mm_interconnect_0_router_default_decode" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995784 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_mm_interconnect_0_router " "Found entity 2: nios2_mm_interconnect_0_router" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "nios2/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "nios2/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "nios2/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2/synthesis/submodules/nios2_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_sdram_input_efifo_module " "Found entity 1: nios2_sdram_input_efifo_module" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995816 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_sdram " "Found entity 2: nios2_sdram" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_rf_on_off.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_rf_on_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_rf_on_off " "Found entity 1: nios2_rf_on_off" {  } { { "nios2/synthesis/submodules/nios2_rf_on_off.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_rf_on_off.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_pll_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_pll_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_pll_adc " "Found entity 1: nios2_pll_adc" {  } { { "nios2/synthesis/submodules/nios2_pll_adc.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_pll_adc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_onchip_ram2 " "Found entity 1: nios2_onchip_ram2" {  } { { "nios2/synthesis/submodules/nios2_onchip_ram2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_onchip_ram2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_onchip_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_onchip_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_onchip_ram1 " "Found entity 1: nios2_onchip_ram1" {  } { { "nios2/synthesis/submodules/nios2_onchip_ram1.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_onchip_ram1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_iteration_number.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_iteration_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_iteration_number " "Found entity 1: nios2_iteration_number" {  } { { "nios2/synthesis/submodules/nios2_iteration_number.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_iteration_number.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_hps_0 " "Found entity 1: nios2_hps_0" {  } { { "nios2/synthesis/submodules/nios2_hps_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_hps_0_hps_io " "Found entity 1: nios2_hps_0_hps_io" {  } { { "nios2/synthesis/submodules/nios2_hps_0_hps_io.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "nios2/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "nios2/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "nios2/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "nios2/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "nios2/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869995995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869995995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "nios2/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_hps_0_hps_io_border " "Found entity 1: nios2_hps_0_hps_io_border" {  } { { "nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_hps_0_fpga_interfaces " "Found entity 1: nios2_hps_0_fpga_interfaces" {  } { { "nios2/synthesis/submodules/nios2_hps_0_fpga_interfaces.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_finish_fdtd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_finish_fdtd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_finish_fdtd " "Found entity 1: nios2_finish_fdtd" {  } { { "nios2/synthesis/submodules/nios2_finish_fdtd.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_finish_fdtd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_fifo_fpga_to_hps.v 3 3 " "Found 3 design units, including 3 entities, in source file nios2/synthesis/submodules/nios2_fifo_fpga_to_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_fifo_FPGA_to_HPS_dual_clock_fifo " "Found entity 1: nios2_fifo_FPGA_to_HPS_dual_clock_fifo" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996140 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_fifo_FPGA_to_HPS_dcfifo_with_controls " "Found entity 2: nios2_fifo_FPGA_to_HPS_dcfifo_with_controls" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996140 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_fifo_FPGA_to_HPS " "Found entity 3: nios2_fifo_FPGA_to_HPS" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_command_from_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_command_from_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_command_from_hps " "Found entity 1: nios2_command_from_hps" {  } { { "nios2/synthesis/submodules/nios2_command_from_hps.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_command_from_hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_clocks " "Found entity 1: nios2_clocks" {  } { { "nios2/synthesis/submodules/nios2_clocks.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios2/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_clocks_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_clocks_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_clocks_sys_pll " "Found entity 1: nios2_clocks_sys_pll" {  } { { "nios2/synthesis/submodules/nios2_clocks_sys_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_clocks_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_bridge_fpga_tempadc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_bridge_fpga_tempadc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_bridge_FPGA_tempADC " "Found entity 1: nios2_bridge_FPGA_tempADC" {  } { { "nios2/synthesis/submodules/nios2_bridge_FPGA_tempADC.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_bridge_FPGA_tempADC.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem " "Found entity 1: nios2_VGA_subsystem" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_video_vga_controller_0 " "Found entity 1: nios2_VGA_subsystem_video_vga_controller_0" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_vga_controller_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_video_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_video_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_video_pixel_DMA " "Found entity 1: nios2_VGA_subsystem_video_pixel_DMA" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_video_dual_clock_FIFO " "Found entity 1: nios2_VGA_subsystem_video_dual_clock_FIFO" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "nios2/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "nios2/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_video_character_buffer_with_dma_0 " "Found entity 1: nios2_VGA_subsystem_video_character_buffer_with_dma_0" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "nios2/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_video_alpha_blender_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_video_alpha_blender_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_video_alpha_blender_0 " "Found entity 1: nios2_VGA_subsystem_video_alpha_blender_0" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_alpha_blender_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_alpha_blender_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_VGA_pixel_rgb_resampler " "Found entity 1: nios2_VGA_subsystem_VGA_pixel_rgb_resampler" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_rgb_resampler.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_rgb_resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_VGA_pixel_FIFO " "Found entity 1: nios2_VGA_subsystem_VGA_pixel_FIFO" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_VGA_PLL " "Found entity 1: nios2_VGA_subsystem_VGA_PLL" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_VGA_subsystem_VGA_PLL_video_pll " "Found entity 1: nios2_VGA_subsystem_VGA_PLL_video_pll" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_SW " "Found entity 1: nios2_SW" {  } { { "nios2/synthesis/submodules/nios2_SW.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_sp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_sp.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_SP " "Found entity 1: nios2_SP" {  } { { "nios2/synthesis/submodules/nios2_SP.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_SP.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "nios2/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_o_pw_forward.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_o_pw_forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_O_pw_forward " "Found entity 1: nios2_O_pw_forward" {  } { { "nios2/synthesis/submodules/nios2_O_pw_forward.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_O_pw_forward.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_number32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_number32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_Number32 " "Found entity 1: nios2_Number32" {  } { { "nios2/synthesis/submodules/nios2_Number32.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_Number32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2/synthesis/submodules/nios2_hw_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2/synthesis/submodules/nios2_hw_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_HW_reset " "Found entity 1: nios2_HW_reset" {  } { { "nios2/synthesis/submodules/nios2_HW_reset.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_HW_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc_pll/adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc_pll/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll " "Found entity 1: adc_pll" {  } { { "ip/ADC_PLL/adc_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/ip/ADC_PLL/adc_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc_pll/adc_pll/adc_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc_pll/adc_pll/adc_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll_0002 " "Found entity 1: adc_pll_0002" {  } { { "ip/ADC_PLL/adc_pll/adc_pll_0002.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/ip/ADC_PLL/adc_pll/adc_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_adc_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_adc_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 jh_adc_temp " "Found entity 1: jh_adc_temp" {  } { { "jh_modules/jh_adc_temp.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jh_modules/jh_bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file jh_modules/jh_bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "jh_modules/jh_bin2bcd.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_bin2bcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869996360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869996360 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test_state jh_adc_temp.v(17) " "Verilog HDL Implicit Net warning at jh_adc_temp.v(17): created implicit net for \"test_state\"" {  } { { "jh_modules/jh_adc_temp.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_temp.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869996360 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "nios2/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869996361 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(318) " "Verilog HDL or VHDL warning at nios2_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1629869996406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(328) " "Verilog HDL or VHDL warning at nios2_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1629869996406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(338) " "Verilog HDL or VHDL warning at nios2_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1629869996406 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_sdram.v(682) " "Verilog HDL or VHDL warning at nios2_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1629869996407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_golden_top.v 1 1 " "Using design file de1_soc_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869997210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1629869997210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629869997218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_M10K_we de1_soc_golden_top.v(570) " "Verilog HDL or VHDL warning at de1_soc_golden_top.v(570): object \"read_M10K_we\" assigned a value but never read" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 570 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629869997227 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 de1_soc_golden_top.v(277) " "Verilog HDL assignment warning at de1_soc_golden_top.v(277): truncated value with size 4 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997229 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 de1_soc_golden_top.v(278) " "Verilog HDL assignment warning at de1_soc_golden_top.v(278): truncated value with size 4 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997229 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de1_soc_golden_top.v(233) " "Output port \"LEDR\" at de1_soc_golden_top.v(233) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_golden_top.v(73) " "Output port \"AUD_DACDAT\" at de1_soc_golden_top.v(73) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_golden_top.v(75) " "Output port \"AUD_XCK\" at de1_soc_golden_top.v(75) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_golden_top.v(116) " "Output port \"FAN_CTRL\" at de1_soc_golden_top.v(116) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_golden_top.v(121) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_golden_top.v(121) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_golden_top.v(223) " "Output port \"IRDA_TXD\" at de1_soc_golden_top.v(223) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997244 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_golden_top.v(254) " "Output port \"TD_RESET_N\" at de1_soc_golden_top.v(254) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997245 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:uut " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:uut\"" {  } { { "de1_soc_golden_top.v" "uut" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:uut2 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:uut2\"" {  } { { "de1_soc_golden_top.v" "uut2" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "de1_soc_golden_top.v" "Digit0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_adc_temp jh_adc_temp:md_adc_temp " "Elaborating entity \"jh_adc_temp\" for hierarchy \"jh_adc_temp:md_adc_temp\"" {  } { { "de1_soc_golden_top.v" "md_adc_temp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_state jh_adc_temp.v(17) " "Verilog HDL or VHDL warning at jh_adc_temp.v(17): object \"test_state\" assigned a value but never read" {  } { { "jh_modules/jh_adc_temp.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_temp.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629869997444 "|DE1_SOC_golden_top|jh_adc_temp:md_adc_temp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_timer jh_adc_temp.v(28) " "Verilog HDL or VHDL warning at jh_adc_temp.v(28): object \"delay_timer\" assigned a value but never read" {  } { { "jh_modules/jh_adc_temp.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_temp.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629869997444 "|DE1_SOC_golden_top|jh_adc_temp:md_adc_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 jh_adc_temp.v(17) " "Verilog HDL assignment warning at jh_adc_temp.v(17): truncated value with size 4 to match size of target (1)" {  } { { "jh_modules/jh_adc_temp.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_temp.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997444 "|DE1_SOC_golden_top|jh_adc_temp:md_adc_temp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 jh_adc_temp.v(139) " "Verilog HDL assignment warning at jh_adc_temp.v(139): truncated value with size 32 to match size of target (3)" {  } { { "jh_modules/jh_adc_temp.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_adc_temp.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997444 "|DE1_SOC_golden_top|jh_adc_temp:md_adc_temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_feedback jh_feedback:md_feedback " "Elaborating entity \"jh_feedback\" for hierarchy \"jh_feedback:md_feedback\"" {  } { { "de1_soc_golden_top.v" "md_feedback" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 jh_feedback.v(25) " "Verilog HDL assignment warning at jh_feedback.v(25): truncated value with size 5 to match size of target (4)" {  } { { "jh_modules/jh_feedback.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_feedback.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997446 "|DE1_SOC_golden_top|jh_feedback:md_feedback"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 jh_feedback.v(35) " "Verilog HDL assignment warning at jh_feedback.v(35): truncated value with size 6 to match size of target (5)" {  } { { "jh_modules/jh_feedback.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_feedback.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997446 "|DE1_SOC_golden_top|jh_feedback:md_feedback"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jh_feedback.v(45) " "Verilog HDL assignment warning at jh_feedback.v(45): truncated value with size 32 to match size of target (1)" {  } { { "jh_modules/jh_feedback.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_feedback.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997447 "|DE1_SOC_golden_top|jh_feedback:md_feedback"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 jh_feedback.v(46) " "Verilog HDL assignment warning at jh_feedback.v(46): truncated value with size 32 to match size of target (1)" {  } { { "jh_modules/jh_feedback.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_feedback.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997447 "|DE1_SOC_golden_top|jh_feedback:md_feedback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_ADDA jh_ADDA:md_DAC " "Elaborating entity \"jh_ADDA\" for hierarchy \"jh_ADDA:md_DAC\"" {  } { { "de1_soc_golden_top.v" "md_DAC" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997463 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_memory.data_a 0 jh_ADDA.v(31) " "Net \"rom_memory.data_a\" at jh_ADDA.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_memory.waddr_a 0 jh_ADDA.v(31) " "Net \"rom_memory.waddr_a\" at jh_ADDA.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_memory.we_a 0 jh_ADDA.v(31) " "Net \"rom_memory.we_a\" at jh_ADDA.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_DB jh_ADDA.v(15) " "Output port \"DAC_DB\" at jh_ADDA.v(15) has no driver" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_CLK_B jh_ADDA.v(13) " "Output port \"DAC_CLK_B\" at jh_ADDA.v(13) has no driver" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_WRT_B jh_ADDA.v(18) " "Output port \"DAC_WRT_B\" at jh_ADDA.v(18) has no driver" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OSC_SMA_ADC4 jh_ADDA.v(20) " "Output port \"OSC_SMA_ADC4\" at jh_ADDA.v(20) has no driver" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_DAC4 jh_ADDA.v(21) " "Output port \"SMA_DAC4\" at jh_ADDA.v(21) has no driver" {  } { { "jh_modules/jh_ADDA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629869997475 "|DE1_SOC_golden_top|jh_ADDA:md_DAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_adc_rfsig jh_adc_rfsig:fw_power " "Elaborating entity \"jh_adc_rfsig\" for hierarchy \"jh_adc_rfsig:fw_power\"" {  } { { "de1_soc_golden_top.v" "fw_power" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_PE4FDTD_boundary jh_PE4FDTD_boundary:gen_inst\[0\].pe_first " "Elaborating entity \"jh_PE4FDTD_boundary\" for hierarchy \"jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\"" {  } { { "de1_soc_golden_top.v" "gen_inst\[0\].pe_first" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_27 jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\|M10K_27:mem_boundary_condition " "Elaborating entity \"M10K_27\" for hierarchy \"jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\|M10K_27:mem_boundary_condition\"" {  } { { "jh_modules/jh_PE4FDTD_boundary.v" "mem_boundary_condition" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD_boundary.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_inpe jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\|mux_inpe:mux1 " "Elaborating entity \"mux_inpe\" for hierarchy \"jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\|mux_inpe:mux1\"" {  } { { "jh_modules/jh_PE4FDTD_boundary.v" "mux1" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD_boundary.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997510 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_we jh_PE4FDTD.v(243) " "Verilog HDL Always Construct warning at jh_PE4FDTD.v(243): inferring latch(es) for variable \"out_we\", which holds its previous value in one or more paths through the always construct" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_readaddr jh_PE4FDTD.v(243) " "Verilog HDL Always Construct warning at jh_PE4FDTD.v(243): inferring latch(es) for variable \"out_readaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_writeaddr jh_PE4FDTD.v(243) " "Verilog HDL Always Construct warning at jh_PE4FDTD.v(243): inferring latch(es) for variable \"out_writeaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_data jh_PE4FDTD.v(243) " "Verilog HDL Always Construct warning at jh_PE4FDTD.v(243): inferring latch(es) for variable \"out_data\", which holds its previous value in one or more paths through the always construct" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[0\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[0\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[1\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[1\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[2\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[2\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[3\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[3\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[4\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[4\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[5\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[5\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[6\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[6\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[7\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[7\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[8\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[8\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[9\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[9\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[10\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[10\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[11\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[11\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[12\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[12\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[13\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[13\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[14\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[14\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[15\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[15\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[16\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[16\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[17\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[17\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[18\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[18\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[19\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[19\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997519 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[20\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[20\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[21\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[21\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[22\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[22\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[23\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[23\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[24\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[24\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[25\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[25\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data\[26\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_data\[26\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[0\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[0\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[1\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[1\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[2\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[2\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[3\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[3\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[4\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[4\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[5\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[5\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_writeaddr\[6\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_writeaddr\[6\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[0\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[0\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[1\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[1\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[2\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[2\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[3\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[3\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[4\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[4\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[5\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[5\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_readaddr\[6\] jh_PE4FDTD.v(250) " "Inferred latch for \"out_readaddr\[6\]\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_we jh_PE4FDTD.v(250) " "Inferred latch for \"out_we\" at jh_PE4FDTD.v(250)" {  } { { "jh_modules/jh_PE4FDTD.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869997520 "|DE1_SOC_golden_top|jh_PE4FDTD_boundary:gen_inst[0].pe_first|mux_inpe:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_PE4FDTD jh_PE4FDTD:gen_inst\[1\].pe " "Elaborating entity \"jh_PE4FDTD\" for hierarchy \"jh_PE4FDTD:gen_inst\[1\].pe\"" {  } { { "de1_soc_golden_top.v" "gen_inst\[1\].pe" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jh_efield jh_PE4FDTD:gen_inst\[1\].pe\|jh_efield:ce " "Elaborating entity \"jh_efield\" for hierarchy \"jh_PE4FDTD:gen_inst\[1\].pe\|jh_efield:ce\"" {  } { { "jh_modules/jh_PE4FDTD.v" "ce" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_PE4FDTD.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_multi jh_PE4FDTD:gen_inst\[1\].pe\|jh_efield:ce\|fp_multi:mul0 " "Elaborating entity \"fp_multi\" for hierarchy \"jh_PE4FDTD:gen_inst\[1\].pe\|jh_efield:ce\|fp_multi:mul0\"" {  } { { "jh_modules/jh_efield.v" "mul0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_efield.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 jh_arithmetic.v(54) " "Verilog HDL assignment warning at jh_arithmetic.v(54): truncated value with size 9 to match size of target (8)" {  } { { "jh_modules/jh_arithmetic.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_arithmetic.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629869997557 "|DE1_SOC_golden_top|jh_PE4FDTD:gen_inst[1].pe|jh_efield:ce|fp_multi:mul0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_adder jh_PE4FDTD:gen_inst\[1\].pe\|jh_efield:ce\|fp_adder:add1 " "Elaborating entity \"fp_adder\" for hierarchy \"jh_PE4FDTD:gen_inst\[1\].pe\|jh_efield:ce\|fp_adder:add1\"" {  } { { "jh_modules/jh_efield.v" "add1" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_efield.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2 nios2:nios2_sdram " "Elaborating entity \"nios2\" for hierarchy \"nios2:nios2_sdram\"" {  } { { "de1_soc_golden_top.v" "nios2_sdram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_HW_reset nios2:nios2_sdram\|nios2_HW_reset:hw_reset " "Elaborating entity \"nios2_HW_reset\" for hierarchy \"nios2:nios2_sdram\|nios2_HW_reset:hw_reset\"" {  } { { "nios2/synthesis/nios2.v" "hw_reset" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_Number32 nios2:nios2_sdram\|nios2_Number32:number32 " "Elaborating entity \"nios2_Number32\" for hierarchy \"nios2:nios2_sdram\|nios2_Number32:number32\"" {  } { { "nios2/synthesis/nios2.v" "number32" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_O_pw_forward nios2:nios2_sdram\|nios2_O_pw_forward:o_pw_forward " "Elaborating entity \"nios2_O_pw_forward\" for hierarchy \"nios2:nios2_sdram\|nios2_O_pw_forward:o_pw_forward\"" {  } { { "nios2/synthesis/nios2.v" "o_pw_forward" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans nios2:nios2_sdram\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"nios2:nios2_sdram\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation\"" {  } { { "nios2/synthesis/nios2.v" "pixel_dma_addr_translation" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_SP nios2:nios2_sdram\|nios2_SP:sp " "Elaborating entity \"nios2_SP\" for hierarchy \"nios2:nios2_sdram\|nios2_SP:sp\"" {  } { { "nios2/synthesis/nios2.v" "sp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_SW nios2:nios2_sdram\|nios2_SW:sw " "Elaborating entity \"nios2_SW\" for hierarchy \"nios2:nios2_sdram\|nios2_SW:sw\"" {  } { { "nios2/synthesis/nios2.v" "sw" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem " "Elaborating entity \"nios2_VGA_subsystem\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\"" {  } { { "nios2/synthesis/nios2.v" "vga_subsystem" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_VGA_PLL nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll " "Elaborating entity \"nios2_VGA_subsystem_VGA_PLL\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "vga_pll" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_VGA_PLL_video_pll nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll " "Elaborating entity \"nios2_VGA_subsystem_VGA_PLL_video_pll\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" "video_pll" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" "altera_pll_i" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1629869997899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869997902 ""}  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629869997902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" "reset_from_locked" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_VGA_pixel_FIFO nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"nios2_VGA_subsystem_VGA_pixel_FIFO\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "vga_pixel_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869997927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" "Data_FIFO" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869998510 ""}  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629869998510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f3q1 " "Found entity 1: dcfifo_f3q1" {  } { { "db/dcfifo_f3q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f3q1 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated " "Elaborating entity \"dcfifo_f3q1\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_gray2bin_f9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_f3q1.tdf" "wrptr_g_gray2bin" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_graycounter_cg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_f3q1.tdf" "rdptr_g1p" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_graycounter_8ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_f3q1.tdf" "wrptr_g1p" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb81 " "Found entity 1: altsyncram_bb81" {  } { { "db/altsyncram_bb81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_bb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb81 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram " "Elaborating entity \"altsyncram_bb81\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\"" {  } { { "db/dcfifo_f3q1.tdf" "fifo_ram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_f3q1.tdf" "rs_dgwp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_f3q1.tdf" "ws_brp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_f3q1.tdf" "ws_dgrp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869998955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869998955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_f3q1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869998956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_f3q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_f3q1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_VGA_pixel_rgb_resampler nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler " "Elaborating entity \"nios2_VGA_subsystem_VGA_pixel_rgb_resampler\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "vga_pixel_rgb_resampler" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a nios2_VGA_subsystem_VGA_pixel_rgb_resampler.v(106) " "Verilog HDL or VHDL warning at nios2_VGA_subsystem_VGA_pixel_rgb_resampler.v(106): object \"a\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_rgb_resampler.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_pixel_rgb_resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629869999053 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_pixel_rgb_resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_video_alpha_blender_0 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0 " "Elaborating entity \"nios2_VGA_subsystem_video_alpha_blender_0\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "video_alpha_blender_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_normal nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_normal\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_alpha_blender_0.v" "alpha_blender" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_alpha_blender_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborating entity \"lpm_mult\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "r_times_alpha" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999157 ""}  } { { "nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629869999157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5n " "Found entity 1: mult_i5n" {  } { { "db/mult_i5n.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/mult_i5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5n nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated " "Elaborating entity \"mult_i5n\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_video_character_buffer_with_dma_0 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 " "Elaborating entity \"nios2_VGA_subsystem_video_character_buffer_with_dma_0\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "video_character_buffer_with_dma_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999348 ""}  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629869999348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_6dd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "Character_Rom" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios2/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "nios2/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999471 ""}  } { { "nios2/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629869999471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_ggo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_video_dual_clock_FIFO nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo " "Elaborating entity \"nios2_VGA_subsystem_video_dual_clock_FIFO\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "video_dual_clock_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "Data_FIFO" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629869999831 ""}  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629869999831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629869999966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629869999966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629869999967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_video_pixel_DMA nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma " "Elaborating entity \"nios2_VGA_subsystem_video_pixel_DMA\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "video_pixel_dma" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios2_VGA_subsystem_video_pixel_DMA.v(234) " "Verilog HDL assignment warning at nios2_VGA_subsystem_video_pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870000219 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios2_VGA_subsystem_video_pixel_DMA.v(235) " "Verilog HDL assignment warning at nios2_VGA_subsystem_video_pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870000219 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios2_VGA_subsystem_video_pixel_DMA.v(240) " "Verilog HDL assignment warning at nios2_VGA_subsystem_video_pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870000219 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 nios2_VGA_subsystem_video_pixel_DMA.v(319) " "Verilog HDL assignment warning at nios2_VGA_subsystem_video_pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870000219 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "Image_Buffer" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000420 ""}  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_pixel_DMA.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870000420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/scfifo_9bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/scfifo_9bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3i1 " "Found entity 1: altsyncram_v3i1" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_v3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3i1 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram " "Elaborating entity \"altsyncram_v3i1\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u2a1.tdf" "almost_full_comparer" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_u2a1.tdf" "three_comparison" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u2a1.tdf" "rd_ptr_msb" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_u2a1.tdf" "usedw_counter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870000801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870000801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_pixel_DMA:video_pixel_dma\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_u2a1.tdf" "wr_ptr" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_dpfifo_u2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_VGA_subsystem_video_vga_controller_0 nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"nios2_VGA_subsystem_video_vga_controller_0\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "video_vga_controller_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_vga_controller_0.v" "VGA_Timing" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870000850 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870000851 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "rst_controller" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_bridge_FPGA_tempADC nios2:nios2_sdram\|nios2_bridge_FPGA_tempADC:bridge_fpga_tempadc " "Elaborating entity \"nios2_bridge_FPGA_tempADC\" for hierarchy \"nios2:nios2_sdram\|nios2_bridge_FPGA_tempADC:bridge_fpga_tempadc\"" {  } { { "nios2/synthesis/nios2.v" "bridge_fpga_tempadc" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_clocks nios2:nios2_sdram\|nios2_clocks:clocks " "Elaborating entity \"nios2_clocks\" for hierarchy \"nios2:nios2_sdram\|nios2_clocks:clocks\"" {  } { { "nios2/synthesis/nios2.v" "clocks" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_clocks_sys_pll nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll " "Elaborating entity \"nios2_clocks_sys_pll\" for hierarchy \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\"" {  } { { "nios2/synthesis/submodules/nios2_clocks.v" "sys_pll" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_clocks.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "nios2/synthesis/submodules/nios2_clocks_sys_pll.v" "altera_pll_i" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_clocks_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000925 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1629870000942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "nios2/synthesis/submodules/nios2_clocks_sys_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_clocks_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870000942 ""}  } { { "nios2/synthesis/submodules/nios2_clocks_sys_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_clocks_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870000942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_command_from_hps nios2:nios2_sdram\|nios2_command_from_hps:command_from_hps " "Elaborating entity \"nios2_command_from_hps\" for hierarchy \"nios2:nios2_sdram\|nios2_command_from_hps:command_from_hps\"" {  } { { "nios2/synthesis/nios2.v" "command_from_hps" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_fifo_FPGA_to_HPS nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps " "Elaborating entity \"nios2_fifo_FPGA_to_HPS\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\"" {  } { { "nios2/synthesis/nios2.v" "fifo_fpga_to_hps" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_fifo_FPGA_to_HPS_dcfifo_with_controls nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"nios2_fifo_FPGA_to_HPS_dcfifo_with_controls\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "the_dcfifo_with_controls" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_fifo_FPGA_to_HPS_dual_clock_fifo nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo " "Elaborating entity \"nios2_fifo_FPGA_to_HPS_dual_clock_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\"" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "the_dcfifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870000993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "dual_clock_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001258 ""}  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870001258 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_gh02.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 174 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gh02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gh02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gh02 " "Found entity 1: dcfifo_gh02" {  } { { "db/dcfifo_gh02.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gh02 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated " "Elaborating entity \"dcfifo_gh02\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_graycounter_eu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_gh02.tdf" "rdptr_g1p" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_acc " "Found entity 1: a_graycounter_acc" {  } { { "db/a_graycounter_acc.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_graycounter_acc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_acc nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|a_graycounter_acc:wrptr_g1p " "Elaborating entity \"a_graycounter_acc\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|a_graycounter_acc:wrptr_g1p\"" {  } { { "db/dcfifo_gh02.tdf" "wrptr_g1p" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06d1 " "Found entity 1: altsyncram_06d1" {  } { { "db/altsyncram_06d1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_06d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06d1 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|altsyncram_06d1:fifo_ram " "Elaborating entity \"altsyncram_06d1\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|altsyncram_06d1:fifo_ram\"" {  } { { "db/dcfifo_gh02.tdf" "fifo_ram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|dffpipe_id9:rs_brp " "Elaborating entity \"dffpipe_id9\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|dffpipe_id9:rs_brp\"" {  } { { "db/dcfifo_gh02.tdf" "rs_brp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_gh02.tdf" "rs_dgwp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_jd9:dffpipe13 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_jd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_gh02.tdf" "ws_dgrp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_kd9:dffpipe16 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_kd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870001681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870001681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|nios2_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_gh02:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_gh02.tdf" "rdempty_eq_comp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_gh02.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "rdreq_sync_i" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 287 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870001740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|nios2_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870001741 ""}  } { { "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.v" 287 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870001741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_finish_fdtd nios2:nios2_sdram\|nios2_finish_fdtd:finish_fdtd " "Elaborating entity \"nios2_finish_fdtd\" for hierarchy \"nios2:nios2_sdram\|nios2_finish_fdtd:finish_fdtd\"" {  } { { "nios2/synthesis/nios2.v" "finish_fdtd" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_hps_0 nios2:nios2_sdram\|nios2_hps_0:hps_0 " "Elaborating entity \"nios2_hps_0\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\"" {  } { { "nios2/synthesis/nios2.v" "hps_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_hps_0_fpga_interfaces nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"nios2_hps_0_fpga_interfaces\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "nios2/synthesis/submodules/nios2_hps_0.v" "fpga_interfaces" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_hps_0_hps_io nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io " "Elaborating entity \"nios2_hps_0_hps_io\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\"" {  } { { "nios2/synthesis/submodules/nios2_hps_0.v" "hps_io" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_hps_0_hps_io_border nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border " "Elaborating entity \"nios2_hps_0_hps_io_border\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\"" {  } { { "nios2/synthesis/submodules/nios2_hps_0_hps_io.v" "border" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002140 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870002149 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "nios2/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629870002159 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002165 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "nios2/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870002180 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002184 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1629870002199 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002199 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629870002199 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629870002199 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870002214 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870002214 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002219 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629870002229 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629870002229 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629870002229 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629870002229 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002492 ""}  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870002492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870002544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870002544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "nios2/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002722 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002722 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002722 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002722 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002723 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002723 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_hps_0:hps_0|nios2_hps_0_hps_io:hps_io|nios2_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "nios2/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_iteration_number nios2:nios2_sdram\|nios2_iteration_number:iteration_number " "Elaborating entity \"nios2_iteration_number\" for hierarchy \"nios2:nios2_sdram\|nios2_iteration_number:iteration_number\"" {  } { { "nios2/synthesis/nios2.v" "iteration_number" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_onchip_ram1 nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1 " "Elaborating entity \"nios2_onchip_ram1\" for hierarchy \"nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\"" {  } { { "nios2/synthesis/nios2.v" "onchip_ram1" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_ram1.v" "the_altsyncram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_onchip_ram1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram\"" {  } { { "nios2/synthesis/submodules/nios2_onchip_ram1.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_onchip_ram1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002799 ""}  } { { "nios2/synthesis/submodules/nios2_onchip_ram1.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_onchip_ram1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870002799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pj52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pj52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pj52 " "Found entity 1: altsyncram_pj52" {  } { { "db/altsyncram_pj52.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_pj52.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870002848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870002848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pj52 nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram\|altsyncram_pj52:auto_generated " "Elaborating entity \"altsyncram_pj52\" for hierarchy \"nios2:nios2_sdram\|nios2_onchip_ram1:onchip_ram1\|altsyncram:the_altsyncram\|altsyncram_pj52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_onchip_ram2 nios2:nios2_sdram\|nios2_onchip_ram2:onchip_ram2 " "Elaborating entity \"nios2_onchip_ram2\" for hierarchy \"nios2:nios2_sdram\|nios2_onchip_ram2:onchip_ram2\"" {  } { { "nios2/synthesis/nios2.v" "onchip_ram2" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_pll_adc nios2:nios2_sdram\|nios2_pll_adc:pll_adc " "Elaborating entity \"nios2_pll_adc\" for hierarchy \"nios2:nios2_sdram\|nios2_pll_adc:pll_adc\"" {  } { { "nios2/synthesis/nios2.v" "pll_adc" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\"" {  } { { "nios2/synthesis/submodules/nios2_pll_adc.v" "altera_pll_i" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_pll_adc.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002897 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1629870002910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\"" {  } { { "nios2/synthesis/submodules/nios2_pll_adc.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_pll_adc.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 65.000000 MHz " "Parameter \"output_clock_frequency1\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870002910 ""}  } { { "nios2/synthesis/submodules/nios2_pll_adc.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_pll_adc.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870002910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_rf_on_off nios2:nios2_sdram\|nios2_rf_on_off:rf_on_off " "Elaborating entity \"nios2_rf_on_off\" for hierarchy \"nios2:nios2_sdram\|nios2_rf_on_off:rf_on_off\"" {  } { { "nios2/synthesis/nios2.v" "rf_on_off" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sdram nios2:nios2_sdram\|nios2_sdram:sdram " "Elaborating entity \"nios2_sdram\" for hierarchy \"nios2:nios2_sdram\|nios2_sdram:sdram\"" {  } { { "nios2/synthesis/nios2.v" "sdram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_sdram_input_efifo_module nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module " "Elaborating entity \"nios2_sdram_input_efifo_module\" for hierarchy \"nios2:nios2_sdram\|nios2_sdram:sdram\|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module\"" {  } { { "nios2/synthesis/submodules/nios2_sdram.v" "the_nios2_sdram_input_efifo_module" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\"" {  } { { "nios2/synthesis/nios2.v" "temperature_adc" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(62) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12)" {  } { { "nios2/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002968 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(146) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12)" {  } { { "nios2/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308_fifo.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002968 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "nios2/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "nios2/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002980 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "nios2/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002980 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "nios2/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002980 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "nios2/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002980 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "nios2/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870002980 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "nios2/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_ltc2308_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870002984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "nios2/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "nios2/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870003252 ""}  } { { "nios2/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870003252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_graycounter_pv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/a_graycounter_ldc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_91b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cmpr_b06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870003637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870003637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_s7q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0 nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_mm_interconnect_0\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_fpga_tempadc_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_fpga_tempadc_avalon_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "bridge_fpga_tempadc_avalon_master_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:temperature_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:temperature_adc_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "temperature_adc_slave_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_fpga_tempadc_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_fpga_tempadc_avalon_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "bridge_fpga_tempadc_avalon_master_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:temperature_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:temperature_adc_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "temperature_adc_slave_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:temperature_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:temperature_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:temperature_adc_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "temperature_adc_slave_agent_rsp_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router " "Elaborating entity \"nios2_mm_interconnect_0_router\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router:router\|nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001 nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_mm_interconnect_0_router_001\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "router_001" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_router_001_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_router_001:router_001\|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_demux nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_demux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_cmd_mux nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "cmd_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_rsp_mux nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "rsp_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:temperature_adc_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:temperature_adc_slave_cmd_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "temperature_adc_slave_cmd_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870003872 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:temperature_adc_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:temperature_adc_slave_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:temperature_adc_slave_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:temperature_adc_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:temperature_adc_slave_rsp_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "temperature_adc_slave_rsp_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_0:mm_interconnect_0\|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios2_mm_interconnect_1\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_1" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870003992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_hps_to_fpga_in_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_fpga_to_hps_out_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "sdram_s1_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_ram1_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_ram1_s2_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "onchip_ram1_s2_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent_rsp_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent_rdata_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_hps_to_fpga_in_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_hps_to_fpga_in_agent_rsp_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_hps_to_fpga_in_agent_rdata_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "sdram_s1_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "onchip_ram1_s2_agent_rsp_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_ram1_s2_agent_rdata_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "onchip_ram1_s2_agent_rdata_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router:router " "Elaborating entity \"nios2_mm_interconnect_1_router\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "router" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router:router\|nios2_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_1_router_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router:router\|nios2_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_002 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_1_router_002\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_002:router_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "router_002" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_002_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_002:router_002\|nios2_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_1_router_002_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_002:router_002\|nios2_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_003 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"nios2_mm_interconnect_1_router_003\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_003:router_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "router_003" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_003_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_003:router_003\|nios2_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_1_router_003_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_003:router_003\|nios2_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_004 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"nios2_mm_interconnect_1_router_004\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_004:router_004\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "router_004" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_004_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_004:router_004\|nios2_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_1_router_004_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_004:router_004\|nios2_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_006 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_006:router_006 " "Elaborating entity \"nios2_mm_interconnect_1_router_006\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_006:router_006\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "router_006" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_006_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_006:router_006\|nios2_mm_interconnect_1_router_006_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_1_router_006_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_006:router_006\|nios2_mm_interconnect_1_router_006_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_007 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"nios2_mm_interconnect_1_router_007\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_007:router_007\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "router_007" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_router_007_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_007:router_007\|nios2_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_1_router_007_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_router_007:router_007\|nios2_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_router_007.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_limiter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "nios2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870004580 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "nios2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629870004580 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_hps_to_fpga_in_burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870004844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_cmd_demux nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_1_cmd_demux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "cmd_demux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_cmd_demux_002 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios2_mm_interconnect_1_cmd_demux_002\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "cmd_demux_002" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_cmd_mux nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_1_cmd_mux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "cmd_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux.sv" "arb" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_cmd_mux_001 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_mm_interconnect_1_cmd_mux_001\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "cmd_mux_001" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_cmd_mux_003 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios2_mm_interconnect_1_cmd_mux_003\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "cmd_mux_003" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_003.sv" "arb" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_cmd_mux_003.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_cmd_mux_004 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nios2_mm_interconnect_1_cmd_mux_004\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_cmd_mux_004:cmd_mux_004\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "cmd_mux_004" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_rsp_demux nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_1_rsp_demux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "rsp_demux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_rsp_demux_001 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_mm_interconnect_1_rsp_demux_001\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "rsp_demux_001" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_rsp_demux_003 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_mm_interconnect_1_rsp_demux_003\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux_003:rsp_demux_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "rsp_demux_003" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_rsp_demux_004 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"nios2_mm_interconnect_1_rsp_demux_004\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_demux_004:rsp_demux_004\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "rsp_demux_004" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_rsp_mux nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_1_rsp_mux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "rsp_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_rsp_mux_002 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios2_mm_interconnect_1_rsp_mux_002\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "rsp_mux_002" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005271 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629870005283 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629870005283 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005301 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629870005316 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629870005316 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 3769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005331 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629870005341 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629870005341 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 4363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005409 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005409 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005409 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 4495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005442 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005443 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005443 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fifo_hps_to_fpga_in_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005493 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005493 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629870005493 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_avalon_st_adapter nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 5118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|nios2_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_avalon_st_adapter_003 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"nios2_mm_interconnect_1_avalon_st_adapter_003\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1.v" "avalon_st_adapter_003" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1.v" 5205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0 nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|nios2_mm_interconnect_1_avalon_st_adapter_003:avalon_st_adapter_003\|nios2_mm_interconnect_1_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003.v" "error_adapter_0" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_1_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2 nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"nios2_mm_interconnect_2\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_2" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:vga_subsystem_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:vga_subsystem_char_control_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "vga_subsystem_char_control_slave_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "fifo_hps_to_fpga_in_csr_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "sw_s1_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "pixel_dma_addr_translation_slave_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "vga_subsystem_char_control_slave_agent" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:vga_subsystem_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:vga_subsystem_char_control_slave_agent_rsp_fifo\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "vga_subsystem_char_control_slave_agent_rsp_fifo" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870005888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_router nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router:router " "Elaborating entity \"nios2_mm_interconnect_2_router\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router:router\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "router" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 6493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_router_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router:router\|nios2_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_2_router_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router:router\|nios2_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_router_002 nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"nios2_mm_interconnect_2_router_002\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router_002:router_002\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "router_002" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 6525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_router_002_default_decode nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router_002:router_002\|nios2_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_mm_interconnect_2_router_002_default_decode\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_router_002:router_002\|nios2_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 6879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "vga_subsystem_char_control_slave_burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 6979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:vga_subsystem_char_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870006413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_cmd_demux nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"nios2_mm_interconnect_2_cmd_demux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "cmd_demux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 8060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_cmd_mux nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"nios2_mm_interconnect_2_cmd_mux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "cmd_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 8214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_rsp_demux nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"nios2_mm_interconnect_2_rsp_demux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "rsp_demux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 8674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_2_rsp_mux nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"nios2_mm_interconnect_2_rsp_mux\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2.v" "rsp_mux" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2.v" 9242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_2_rsp_mux.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_2:mm_interconnect_2\|nios2_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_mm_interconnect_3 nios2:nios2_sdram\|nios2_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"nios2_mm_interconnect_3\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_3:mm_interconnect_3\"" {  } { { "nios2/synthesis/nios2.v" "mm_interconnect_3" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2:nios2_sdram\|nios2_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:pixel_dma_addr_translation_master_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_3.v" "pixel_dma_addr_translation_master_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2:nios2_sdram\|nios2_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2:nios2_sdram\|nios2_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_slave_translator\"" {  } { { "nios2/synthesis/submodules/nios2_mm_interconnect_3.v" "vga_subsystem_pixel_dma_slave_translator" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_irq_mapper nios2:nios2_sdram\|nios2_irq_mapper:irq_mapper " "Elaborating entity \"nios2_irq_mapper\" for hierarchy \"nios2:nios2_sdram\|nios2_irq_mapper:irq_mapper\"" {  } { { "nios2/synthesis/nios2.v" "irq_mapper" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:nios2_sdram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:nios2_sdram\|altera_reset_controller:rst_controller\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:nios2_sdram\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:nios2_sdram\|altera_reset_controller:rst_controller_001\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller_001" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2:nios2_sdram\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2:nios2_sdram\|altera_reset_controller:rst_controller_002\"" {  } { { "nios2/synthesis/nios2.v" "rst_controller_002" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870007868 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 360 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1629870013738 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014010 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014010 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014018 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014018 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014026 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014026 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014026 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014037 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014037 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014037 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014054 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014054 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014054 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014062 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014062 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014081 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014081 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014081 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014089 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014089 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014089 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_forward\[14\] " "Net \"voltage_forward\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_forward\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 365 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014098 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "voltage_reversed\[14\] " "Net \"voltage_reversed\[14\]\" is missing source, defaulting to GND" {  } { { "de1_soc_golden_top.v" "voltage_reversed\[14\]" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 366 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629870014098 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629870014098 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 70 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 100 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 130 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 400 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 430 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 700 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3b81.tdf" 730 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_dual_clock_FIFO.v" 155 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 182 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_dual_clock_FIFO:video_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_6dd2.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_video_character_buffer_with_dma_0.v" 360 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 165 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1629870017277 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL_video_pll.v" 91 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem_VGA_PLL.v" 25 0 0 } } { "nios2/synthesis/submodules/nios2_VGA_subsystem.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_VGA_subsystem.v" 88 0 0 } } { "nios2/synthesis/nios2.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/nios2.v" 530 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 1009 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870017277 "|DE1_SOC_golden_top|nios2:nios2_sdram|nios2_VGA_subsystem:vga_subsystem|nios2_VGA_subsystem_VGA_PLL:vga_pll|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1629870017277 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1629870017277 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "jh_ADDA:md_DAC\|rom_memory " "RAM logic \"jh_ADDA:md_DAC\|rom_memory\" is uninferred due to inappropriate RAM size" {  } { { "jh_modules/jh_ADDA.v" "rom_memory" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/jh_modules/jh_ADDA.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1629870026629 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1629870026629 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/base_sdram.ram0_jh_ADDA_51295eea.hdl.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/base_sdram.ram0_jh_ADDA_51295eea.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1629870026662 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem 23 " "Ignored 23 assignments for entity \"VGA_subsystem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1629870047524 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem_VGA_PLL_video_pll 317 " "Ignored 317 assignments for entity \"VGA_subsystem_VGA_PLL_video_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1629870047524 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll 16 " "Ignored 16 assignments for entity \"adc_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1629870047543 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1629870047543 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1629870047543 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1629870047543 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll_0002 317 " "Ignored 317 assignments for entity \"adc_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1629870047543 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem 23 " "Ignored 23 assignments for entity \"VGA_subsystem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1629870047947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem_VGA_PLL_video_pll 317 " "Ignored 317 assignments for entity \"VGA_subsystem_VGA_PLL_video_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1629870047947 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll 16 " "Ignored 16 assignments for entity \"adc_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1629870047964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1629870047964 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1629870047964 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1629870047964 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll_0002 317 " "Ignored 317 assignments for entity \"adc_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1629870047964 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem 23 " "Ignored 23 assignments for entity \"VGA_subsystem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1629870048077 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem_VGA_PLL_video_pll 317 " "Ignored 317 assignments for entity \"VGA_subsystem_VGA_PLL_video_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1629870048077 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll 16 " "Ignored 16 assignments for entity \"adc_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1629870048093 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1629870048093 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1629870048093 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1629870048093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll_0002 317 " "Ignored 317 assignments for entity \"adc_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1629870048093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem 23 " "Ignored 23 assignments for entity \"VGA_subsystem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1629870048787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem_VGA_PLL_video_pll 317 " "Ignored 317 assignments for entity \"VGA_subsystem_VGA_PLL_video_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1629870048787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll 16 " "Ignored 16 assignments for entity \"adc_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1629870048801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1629870048801 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1629870048801 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1629870048801 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll_0002 317 " "Ignored 317 assignments for entity \"adc_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1629870048801 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD_boundary:gen_inst\[12\].pe_last\|M10K_27:mem_boundary_condition\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD_boundary:gen_inst\[12\].pe_last\|M10K_27:mem_boundary_condition\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[11\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[11\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[10\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[10\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[9\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[9\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[8\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[8\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[7\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[7\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[6\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[6\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[5\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[5\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[4\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[4\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[3\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[3\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[2\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[2\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD:gen_inst\[1\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[1\].pe\|M10K_27:mem_voltage_value\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\|M10K_27:mem_boundary_condition\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jh_PE4FDTD_boundary:gen_inst\[0\].pe_first\|M10K_27:mem_boundary_condition\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|dalayed_out6_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|dalayed_out6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 11 " "Parameter WIDTH set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|dalayed_out6_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|dalayed_out6_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 286 " "Parameter WIDTH set to 286" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870049989 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629870049989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jh_PE4FDTD_boundary:gen_inst\[12\].pe_last\|M10K_27:mem_boundary_condition\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"jh_PE4FDTD_boundary:gen_inst\[12\].pe_last\|M10K_27:mem_boundary_condition\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870050051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jh_PE4FDTD_boundary:gen_inst\[12\].pe_last\|M10K_27:mem_boundary_condition\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"jh_PE4FDTD_boundary:gen_inst\[12\].pe_last\|M10K_27:mem_boundary_condition\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870050051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3kk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3kk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3kk1 " "Found entity 1: altsyncram_3kk1" {  } { { "db/altsyncram_3kk1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_3kk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_0 " "Elaborated megafunction instantiation \"jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870050372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_0 " "Instantiated megafunction \"jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870050372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_puu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_puu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_puu " "Found entity 1: shift_taps_puu" {  } { { "db/shift_taps_puu.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/shift_taps_puu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br91 " "Found entity 1: altsyncram_br91" {  } { { "db/altsyncram_br91.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_br91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870050562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2:nios2_sdram\|nios2_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050562 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870050562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_1 " "Elaborated megafunction instantiation \"jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870050716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_1 " "Instantiated megafunction \"jh_PE4FDTD:gen_inst\[11\].pe\|jh_efield:ce\|altshift_taps:dalayed_out6_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 286 " "Parameter \"WIDTH\" = \"286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629870050716 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629870050716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m0v " "Found entity 1: shift_taps_m0v" {  } { { "db/shift_taps_m0v.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/shift_taps_m0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v91 " "Found entity 1: altsyncram_5v91" {  } { { "db/altsyncram_5v91.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/altsyncram_5v91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629870050993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870050993 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "59 " "59 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629870052157 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 238 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 240 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 241 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1629870076418 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1629870076418 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 166 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 184 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 192 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 192 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 192 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 192 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 196 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 197 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 199 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 200 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 201 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 205 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 210 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870078376 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1629870078376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_CLK_B GND " "Pin \"DAC_CLK_B\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_CLK_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[0\] GND " "Pin \"DAC_DB\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[1\] GND " "Pin \"DAC_DB\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[2\] GND " "Pin \"DAC_DB\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[3\] GND " "Pin \"DAC_DB\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[4\] GND " "Pin \"DAC_DB\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[5\] GND " "Pin \"DAC_DB\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[6\] GND " "Pin \"DAC_DB\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[7\] GND " "Pin \"DAC_DB\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[8\] GND " "Pin \"DAC_DB\[8\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[9\] GND " "Pin \"DAC_DB\[9\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[10\] GND " "Pin \"DAC_DB\[10\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[11\] GND " "Pin \"DAC_DB\[11\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[12\] GND " "Pin \"DAC_DB\[12\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[13\] GND " "Pin \"DAC_DB\[13\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_WRT_B GND " "Pin \"DAC_WRT_B\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|DAC_WRT_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_ON VCC " "Pin \"POWER_ON\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|POWER_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629870078381 "|DE1_SOC_golden_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629870078381 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2749 " "2749 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629870130458 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem 23 " "Ignored 23 assignments for entity \"VGA_subsystem\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1629870132818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "VGA_subsystem_VGA_PLL_video_pll 317 " "Ignored 317 assignments for entity \"VGA_subsystem_VGA_PLL_video_pll\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1629870132818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll 16 " "Ignored 16 assignments for entity \"adc_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1629870132818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1629870132818 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity adc_pll -sip ip/ADC_PLL/adc_pll.sip -library lib_adc_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1629870132818 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1629870132818 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adc_pll_0002 317 " "Ignored 317 assignments for entity \"adc_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1629870132819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.map.smsg " "Generated suppressed messages file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870135021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 6 0 0 " "Adding 23 node(s), including 0 DDIO, 6 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629870313034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629870313034 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870314812 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1629870314812 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870314832 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1629870314832 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870314860 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1629870314860 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870314878 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1629870314878 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870314880 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1629870314880 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_A " "No output dependent on input pin \"ADC_OTR_A\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_OTR_B " "No output dependent on input pin \"ADC_OTR_B\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|ADC_OTR_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_SMA_ADC4 " "No output dependent on input pin \"OSC_SMA_ADC4\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_DAC4 " "No output dependent on input pin \"SMA_DAC4\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|SMA_DAC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629870317654 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629870317654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53438 " "Implemented 53438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Implemented 76 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_OPINS" "196 " "Implemented 196 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "94 " "Implemented 94 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51523 " "Implemented 51523 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_RAMS" "841 " "Implemented 841 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_PLLS" "6 " "Implemented 6 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1629870317825 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "51 " "Implemented 51 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1629870317825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629870317825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 318 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 318 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5568 " "Peak virtual memory: 5568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629870318244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 14:45:18 2021 " "Processing ended: Wed Aug 25 14:45:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629870318244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:46 " "Elapsed time: 00:05:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629870318244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:52 " "Total CPU time (on all processors): 00:07:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629870318244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629870318244 ""}
