# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation lab6_decode_pipeline_struc_impl_6 in project C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s200ft256".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/decode_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab6_decode_pipeline_struc.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab5_rv32i_decoder(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.decode_proc(behav): Pre-processing...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab5_rv32i_decoder(behav): Compiling...
# Info: [44508]: Module CAD_lib.decode_proc(behav): Compiling...
# Info: [44523]: Root Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Compiling...
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 175: Inferred rom instance 'rtlcI2' of type 'rom_2_7_128_5'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 428.
# Info: [44835]: Total CPU time for compilation: 1.3 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6.
# Info: [4557]: 2 Instances are flattened in hierarchical block .cad_lib.lab6_decode_pipeline.struc.
# Info: [20013]: Precision will use 4 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab6_decode_pipeline.struc
# Info: [15002]: Optimizing design view:.cad_lib.decode_proc.behav
# Info: [15002]: Optimizing design view:.cad_lib.lab5_rv32i_decoder.behav_unfolded0
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [8053]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6/lab6_decode_pipeline.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/lab6_decode_pipeline_struc_impl_6/lab6_decode_pipeline.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S200ft256
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               251     173     145.09%
# Info: Global Buffers                    1       8        12.50%
# Info: LUTs                              409     3840     10.65%
# Info: CLB Slices                        205     1920     10.68%
# Info: Dffs or Latches                   64      4359      1.47%
# Info: Block RAMs                        0       12        0.00%
# Info: Block Multipliers                 0       12        0.00%
# Info: Block Multiplier Dffs             0       432       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S400fg456
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 3.5 s secs.
# Info: [11020]: Overall running time for synthesis: 3.5 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab6_decode_pipeline_struc/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab6_decode_pipeline_struc_impl_6.
