#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  3 00:12:09 2023
# Process ID: 20632
# Current directory: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/system_wrapper.vds
# Journal file: D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Alinx/Alinx7010/Self_learning/ov5640_mnist/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2017.4/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axi_dynclk_0_0

Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'rgb2dvi_hdmi' is locked:
* IP definition 'rgb2dvi (1.3)' for IP 'rgb2dvi_hdmi' (customized with software release 2017.4) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.535 ; gain = 108.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Vivado2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [D:/Vivado2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'red_block' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/red_block.v:23]
INFO: [Synth 8-256] done synthesizing module 'red_block' (2#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/red_block.v:23]
INFO: [Synth 8-638] synthesizing module 'alinx_ov5640' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:2]
	Parameter BUFFER_DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:49]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:50]
INFO: [Synth 8-638] synthesizing module 'cmos_8_16bit' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/cmos_8_16bit.v:1]
WARNING: [Synth 8-6014] Unused sequential element de_i_d0_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/cmos_8_16bit.v:17]
WARNING: [Synth 8-6014] Unused sequential element pdata_i_d1_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/cmos_8_16bit.v:19]
INFO: [Synth 8-256] done synthesizing module 'cmos_8_16bit' (3#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/cmos_8_16bit.v:1]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 26 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 26 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 26 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 26 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 53248 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 53248 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 26 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 26 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 26 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (4#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (5#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (6#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (7#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-226] default block is never used [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (8#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (9#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (10#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (10#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (11#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (12#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (13#1) [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'alinx_ov5640' (14#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:2]
INFO: [Synth 8-638] synthesizing module 'mnist_256to1pix' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:32]
INFO: [Synth 8-638] synthesizing module 'mnist_image_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/mnist_image_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mnist_image_blkmem' (15#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/mnist_image_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (10) of module 'mnist_image_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:103]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (10) of module 'mnist_image_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:105]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_reg' and it is trimmed from '6' to '5' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:41]
INFO: [Synth 8-256] done synthesizing module 'mnist_256to1pix' (16#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:23]
INFO: [Synth 8-638] synthesizing module 'mnist_process' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:23]
	Parameter CHANNEL_CONV1 bound to: 5 - type: integer 
	Parameter CHANNEL_CONV2 bound to: 10 - type: integer 
	Parameter SIZE_CONV1 bound to: 28 - type: integer 
	Parameter SIZE_POOL1 bound to: 24 - type: integer 
	Parameter SIZE_CONV2 bound to: 12 - type: integer 
	Parameter SIZE_POOL2 bound to: 8 - type: integer 
	Parameter SIZE_2FCNN bound to: 4 - type: integer 
	Parameter SIZE_FCNN bound to: 160 - type: integer 
	Parameter SIZE_OUT bound to: 10 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOAD_W1 bound to: 1 - type: integer 
	Parameter LOAD_B1 bound to: 2 - type: integer 
	Parameter LOAD_W2 bound to: 3 - type: integer 
	Parameter LOAD_B2 bound to: 4 - type: integer 
	Parameter LOAD_BN bound to: 5 - type: integer 
	Parameter LOAD_FCNNW bound to: 6 - type: integer 
	Parameter LOAD_FCNNB bound to: 7 - type: integer 
	Parameter SAVE_FCNN bound to: 8 - type: integer 
	Parameter LOAD_FCNN bound to: 9 - type: integer 
	Parameter LOAD_FINI bound to: 10 - type: integer 
	Parameter RUN_FCNN bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fcnnW_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fcnnW_buffer' (17#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fcnnW_buffer_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (8) of module 'fcnnW_buffer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:310]
INFO: [Synth 8-638] synthesizing module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/classify_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'classify_ram' (18#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/classify_ram_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'classify_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:400]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:161]
INFO: [Synth 8-638] synthesizing module 'W1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/W1_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'W1_blkmem' (19#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/W1_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (7) of module 'W1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:302]
INFO: [Synth 8-638] synthesizing module 'b1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/b1_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b1_blkmem' (20#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/b1_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'addra' does not match port width (3) of module 'b1_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:303]
INFO: [Synth 8-638] synthesizing module 'W2_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/W2_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'W2_blkmem' (21#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/W2_blkmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'b2_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/b2_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'b2_blkmem' (22#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/b2_blkmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BN_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/BN_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'BN_blkmem' (23#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/BN_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'addra' does not match port width (1) of module 'BN_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:306]
INFO: [Synth 8-638] synthesizing module 'fcnnW_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fcnnW_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fcnnW_blkmem' (24#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fcnnW_blkmem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'fcnnW_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:307]
INFO: [Synth 8-638] synthesizing module 'fcnnb_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fcnnb_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fcnnb_blkmem' (25#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fcnnb_blkmem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'convlayer' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:23]
	Parameter IMAGEL bound to: 28 - type: integer 
	Parameter IMAGEW bound to: 28 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter H bound to: 5 - type: integer 
	Parameter CHANNEL_IN bound to: 1 - type: integer 
	Parameter CONVCORE bound to: 5 - type: integer 
	Parameter CORENUM bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:41]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:42]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:45]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:46]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:47]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:49]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:51]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:52]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:53]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:54]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:55]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:56]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:57]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:58]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:99]
INFO: [Synth 8-638] synthesizing module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/conv_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'conv_ram' (26#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/conv_ram_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
INFO: [Synth 8-638] synthesizing module 'single_convcore' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:23]
	Parameter W bound to: 5 - type: integer 
	Parameter H bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:38]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:39]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:40]
INFO: [Synth 8-256] done synthesizing module 'single_convcore' (27#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:23]
INFO: [Synth 8-256] done synthesizing module 'convlayer' (28#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter CHANNEL bound to: 5 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter LENGTH_PIC bound to: 24 - type: integer 
	Parameter WIDTH_PIC bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/pooling_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pooling_ram' (29#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/pooling_ram_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (5) of module 'pooling_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:91]
INFO: [Synth 8-638] synthesizing module 'pooling_ctrl' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:25]
	Parameter LENGTH_PIC bound to: 24 - type: integer 
	Parameter WIDTH_PIC bound to: 24 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter RAM_LAT bound to: 2 - type: integer 
	Parameter LENGTH_RAM bound to: 23 - type: integer 
	Parameter LOAD_ALL bound to: 48 - type: integer 
	Parameter VALID_LENGTH bound to: 12 - type: integer 
	Parameter VALID_LAG bound to: 11 - type: integer 
	Parameter LASTLINE bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling_ctrl' (30#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:25]
INFO: [Synth 8-638] synthesizing module 'max_pooling_core' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_core.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter CHANNEL bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max2to1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max2to1.v:23]
INFO: [Synth 8-226] default block is never used [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max2to1.v:37]
INFO: [Synth 8-256] done synthesizing module 'max2to1' (31#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max2to1.v:23]
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized0' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized1' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized2' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized2' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized3' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized3' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized4' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized4' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized5' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized5' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling_1serial__parameterized6' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter NUM bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_1serial__parameterized6' (32#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v:23]
INFO: [Synth 8-256] done synthesizing module 'max_pooling_core' (33#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_core.v:23]
INFO: [Synth 8-256] done synthesizing module 'max_pooling' (34#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:23]
INFO: [Synth 8-638] synthesizing module 'convlayer__parameterized0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:23]
	Parameter IMAGEL bound to: 12 - type: integer 
	Parameter IMAGEW bound to: 12 - type: integer 
	Parameter W bound to: 5 - type: integer 
	Parameter H bound to: 5 - type: integer 
	Parameter CHANNEL_IN bound to: 5 - type: integer 
	Parameter CONVCORE bound to: 10 - type: integer 
	Parameter CORENUM bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
WARNING: [Synth 8-689] width (6) of port connection 'addra' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:129]
WARNING: [Synth 8-689] width (6) of port connection 'addrb' does not match port width (5) of module 'conv_ram' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:130]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'convlayer__parameterized0' (34#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:23]
INFO: [Synth 8-638] synthesizing module 'max_pooling__parameterized0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter CHANNEL bound to: 10 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter LENGTH_PIC bound to: 8 - type: integer 
	Parameter WIDTH_PIC bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling_ctrl__parameterized0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:25]
	Parameter LENGTH_PIC bound to: 8 - type: integer 
	Parameter WIDTH_PIC bound to: 8 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter RAM_LAT bound to: 2 - type: integer 
	Parameter LENGTH_RAM bound to: 7 - type: integer 
	Parameter LOAD_ALL bound to: 16 - type: integer 
	Parameter VALID_LENGTH bound to: 4 - type: integer 
	Parameter VALID_LAG bound to: 11 - type: integer 
	Parameter LASTLINE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling_ctrl__parameterized0' (34#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:25]
INFO: [Synth 8-638] synthesizing module 'max_pooling_core__parameterized0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_core.v:23]
	Parameter LENGTH_SIZE bound to: 8 - type: integer 
	Parameter CHANNEL bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'max_pooling_core__parameterized0' (34#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_core.v:23]
INFO: [Synth 8-256] done synthesizing module 'max_pooling__parameterized0' (34#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v:23]
INFO: [Synth 8-638] synthesizing module 'batch_normalization' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:23]
	Parameter SIZE_FCNN bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:41]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:63]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:64]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:66]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:67]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:69]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:70]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:71]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:72]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:73]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:74]
INFO: [Synth 8-638] synthesizing module 'fix_float' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fix_float_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fix_float' (35#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/fix_float_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'float_div' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/float_div_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'float_div' (36#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/float_div_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'float_fix' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/float_fix_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'float_fix' (37#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/float_fix_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'batch_normalization' (38#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:23]
INFO: [Synth 8-638] synthesizing module 'sigmoid' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/sigmoid.v:23]
INFO: [Synth 8-638] synthesizing module 'sigmoid_blkmem' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/sigmoid_blkmem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'sigmoid_blkmem' (39#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/sigmoid_blkmem_stub.v:6]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_reg' and it is trimmed from '48' to '32' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/sigmoid.v:40]
INFO: [Synth 8-256] done synthesizing module 'sigmoid' (40#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/sigmoid.v:23]
INFO: [Synth 8-638] synthesizing module 'out_select' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/out_select.v:23]
	Parameter SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'out_select_cell' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/out_select_cell.v:23]
INFO: [Synth 8-226] default block is never used [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/out_select_cell.v:37]
INFO: [Synth 8-256] done synthesizing module 'out_select_cell' (41#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/out_select_cell.v:23]
INFO: [Synth 8-256] done synthesizing module 'out_select' (42#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/out_select.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigmoid_data_r_reg' and it is trimmed from '48' to '16' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:160]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_fcnn_addr_reg' and it is trimmed from '8' to '4' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:156]
INFO: [Synth 8-256] done synthesizing module 'mnist_process' (43#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:23]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1612]
INFO: [Synth 8-638] synthesizing module 'system_axi_dynclk_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dynclk_0_0' (44#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_intercon_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2547]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1TEAG88' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (45#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1TEAG88' (46#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1P403ZT' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1077]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1P403ZT' (47#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1077]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_VQ497S' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1486]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_VQ497S' (48#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1486]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (49#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 78 connections, but only 76 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:3072]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_intercon_0' (50#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2547]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_0_0' (51#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'system_axi_vdma_0_0' requires 41 connections, but only 39 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2095]
INFO: [Synth 8-638] synthesizing module 'system_axi_vdma_1_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_vdma_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_vdma_1_0' (52#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_vdma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_1' of module 'system_axi_vdma_1_0' requires 44 connections, but only 42 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2135]
INFO: [Synth 8-638] synthesizing module 'system_axis_subset_converter_0_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axis_subset_converter_0_1' (53#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axis_subset_converter_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (54#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (55#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 118 connections, but only 112 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2214]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:3151]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WKXF3L' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:417]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WKXF3L' (56#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:417]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ORP4PS' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:542]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ORP4PS' (57#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:542]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VD9O7M' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:674]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VD9O7M' (58#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:674]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PPDLC3' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:820]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PPDLC3' (59#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:820]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18RU2BA' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:945]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18RU2BA' (60#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:945]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1181]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (61#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (62#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1181]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (63#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_0' (64#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:3151]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_100M_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_100M_0' (65#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2465]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_150M_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_150M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_150M_0' (66#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_rst_processing_system7_0_150M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_150M' of module 'system_rst_processing_system7_0_150M_0' requires 10 connections, but only 7 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2473]
INFO: [Synth 8-638] synthesizing module 'system_v_axi4s_vid_out_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_axi4s_vid_out_0_0' (67#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'system_v_axi4s_vid_out_0_0' requires 30 connections, but only 25 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2481]
INFO: [Synth 8-638] synthesizing module 'system_v_tc_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_v_tc_0_0' (68#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'system_v_tc_0_0' requires 32 connections, but only 31 given [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:2507]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (69#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0_0' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0_0' (70#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (71#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/synth/system.v:1612]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_hdmi' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/rgb2dvi_hdmi_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_hdmi' (72#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/realtime/rgb2dvi_hdmi_stub.v:6]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (73#1) [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_IK3G2O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_IK3G2O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_18RU2BA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_PPDLC3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1VD9O7M has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1ORP4PS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_WKXF3L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_VQ497S has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1P403ZT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1TEAG88 has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1199]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1198]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1197]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1196]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1195]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1194]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1193]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1192]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1159]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1158]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1157]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1156]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1155]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1154]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1153]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1152]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1151]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1150]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1149]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1148]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1147]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1146]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1145]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1144]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1111]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1110]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1109]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1108]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1107]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1106]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1105]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1104]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1103]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1102]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1101]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1100]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1099]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1098]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1097]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1096]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1063]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1062]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1061]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1060]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1059]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1058]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1057]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1056]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1055]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1054]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1053]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1052]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1051]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1050]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1049]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1048]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1015]
WARNING: [Synth 8-3331] design single_convcore has unconnected port weights[1014]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 639.449 ; gain = 298.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 639.449 ; gain = 298.066
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp33/system_axi_dynclk_0_0_in_context.xdc] for cell 'system_i/axi_dynclk_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp33/system_axi_dynclk_0_0_in_context.xdc] for cell 'system_i/axi_dynclk_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp34/system_axi_vdma_0_0_in_context.xdc] for cell 'system_i/axi_vdma_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp34/system_axi_vdma_0_0_in_context.xdc] for cell 'system_i/axi_vdma_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp35/system_axi_vdma_1_0_in_context.xdc] for cell 'system_i/axi_vdma_1'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp35/system_axi_vdma_1_0_in_context.xdc] for cell 'system_i/axi_vdma_1'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc] for cell 'system_i/processing_system7_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp37/system_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp37/system_rst_processing_system7_0_100M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp38/system_rst_processing_system7_0_150M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_150M'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp38/system_rst_processing_system7_0_150M_0_in_context.xdc] for cell 'system_i/rst_processing_system7_0_150M'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp39/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp39/system_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'system_i/v_axi4s_vid_out_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp40/system_v_tc_0_0_in_context.xdc] for cell 'system_i/v_tc_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp40/system_v_tc_0_0_in_context.xdc] for cell 'system_i/v_tc_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp41/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/xlconcat_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp41/system_xlconcat_0_0_in_context.xdc] for cell 'system_i/xlconcat_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp42/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/cmos_rst'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp42/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/cmos_rst'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp43/system_xbar_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp43/system_xbar_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/xbar'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp44/system_xbar_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp44/system_xbar_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/xbar'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp45/system_axis_subset_converter_0_1_in_context.xdc] for cell 'system_i/axis_subset_converter_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp45/system_axis_subset_converter_0_1_in_context.xdc] for cell 'system_i/axis_subset_converter_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp46/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp46/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp47/system_auto_pc_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp47/system_auto_pc_1_in_context.xdc] for cell 'system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp48/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp48/system_auto_pc_0_in_context.xdc] for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp49/float_div_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_div'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp49/float_div_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_div'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp50/fcnnb_blkmem_in_context.xdc] for cell 'mnist_process/fcnnb_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp50/fcnnb_blkmem_in_context.xdc] for cell 'mnist_process/fcnnb_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc] for cell 'rgb2dvi_hdmi'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc] for cell 'rgb2dvi_hdmi'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp52/mnist_image_blkmem_in_context.xdc] for cell 'mnist_256to1pix/mnist_image_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp52/mnist_image_blkmem_in_context.xdc] for cell 'mnist_256to1pix/mnist_image_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp53/W1_blkmem_in_context.xdc] for cell 'mnist_process/W1_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp53/W1_blkmem_in_context.xdc] for cell 'mnist_process/W1_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp54/W2_blkmem_in_context.xdc] for cell 'mnist_process/W2_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp54/W2_blkmem_in_context.xdc] for cell 'mnist_process/W2_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp55/fcnnW_blkmem_in_context.xdc] for cell 'mnist_process/fcnnW_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp55/fcnnW_blkmem_in_context.xdc] for cell 'mnist_process/fcnnW_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp56/b1_blkmem_in_context.xdc] for cell 'mnist_process/b1_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp56/b1_blkmem_in_context.xdc] for cell 'mnist_process/b1_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp57/b2_blkmem_in_context.xdc] for cell 'mnist_process/b2_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp57/b2_blkmem_in_context.xdc] for cell 'mnist_process/b2_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp58/BN_blkmem_in_context.xdc] for cell 'mnist_process/BN_blkmem'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp58/BN_blkmem_in_context.xdc] for cell 'mnist_process/BN_blkmem'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp59/sigmoid_blkmem_in_context.xdc] for cell 'mnist_process/sigmoid_inst/sigmoid_rom'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp59/sigmoid_blkmem_in_context.xdc] for cell 'mnist_process/sigmoid_inst/sigmoid_rom'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv1layer/ci1[0].h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[0].h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[1].h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[2].h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[3].h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[0].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[0].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[1].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[1].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[2].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[2].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[3].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[3].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[4].conv_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp60/conv_ram_in_context.xdc] for cell 'mnist_process/conv2layer/ci1[4].h1[4].conv_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[0].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[1].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[2].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[3].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling1/channel_ram[4].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[0].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[1].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[2].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[3].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[4].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[5].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[6].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[7].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[8].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[0].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[0].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[0].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[0].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[1].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[1].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[1].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[1].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[2].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[2].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[2].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[2].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[3].col_ram[0].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[3].col_ram[0].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[3].col_ram[1].pooling_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp61/pooling_ram_in_context.xdc] for cell 'mnist_process/max_pooling2/channel_ram[9].row_ram[3].col_ram[1].pooling_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[0].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[0].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[1].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[1].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[2].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[2].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[3].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[3].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[4].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[4].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[5].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[5].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[6].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[6].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[7].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[7].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[8].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[8].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[9].classify_ramx'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp62/classify_ram_in_context.xdc] for cell 'mnist_process/genblk2[9].classify_ramx'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp63/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_bndata'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp63/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_bndata'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp63/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_o2'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp63/fix_float_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/fix_float_o2'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp64/float_fix_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_fix'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp64/float_fix_in_context.xdc] for cell 'mnist_process/batch_normalization_inst/float_fix'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[0].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[0].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[1].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[1].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[2].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[2].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[3].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[3].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[4].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[4].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[5].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[5].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[6].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[6].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[7].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[7].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[8].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[8].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[9].fcnnW_buffer'
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp65/fcnnW_buffer_in_context.xdc] for cell 'mnist_process/genblk1[9].fcnnW_buffer'
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/hdmi_out.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/hdmi_out.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/hdmi_out.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/an5642.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/an5642.xdc:39]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/an5642.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/an5642.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/constrs_1/new/an5642.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 1758.059 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_vdma_1' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '7.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1760.461 ; gain = 1419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:07 . Memory (MB): peak = 1760.461 ; gain = 1419.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp36/system_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_n. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_clk_p. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_n[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[0]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[1]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_data_p[2]. (constraint file  D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/.Xil/Vivado-20632-DESKTOP-C3MDEKS/dcp51/rgb2dvi_hdmi_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for alinx_ov5640/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_256to1pix/mnist_image_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/BN_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/W1_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/W2_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/b1_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/b2_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/fix_float_bndata. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/fix_float_o2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/float_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/batch_normalization_inst/float_fix. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv1layer/\ci1[0].h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv1layer/\ci1[0].h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv1layer/\ci1[0].h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv1layer/\ci1[0].h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv1layer/\ci1[0].h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[0].h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[0].h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[0].h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[0].h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[0].h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[1].h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[1].h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[1].h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[1].h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[1].h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[2].h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[2].h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[2].h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[2].h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[2].h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[3].h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[3].h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[3].h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[3].h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[3].h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[4].h1[0].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[4].h1[1].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[4].h1[2].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[4].h1[3].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/conv2layer/\ci1[4].h1[4].conv_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/fcnnW_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/fcnnb_blkmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[0].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[1].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[2].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[3].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[4].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[5].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[6].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[7].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[8].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk1[9].fcnnW_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[0].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[1].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[2].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[3].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[4].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[5].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[6].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[7].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[8].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/\genblk2[9].classify_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[0].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[1].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[2].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[3].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling1/\channel_ram[4].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[0].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[1].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[2].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[3].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[4].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[5].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[6].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[7].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[8].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[0].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[0].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[1].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[1].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[2].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[2].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[3].col_ram[0].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/max_pooling2/\channel_ram[9].row_ram[3].col_ram[1].pooling_ramx . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mnist_process/sigmoid_inst/sigmoid_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi_hdmi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_vdma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/cmos_rst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_processing_system7_0_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 1760.461 ; gain = 1419.078
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/red_block.v:56]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/red_block.v:55]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/cmos_8_16bit.v:25]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:818]
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:115]
WARNING: [Synth 8-6014] Unused sequential element reset_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:60]
WARNING: [Synth 8-6014] Unused sequential element fifo_ready_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/src/alinx_ov5640.v:75]
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnist_o_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:79]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:79]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:79]
WARNING: [Synth 8-6014] Unused sequential element line[0].sum_reg[0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[1].sum_reg[1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[2].sum_reg[2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[3].sum_reg[3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[4].sum_reg[4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[5].sum_reg[5] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[6].sum_reg[6] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[7].sum_reg[7] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[8].sum_reg[8] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[9].sum_reg[9] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[10].sum_reg[10] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[11].sum_reg[11] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[12].sum_reg[12] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[13].sum_reg[13] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[14].sum_reg[14] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[15].sum_reg[15] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[16].sum_reg[16] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[17].sum_reg[17] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[18].sum_reg[18] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[19].sum_reg[19] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[20].sum_reg[20] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[21].sum_reg[21] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[22].sum_reg[22] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[23].sum_reg[23] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[24].sum_reg[24] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[25].sum_reg[25] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[26].sum_reg[26] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element line[27].sum_reg[27] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:62]
WARNING: [Synth 8-6014] Unused sequential element conv_out_data_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:71]
WARNING: [Synth 8-6014] Unused sequential element h[0].data2_row_reg[0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[1].data2_row_reg[1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[2].data2_row_reg[2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[3].data2_row_reg[3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[4].data2_row_reg[4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[1].data2_row_reg[1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[2].data2_row_reg[2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[3].data2_row_reg[3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[4].data2_row_reg[4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element h[0].data2_row_reg[0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:121]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:121]
INFO: [Synth 8-5546] ROM "align_row_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_line_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:62]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[0].ADDR_COL[0].addr_s_reg[0][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[0].ADDR_COL[1].addr_s_reg[0][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[1].ADDR_COL[0].addr_s_reg[1][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[1].ADDR_COL[1].addr_s_reg[1][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[2].ADDR_COL[0].addr_s_reg[2][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[2].ADDR_COL[1].addr_s_reg[2][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "align_row_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_line_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:62]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[0].ADDR_COL[0].addr_s_reg[0][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[0].ADDR_COL[1].addr_s_reg[0][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[1].ADDR_COL[0].addr_s_reg[1][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[1].ADDR_COL[1].addr_s_reg[1][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[2].ADDR_COL[0].addr_s_reg[2][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[2].ADDR_COL[1].addr_s_reg[2][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
WARNING: [Synth 8-6014] Unused sequential element ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:126]
INFO: [Synth 8-5544] ROM "u_add" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:146]
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element weight1_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:138]
WARNING: [Synth 8-6014] Unused sequential element weight2_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:139]
WARNING: [Synth 8-6014] Unused sequential element bias1_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:140]
WARNING: [Synth 8-6014] Unused sequential element bias2_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:141]
WARNING: [Synth 8-6014] Unused sequential element bn_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:142]
WARNING: [Synth 8-6014] Unused sequential element fcnnb_load_addr_r_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:145]
WARNING: [Synth 8-6014] Unused sequential element fcnn_addr_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:172]
WARNING: [Synth 8-6014] Unused sequential element fcnnW_buffer_addr_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:144]
WARNING: [Synth 8-6014] Unused sequential element genblk3[0].fcnn_mul_reg[0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[1].fcnn_mul_reg[1] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[2].fcnn_mul_reg[2] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[3].fcnn_mul_reg[3] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[4].fcnn_mul_reg[4] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[5].fcnn_mul_reg[5] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[6].fcnn_mul_reg[6] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[7].fcnn_mul_reg[7] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[8].fcnn_mul_reg[8] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
WARNING: [Synth 8-6014] Unused sequential element genblk3[9].fcnn_mul_reg[9] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:450]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:48 . Memory (MB): peak = 2510.348 ; gain = 2168.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |single_convcore__GBM0                  |           1|     26152|
|2     |single_convcore__GBM1                  |           1|     21761|
|3     |single_convcore__GBM2                  |           1|     17371|
|4     |single_convcore__GBM3                  |           1|     21761|
|5     |single_convcore__GBM4                  |           1|     21799|
|6     |convlayer__GCB0                        |           1|     25634|
|7     |convlayer__GCB1                        |           1|     24482|
|8     |convlayer__GCB2                        |           1|       247|
|9     |convlayer__GCB3                        |           1|     12763|
|10    |max_pooling_core__GB0                  |           1|     37967|
|11    |max_pooling_core__GB1                  |           1|     37644|
|12    |max_pooling_core__GB2                  |           1|     37644|
|13    |max_pooling_core__GB3                  |           1|     37644|
|14    |max_pooling_core__GB4                  |           1|     37644|
|15    |max_pooling__GC0                       |           1|      6003|
|16    |convlayer__parameterized0__GC0         |           1|     33981|
|17    |max_pooling_core__parameterized0__GB0  |           1|     37644|
|18    |max_pooling_core__parameterized0__GB1  |           1|     37644|
|19    |max_pooling_core__parameterized0__GB2  |           1|     37644|
|20    |max_pooling_core__parameterized0__GB3  |           1|     32649|
|21    |max_pooling_core__parameterized0__GB4  |           1|     33694|
|22    |max_pooling_core__parameterized0__GB5  |           1|     28331|
|23    |max_pooling_core__parameterized0__GB6  |           1|     32604|
|24    |max_pooling_core__parameterized0__GB7  |           1|     24053|
|25    |max_pooling_core__parameterized0__GB8  |           1|     37260|
|26    |max_pooling_core__parameterized0__GB9  |           1|     28282|
|27    |max_pooling_core__parameterized0__GB10 |           1|     32988|
|28    |max_pooling_core__parameterized0__GB11 |           1|     13970|
|29    |max_pooling__parameterized0__GC0       |           1|      9786|
|30    |datapath__130__GD                      |           1|    191823|
|31    |mnist_process__GCB1                    |           1|      4332|
|32    |mnist_process__GCB2                    |           1|      1472|
|33    |reg__507                               |           1|     60000|
|34    |mnist_process__GCB4                    |           1|      2494|
|35    |mnist_process__GCB5                    |           1|     14900|
|36    |datapath__129__GD                      |           1|    191823|
|37    |mnist_process__GCB7                    |           1|     28994|
|38    |datapath__134__GD                      |           1|     22994|
|39    |mnist_process__GCB9                    |           1|      7812|
|40    |mnist_process__GCB10                   |           1|      1009|
|41    |mnist_process__GCB11                   |           1|         3|
|42    |system_wrapper__GC0                    |           1|      7528|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register weights_conv2_reg [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:148]
INFO: [Synth 8-3538] Detected potentially large (wide) register weights_conv1_reg [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:146]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     96 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   5 Input     48 Bit       Adders := 10    
	   2 Input     48 Bit       Adders := 11    
	   3 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 826   
	   2 Input     16 Bit       Adders := 6     
	   4 Input     12 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	            60000 Bit    Registers := 1     
	             6000 Bit    Registers := 1     
	              480 Bit    Registers := 2     
	              240 Bit    Registers := 25    
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2023  
	               32 Bit    Registers := 1541  
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 260   
+---Multipliers : 
	                16x48  Multipliers := 10    
	                25x48  Multipliers := 1     
	                32x32  Multipliers := 1375  
+---RAMs : 
	              52K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 905   
	   3 Input     48 Bit        Muxes := 849   
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	  13 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	  13 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 43    
	  13 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 193   
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register weights_conv2_reg [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:148]
INFO: [Synth 8-3538] Detected potentially large (wide) register weights_conv1_reg [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:146]
Hierarchical RTL Component report 
Module single_convcore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
+---Registers : 
	               32 Bit    Registers := 28    
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 25    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module convlayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              240 Bit    Registers := 4     
	               48 Bit    Registers := 10    
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__50 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__51 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__52 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__53 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__54 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__55 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__56 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__43 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__44 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__45 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__46 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__47 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__48 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__49 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__36 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__37 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__38 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__39 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__40 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__41 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__42 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__29 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__30 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__31 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__32 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__33 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__34 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__35 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__25 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__26 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__27 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__28 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__106 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__107 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__108 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__109 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__110 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__111 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__112 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__99 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__100 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__101 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__102 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__103 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__104 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__105 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__92 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__93 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__94 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__95 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__96 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__97 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__98 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__85 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__86 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__87 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__88 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__89 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__90 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__91 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__78 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__79 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__80 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__81 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__82 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__83 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__84 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__71 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__72 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__73 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__74 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__75 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__76 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__77 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__64 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__65 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__66 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__67 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__68 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__69 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__70 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__57 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__58 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__59 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__60 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__61 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__62 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__63 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__162 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__163 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__164 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__165 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__166 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__167 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__168 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__155 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__156 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__157 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__158 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__159 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__160 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__161 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__148 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__149 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__150 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__151 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__152 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__153 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__154 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__141 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__142 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__143 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__144 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__145 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__146 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__147 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__134 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__135 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__136 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__137 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__138 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__139 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__140 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__127 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__128 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__129 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__130 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__131 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__132 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__133 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__120 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__121 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__122 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__123 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__124 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__125 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__126 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__113 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__114 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__115 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__116 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__117 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__118 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__119 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__218 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__219 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__220 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__221 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__222 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__223 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__224 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__211 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__212 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__213 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__214 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__215 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__216 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__217 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__204 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__205 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__206 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__207 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__208 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__209 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__210 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__197 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__198 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__199 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__200 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__201 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__202 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__203 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__190 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__191 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__192 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__193 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__194 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__195 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__196 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__183 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__184 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__185 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__186 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__187 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__188 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__189 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__176 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__177 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__178 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__179 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__180 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__181 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__182 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__169 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__170 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__171 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__172 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__173 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__174 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__175 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__274 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__275 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__276 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__277 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__278 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__279 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__280 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__267 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__268 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__269 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__270 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__271 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__272 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__273 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__260 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__261 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__262 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__263 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__264 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__265 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__266 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__253 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__254 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__255 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__256 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__257 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__258 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__259 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__246 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__247 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__248 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__249 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__250 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__251 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__252 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__239 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__240 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__241 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__242 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__243 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__244 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__245 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__232 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__233 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__234 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__235 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__236 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__237 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__238 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__225 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__226 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__227 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__228 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__229 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__230 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__231 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max_pooling_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 5     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module pooling_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
Module max_pooling 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 40    
Module convlayer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     48 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              240 Bit    Registers := 20    
	               48 Bit    Registers := 45    
	                6 Bit    Registers := 8     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__330 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__331 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__332 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__333 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__334 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__335 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__336 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__323 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__324 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__325 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__326 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__327 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__328 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__329 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__316 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__317 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__318 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__319 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__320 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__321 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__322 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__309 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__310 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__311 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__312 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__313 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__314 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__315 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__302 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__303 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__304 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__305 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__306 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__307 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__308 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__295 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__296 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__297 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__298 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__299 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__300 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__301 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__288 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__289 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__290 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__291 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__292 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__293 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__294 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__281 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__282 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__283 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__284 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__285 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__286 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__287 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__386 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__387 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__388 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__389 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__390 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__391 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__392 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__379 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__380 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__381 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__382 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__383 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__384 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__385 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__372 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__373 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__374 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__375 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__376 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__377 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__378 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__365 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__366 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__367 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__368 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__369 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__370 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__371 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__358 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__359 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__360 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__361 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__362 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__363 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__364 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__351 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__352 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__353 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__354 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__355 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__356 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__357 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__344 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__345 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__346 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__347 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__348 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__349 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__350 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__337 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__338 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__339 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__340 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__341 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__342 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__343 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__442 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__443 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__444 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__445 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__446 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__447 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__448 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__435 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__436 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__437 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__438 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__439 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__440 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__441 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__428 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__429 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__430 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__431 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__432 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__433 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__434 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__421 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__422 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__423 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__424 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__425 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__426 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__427 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__414 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__415 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__416 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__417 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__418 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__419 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__420 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__407 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__408 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__409 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__410 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__411 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__412 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__413 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__400 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__401 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__402 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__403 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__404 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__405 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__406 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__393 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__394 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__395 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__396 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__397 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__398 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__399 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__491 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__492 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__493 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__494 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__495 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__496 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__497 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__484 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__485 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__486 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__487 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__488 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__489 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__490 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__477 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__478 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__479 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__480 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__481 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__482 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__483 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__470 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__471 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__472 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__473 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__474 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__475 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__476 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__463 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__464 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__465 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__466 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__467 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__468 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__469 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__456 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__457 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__458 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__459 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__460 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__461 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__462 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__449 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__450 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__451 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__452 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__453 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__454 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__455 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__540 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__541 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__542 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__543 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__544 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__545 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__546 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__533 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__534 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__535 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__536 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__537 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__538 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__539 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__526 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__527 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__528 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__529 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__530 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__531 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__532 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__519 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__520 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__521 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__522 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__523 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__524 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__525 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__512 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__513 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__514 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__515 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__516 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__517 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__518 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__505 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__506 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__507 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__508 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__509 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__510 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__511 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__498 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__499 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__500 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__501 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__502 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__503 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__504 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__575 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__576 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__577 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__578 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__579 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__580 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__588 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__568 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__569 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__570 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__571 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__572 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__573 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__574 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__561 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__562 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__563 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__564 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__565 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__566 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__567 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__587 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__586 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__585 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__584 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__583 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__582 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__581 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__554 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__555 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__556 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__557 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__558 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__559 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__560 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__547 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__548 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__549 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__550 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__551 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__552 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__553 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__631 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__632 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__633 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__634 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__635 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__636 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__637 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__624 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__625 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__626 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__627 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__628 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__629 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__630 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__617 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__618 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__619 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__620 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__621 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__622 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__623 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__610 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__611 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__612 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__613 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__614 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__615 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__616 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__603 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__604 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__605 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__606 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__607 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__608 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__609 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__596 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__597 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__598 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__599 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__600 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__601 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__602 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__589 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__590 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__591 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__592 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__593 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__594 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__595 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__659 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__660 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__661 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__662 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__663 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__664 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__672 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__652 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__653 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__654 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__655 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__656 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__657 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__658 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__671 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__670 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__669 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__668 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__667 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__666 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__665 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__645 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__646 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__647 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__648 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__649 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__650 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__651 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__638 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__639 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__640 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__641 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__642 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__643 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__644 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__722 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__723 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__724 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__725 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__726 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__727 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__728 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__715 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__716 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__717 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__718 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__719 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__720 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__721 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__708 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__709 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__710 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__711 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__712 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__713 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__714 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__701 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__702 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__703 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__704 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__705 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__706 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__707 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__694 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__695 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__696 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__697 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__698 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__699 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__700 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__687 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__688 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__689 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__690 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__691 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__692 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__693 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__680 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__681 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__682 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__683 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__684 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__685 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__686 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__673 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__674 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__675 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__676 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__677 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__678 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__679 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__764 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__765 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__766 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__767 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__768 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__769 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__770 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__757 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__758 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__759 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__760 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__761 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__762 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__763 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__750 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__751 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__752 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__753 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__754 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__755 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__756 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__743 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__744 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__745 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__746 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__747 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__748 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__749 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__736 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__737 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__738 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__739 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__740 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__741 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__742 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__729 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__730 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__731 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__732 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__733 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__734 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__735 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__813 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__814 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__815 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__816 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__817 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__818 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__819 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__806 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__807 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__808 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__809 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__810 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__811 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__812 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__799 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__800 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__801 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__802 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__803 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__804 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__805 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__792 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__793 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__794 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__795 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__796 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__797 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__798 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__785 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__786 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__787 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__788 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__789 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__790 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__791 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__778 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__779 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__780 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__781 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__782 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__783 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__784 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__771 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__772 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__773 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__774 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__775 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__776 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__777 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__834 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__835 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__836 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__837 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__838 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__839 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__827 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__828 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__829 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__830 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__831 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__832 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__833 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max2to1__820 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__821 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__822 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__823 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__824 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__825 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max2to1__826 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
Module max_pooling_1serial__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module max_pooling_core__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 10    
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module pooling_ctrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
Module max_pooling__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 80    
Module out_select_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module out_select_cell 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module batch_normalization 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     96 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sigmoid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                25x48  Multipliers := 1     
Module mnist_process 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	            60000 Bit    Registers := 1     
	             6000 Bit    Registers := 1     
	              480 Bit    Registers := 2     
	              240 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               48 Bit    Registers := 21    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                16x48  Multipliers := 10    
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	  13 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	  13 Input      8 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  13 Input      4 Bit        Muxes := 4     
	  13 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
Module red_block 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cmos_8_16bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
+---RAMs : 
	              52K Bit         RAMs := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 24    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module alinx_ov5640 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mnist_256to1pix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP co1[0].conv_out_data_relu_reg, operation Mode is: (C+A:B)'.
DSP Report: register co1[0].conv_out_data_relu_reg is absorbed into DSP co1[0].conv_out_data_relu_reg.
DSP Report: operator p_7_out is absorbed into DSP co1[0].conv_out_data_relu_reg.
DSP Report: Generating DSP co1[1].conv_out_data_relu_reg, operation Mode is: (C+A:B)'.
DSP Report: register co1[1].conv_out_data_relu_reg is absorbed into DSP co1[1].conv_out_data_relu_reg.
DSP Report: operator p_6_out is absorbed into DSP co1[1].conv_out_data_relu_reg.
DSP Report: Generating DSP co1[2].conv_out_data_relu_reg, operation Mode is: (C+A:B)'.
DSP Report: register co1[2].conv_out_data_relu_reg is absorbed into DSP co1[2].conv_out_data_relu_reg.
DSP Report: operator p_4_out is absorbed into DSP co1[2].conv_out_data_relu_reg.
DSP Report: Generating DSP co1[3].conv_out_data_relu_reg, operation Mode is: (C+A:B)'.
DSP Report: register co1[3].conv_out_data_relu_reg is absorbed into DSP co1[3].conv_out_data_relu_reg.
DSP Report: operator p_2_out is absorbed into DSP co1[3].conv_out_data_relu_reg.
DSP Report: Generating DSP co1[4].conv_out_data_relu_reg, operation Mode is: (C+A:B)'.
DSP Report: register co1[4].conv_out_data_relu_reg is absorbed into DSP co1[4].conv_out_data_relu_reg.
DSP Report: operator p_0_out is absorbed into DSP co1[4].conv_out_data_relu_reg.
INFO: [Synth 8-5546] ROM "pooling_ctrl_inst/cnt_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pooling_ctrl_inst/first_read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pooling_ctrl_inst/cnt_line_reg was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:62]
WARNING: [Synth 8-6014] Unused sequential element pooling_ctrl_inst/ADDR_ROW[0].ADDR_COL[0].addr_s_reg[0][0] was removed.  [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v:141]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "pooling_ctrl_inst/cnt_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pooling_ctrl_inst/first_read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-5407] Accumulator 'u_add_reg' cannot be implemented in DSP cascade. 2 registers folloiwng 'u_add_reg' are required, 0 are found. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:130]
WARNING: [Synth 8-5407] Accumulator 'o2_add_reg' cannot be implemented in DSP cascade. 2 registers folloiwng 'o2_add_reg' are required, 0 are found. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v:136]
DSP Report: Generating DSP gamma_xhat, operation Mode is: A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: PCIN+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: PCIN+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is: PCIN+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP d_minus_u, operation Mode is: C+A:B+1.
DSP Report: operator d_minus_u is absorbed into DSP d_minus_u.
INFO: [Synth 8-4471] merging register 'weight1_load_addr_reg[10:0]' into 'weight1_load_addr_reg[10:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:138]
INFO: [Synth 8-4471] merging register 'fcnnW_load_addr_reg[7:0]' into 'fcnnW_load_addr_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:143]
INFO: [Synth 8-4471] merging register 'weight2_load_addr_reg[10:0]' into 'weight2_load_addr_reg[10:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:139]
INFO: [Synth 8-4471] merging register 'fcnnW_buffer_addr_reg[7:0]' into 'fcnnW_buffer_addr_reg[7:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigmoid_inst/addr_reg' and it is trimmed from '32' to '29' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/sigmoid.v:40]
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/sigmoid.v:33]
DSP Report: Generating DSP weights_conv11, operation Mode is: (C:0xffffffffffd0)+((D:0x1)+A'')*(B:0x30).
DSP Report: register weight1_load_addr_reg is absorbed into DSP weights_conv11.
DSP Report: register weight1_load_addr_r_reg is absorbed into DSP weights_conv11.
DSP Report: operator weights_conv11 is absorbed into DSP weights_conv11.
DSP Report: operator weights_conv13 is absorbed into DSP weights_conv11.
DSP Report: operator weights_conv14 is absorbed into DSP weights_conv11.
DSP Report: Generating DSP sigmoid_inst/addr_temp, operation Mode is: (A:0x1999a)*B.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: Generating DSP sigmoid_inst/addr_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: Generating DSP sigmoid_inst/addr_temp, operation Mode is: A*(B:0x1999a).
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: Generating DSP sigmoid_inst/addr_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: Generating DSP sigmoid_inst/addr_temp, operation Mode is: A*(B:0x1999a).
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: Generating DSP sigmoid_inst/addr_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: operator sigmoid_inst/addr_temp is absorbed into DSP sigmoid_inst/addr_temp.
DSP Report: Generating DSP weights_conv21, operation Mode is: (C:0xffffffffffd0)+((D:0x1)+A'')*(B:0x30).
DSP Report: register weight2_load_addr_reg is absorbed into DSP weights_conv21.
DSP Report: register weight2_load_addr_r_reg is absorbed into DSP weights_conv21.
DSP Report: operator weights_conv21 is absorbed into DSP weights_conv21.
DSP Report: operator weights_conv23 is absorbed into DSP weights_conv21.
DSP Report: operator weights_conv24 is absorbed into DSP weights_conv21.
WARNING: [Synth 8-3936] Found unconnected internal register 'mnist_addr_i_reg' and it is trimmed from '11' to '10' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_256to1pix.v:79]
INFO: [Synth 8-5546] ROM "mnist_o_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1layeri_7/\co1[0].conv_out_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1layeri_7/\co1[1].conv_out_data_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1layeri_7/\co1[2].conv_out_data_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1layeri_7/\co1[3].conv_out_data_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1layeri_7/\co1[4].conv_out_data_reg[239] )
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[11]' (FDR) to 'i_46/A[3]__4'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[12]' (FDR) to 'i_46/A[4]__1'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[13]' (FDR) to 'i_46/A[5]__1'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[14]' (FDR) to 'i_46/A[6]__1'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[15]' (FDR) to 'i_46/A[7]__1'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[5]' (FDR) to 'i_46/A[2]__3'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[6]' (FDR) to 'i_46/A[3]__2'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[7]' (FDR) to 'i_46/A[4]__3'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[8]' (FDR) to 'i_46/A[5]__3'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[9]' (FDR) to 'i_46/A[6]__3'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[10]' (FDR) to 'i_46/A[7]__3'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[0]' (FDR) to 'i_46/A[3]'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[1]' (FDR) to 'i_46/A[4]'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[2]' (FDR) to 'i_46/A[5]'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[3]' (FDR) to 'i_46/A[6]'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d0_reg[4]' (FDR) to 'i_46/A[7]'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[11]' (FDR) to 'i_46/A[3]__1'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[12]' (FDR) to 'i_46/A[4]__2'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[13]' (FDR) to 'i_46/A[5]__2'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[14]' (FDR) to 'i_46/A[6]__2'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[15]' (FDR) to 'i_46/A[7]__2'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[5]' (FDR) to 'i_46/A[2]__4'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[6]' (FDR) to 'i_46/A[3]__3'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[7]' (FDR) to 'i_46/A[4]__4'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[8]' (FDR) to 'i_46/A[5]__4'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[9]' (FDR) to 'i_46/A[6]__4'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[10]' (FDR) to 'i_46/A[7]__4'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[0]' (FDR) to 'i_46/A[3]__0'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[1]' (FDR) to 'i_46/A[4]__0'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[2]' (FDR) to 'i_46/A[5]__0'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[3]' (FDR) to 'i_46/A[6]__0'
INFO: [Synth 8-3886] merging instance 'i_46/alinx_ov5640/cmos_d_16bit_d1_reg[4]' (FDR) to 'i_46/A[7]__0'
INFO: [Synth 8-3886] merging instance 'i_46/A[0]__3' (FDR) to 'i_46/A[1]__3'
INFO: [Synth 8-3886] merging instance 'i_46/A[1]__3' (FDR) to 'i_46/A[0]__1'
INFO: [Synth 8-3886] merging instance 'i_46/A[0]__1' (FDR) to 'i_46/A[1]__1'
INFO: [Synth 8-3886] merging instance 'i_46/A[1]__1' (FDR) to 'i_46/A[2]__1'
INFO: [Synth 8-3886] merging instance 'i_46/A[2]__1' (FDR) to 'i_46/A[0]'
INFO: [Synth 8-3886] merging instance 'i_46/A[0]' (FDR) to 'i_46/A[1]'
INFO: [Synth 8-3886] merging instance 'i_46/A[1]' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_46/\A[2] )
INFO: [Synth 8-3886] merging instance 'i_46/A[0]__4' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[1]__4' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[0]__2' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[1]__2' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[2]__2' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[0]__0' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[1]__0' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3886] merging instance 'i_46/A[2]__0' (FDR) to 'i_46/A[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_46/\A[2] )
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias2_load_addr_reg[2]__0' (FDE) to 'mnist_processi_43/bias2_load_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias2_load_addr_reg[1]__0' (FDE) to 'mnist_processi_43/bias2_load_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias2_load_addr_reg[0]__0' (FDE) to 'mnist_processi_43/bias2_load_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias2_load_addr_reg[3]__0' (FDE) to 'mnist_processi_43/bias2_load_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/fcnnb_load_addr_reg[0]' (FDE) to 'mnist_processi_43/fcnnb_load_addr_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/fcnnb_load_addr_reg[1]' (FDE) to 'mnist_processi_43/fcnnb_load_addr_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/fcnnb_load_addr_reg[2]' (FDE) to 'mnist_processi_43/fcnnb_load_addr_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/fcnnb_load_addr_reg[3]' (FDE) to 'mnist_processi_43/fcnnb_load_addr_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bn_load_addr_reg[1]__0' (FDE) to 'mnist_processi_43/bn_load_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bn_load_addr_reg[0]__0' (FDE) to 'mnist_processi_43/bn_load_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias1_load_addr_reg[3]__0' (FDE) to 'mnist_processi_43/bias1_load_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias1_load_addr_reg[2]__0' (FDE) to 'mnist_processi_43/bias1_load_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias1_load_addr_reg[1]__0' (FDE) to 'mnist_processi_43/bias1_load_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_processi_43/bias1_load_addr_reg[0]__0' (FDE) to 'mnist_processi_43/bias1_load_addr_reg[0]'
WARNING: [Synth 8-3936] Found unconnected internal register 'h[2].data2_row_reg[2]' and it is trimmed from '32' to '18' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
DSP Report: Generating DSP p_3_out, operation Mode is: C+A:B.
DSP Report: operator p_3_out is absorbed into DSP p_3_out.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is: C'+A2:B2.
DSP Report: register B is absorbed into DSP conv_out_data_r0.
DSP Report: register A is absorbed into DSP conv_out_data_r0.
DSP Report: register h[3].data2_row_reg[3] is absorbed into DSP conv_out_data_r0.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP p_0_out, operation Mode is: C+A:B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A:B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_2_out, operation Mode is: C+A:B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
WARNING: [Synth 8-3936] Found unconnected internal register 'h[4].data2_row_reg[4]' and it is trimmed from '32' to '18' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
DSP Report: Generating DSP p_4_out, operation Mode is: C+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is: C'+A2:B2.
DSP Report: register h[0].data2_row_reg[0] is absorbed into DSP conv_out_data_r0.
DSP Report: register A is absorbed into DSP conv_out_data_r0.
DSP Report: register C is absorbed into DSP conv_out_data_r0.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is: PCIN+A:B.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r_reg, operation Mode is: (PCIN+A2:B2)'.
DSP Report: register h[1].data2_row_reg[1] is absorbed into DSP conv_out_data_r_reg.
DSP Report: register A is absorbed into DSP conv_out_data_r_reg.
DSP Report: register conv_out_data_r_reg is absorbed into DSP conv_out_data_r_reg.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r_reg.
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_line_cnt_reg[5:0]' into 'align_line_cnt_reg[5:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:64]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:121]
DSP Report: Generating DSP align_row_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register align_row_cnt_reg is absorbed into DSP align_row_cnt_reg.
DSP Report: operator align_row_cnt0 is absorbed into DSP align_row_cnt_reg.
DSP Report: Generating DSP align_line_cnt0, operation Mode is: C'+1.
DSP Report: register align_line_cnt_reg is absorbed into DSP align_line_cnt0.
DSP Report: operator align_line_cnt0 is absorbed into DSP align_line_cnt0.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+A:B.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+1.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B''.
DSP Report: register align_fifo_cnt2_r_reg is absorbed into DSP p_0_out.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B''.
DSP Report: register align_fifo_cnt2_r_reg is absorbed into DSP p_0_out.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B''.
DSP Report: register align_fifo_cnt2_r_reg is absorbed into DSP p_0_out.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP align_fifo_cnt0, operation Mode is: C'+1.
DSP Report: register align_fifo_cnt_reg is absorbed into DSP align_fifo_cnt0.
DSP Report: operator align_fifo_cnt0 is absorbed into DSP align_fifo_cnt0.
WARNING: [Synth 8-3917] design convlayer__GCB3 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O5[3] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O5[2] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O5[1] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O5[0] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O6[3] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O6[2] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O6[1] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O6[0] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O7[3] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O7[2] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O7[1] driven by constant 0
WARNING: [Synth 8-3917] design convlayer__GCB3 has port O7[0] driven by constant 0
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[1].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[2].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[0].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[2].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[3].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[4].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[5].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[3].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[4].shifting_pooling[0].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[4].shifting_pooling[1].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[4].shifting_pooling[7].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_channel[4].shifting_pooling[6].max_pooling_1serial_inst/data_reg" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'align_line_cnt_reg[5:0]' into 'align_line_cnt_reg[5:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:64]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt_reg[2:0]' into 'align_fifo_cnt_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:66]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
DSP Report: Generating DSP p_17_out, operation Mode is: C+A:B.
DSP Report: operator p_17_out is absorbed into DSP p_17_out.
DSP Report: Generating DSP p_17_out, operation Mode is: C+A:B.
DSP Report: operator p_17_out is absorbed into DSP p_17_out.
DSP Report: Generating DSP p_17_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_17_out is absorbed into DSP p_17_out.
DSP Report: Generating DSP p_17_out, operation Mode is: C+A:B.
DSP Report: operator p_17_out is absorbed into DSP p_17_out.
DSP Report: Generating DSP co1[0].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[0].conv_out_data_relu_reg is absorbed into DSP co1[0].conv_out_data_relu_reg.
DSP Report: operator p_17_out is absorbed into DSP co1[0].conv_out_data_relu_reg.
DSP Report: Generating DSP p_16_out, operation Mode is: C+A:B.
DSP Report: operator p_16_out is absorbed into DSP p_16_out.
DSP Report: Generating DSP p_16_out, operation Mode is: C+A:B.
DSP Report: operator p_16_out is absorbed into DSP p_16_out.
DSP Report: Generating DSP p_16_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_16_out is absorbed into DSP p_16_out.
DSP Report: Generating DSP p_16_out, operation Mode is: C+A:B.
DSP Report: operator p_16_out is absorbed into DSP p_16_out.
DSP Report: Generating DSP co1[1].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[1].conv_out_data_relu_reg is absorbed into DSP co1[1].conv_out_data_relu_reg.
DSP Report: operator p_16_out is absorbed into DSP co1[1].conv_out_data_relu_reg.
DSP Report: Generating DSP p_14_out, operation Mode is: C+A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP p_14_out, operation Mode is: C+A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP p_14_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP p_14_out, operation Mode is: C+A:B.
DSP Report: operator p_14_out is absorbed into DSP p_14_out.
DSP Report: Generating DSP co1[2].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[2].conv_out_data_relu_reg is absorbed into DSP co1[2].conv_out_data_relu_reg.
DSP Report: operator p_14_out is absorbed into DSP co1[2].conv_out_data_relu_reg.
DSP Report: Generating DSP p_12_out, operation Mode is: C+A:B.
DSP Report: operator p_12_out is absorbed into DSP p_12_out.
DSP Report: Generating DSP p_12_out, operation Mode is: C+A:B.
DSP Report: operator p_12_out is absorbed into DSP p_12_out.
DSP Report: Generating DSP p_12_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_12_out is absorbed into DSP p_12_out.
DSP Report: Generating DSP p_12_out, operation Mode is: C+A:B.
DSP Report: operator p_12_out is absorbed into DSP p_12_out.
DSP Report: Generating DSP co1[3].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[3].conv_out_data_relu_reg is absorbed into DSP co1[3].conv_out_data_relu_reg.
DSP Report: operator p_12_out is absorbed into DSP co1[3].conv_out_data_relu_reg.
DSP Report: Generating DSP p_10_out, operation Mode is: C+A:B.
DSP Report: operator p_10_out is absorbed into DSP p_10_out.
DSP Report: Generating DSP p_10_out, operation Mode is: C+A:B.
DSP Report: operator p_10_out is absorbed into DSP p_10_out.
DSP Report: Generating DSP p_10_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_10_out is absorbed into DSP p_10_out.
DSP Report: Generating DSP p_10_out, operation Mode is: C+A:B.
DSP Report: operator p_10_out is absorbed into DSP p_10_out.
DSP Report: Generating DSP co1[4].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[4].conv_out_data_relu_reg is absorbed into DSP co1[4].conv_out_data_relu_reg.
DSP Report: operator p_10_out is absorbed into DSP co1[4].conv_out_data_relu_reg.
DSP Report: Generating DSP p_8_out, operation Mode is: C+A:B.
DSP Report: operator p_8_out is absorbed into DSP p_8_out.
DSP Report: Generating DSP p_8_out, operation Mode is: C+A:B.
DSP Report: operator p_8_out is absorbed into DSP p_8_out.
DSP Report: Generating DSP p_8_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_8_out is absorbed into DSP p_8_out.
DSP Report: Generating DSP p_8_out, operation Mode is: C+A:B.
DSP Report: operator p_8_out is absorbed into DSP p_8_out.
DSP Report: Generating DSP co1[5].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[5].conv_out_data_relu_reg is absorbed into DSP co1[5].conv_out_data_relu_reg.
DSP Report: operator p_8_out is absorbed into DSP co1[5].conv_out_data_relu_reg.
DSP Report: Generating DSP p_6_out, operation Mode is: C+A:B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: Generating DSP p_6_out, operation Mode is: C+A:B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: Generating DSP p_6_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: Generating DSP p_6_out, operation Mode is: C+A:B.
DSP Report: operator p_6_out is absorbed into DSP p_6_out.
DSP Report: Generating DSP co1[6].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[6].conv_out_data_relu_reg is absorbed into DSP co1[6].conv_out_data_relu_reg.
DSP Report: operator p_6_out is absorbed into DSP co1[6].conv_out_data_relu_reg.
DSP Report: Generating DSP p_4_out, operation Mode is: C+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP p_4_out, operation Mode is: C+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP p_4_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP p_4_out, operation Mode is: C+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP co1[7].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[7].conv_out_data_relu_reg is absorbed into DSP co1[7].conv_out_data_relu_reg.
DSP Report: operator p_4_out is absorbed into DSP co1[7].conv_out_data_relu_reg.
DSP Report: Generating DSP p_2_out, operation Mode is: C+A:B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: C+A:B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP p_2_out, operation Mode is: C+A:B.
DSP Report: operator p_2_out is absorbed into DSP p_2_out.
DSP Report: Generating DSP co1[8].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[8].conv_out_data_relu_reg is absorbed into DSP co1[8].conv_out_data_relu_reg.
DSP Report: operator p_2_out is absorbed into DSP co1[8].conv_out_data_relu_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C+A:B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+A:B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: PCIN+A:B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+A:B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP co1[9].conv_out_data_relu_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register co1[9].conv_out_data_relu_reg is absorbed into DSP co1[9].conv_out_data_relu_reg.
DSP Report: operator p_0_out is absorbed into DSP co1[9].conv_out_data_relu_reg.
DSP Report: Generating DSP align_line_cnt0, operation Mode is: C'+1.
DSP Report: register align_line_cnt_reg is absorbed into DSP align_line_cnt0.
DSP Report: operator align_line_cnt0 is absorbed into DSP align_line_cnt0.
DSP Report: Generating DSP align_row_cnt_reg, operation Mode is: (P+1)'.
DSP Report: register align_row_cnt_reg is absorbed into DSP align_row_cnt_reg.
DSP Report: operator align_row_cnt0 is absorbed into DSP align_row_cnt_reg.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+A:B.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+1.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B''.
DSP Report: register align_fifo_cnt2_r_reg is absorbed into DSP p_0_out.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B''.
DSP Report: register align_fifo_cnt2_r_reg is absorbed into DSP p_0_out.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C+(A:0x0):B''.
DSP Report: register align_fifo_cnt2_r_reg is absorbed into DSP p_0_out.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: C'+A:B.
DSP Report: register align_fifo_cnt2_r2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP align_fifo_cnt0, operation Mode is: C'+1.
DSP Report: register align_fifo_cnt_reg is absorbed into DSP align_fifo_cnt0.
DSP Report: operator align_fifo_cnt0 is absorbed into DSP align_fifo_cnt0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[0].conv_out_data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[1].conv_out_data_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[2].conv_out_data_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[3].conv_out_data_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[4].conv_out_data_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[5].conv_out_data_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[6].conv_out_data_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[7].conv_out_data_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[8].conv_out_data_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\co1[9].conv_out_data_reg[479] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v:455]
DSP Report: Generating DSP genblk3[0].fcnn_temp_reg[0], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].fcnn_temp_reg[0] is absorbed into DSP genblk3[0].fcnn_temp_reg[0].
DSP Report: operator p_1_out is absorbed into DSP genblk3[0].fcnn_temp_reg[0].
DSP Report: operator p_1_out is absorbed into DSP genblk3[0].fcnn_temp_reg[0].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[0].fcnn_temp_reg[0], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[0].fcnn_temp_reg[0] is absorbed into DSP genblk3[0].fcnn_temp_reg[0].
DSP Report: operator p_1_out is absorbed into DSP genblk3[0].fcnn_temp_reg[0].
DSP Report: operator p_1_out is absorbed into DSP genblk3[0].fcnn_temp_reg[0].
DSP Report: Generating DSP genblk3[1].fcnn_temp_reg[1], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].fcnn_temp_reg[1] is absorbed into DSP genblk3[1].fcnn_temp_reg[1].
DSP Report: operator p_1_out is absorbed into DSP genblk3[1].fcnn_temp_reg[1].
DSP Report: operator p_1_out is absorbed into DSP genblk3[1].fcnn_temp_reg[1].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[1].fcnn_temp_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[1].fcnn_temp_reg[1] is absorbed into DSP genblk3[1].fcnn_temp_reg[1].
DSP Report: operator p_1_out is absorbed into DSP genblk3[1].fcnn_temp_reg[1].
DSP Report: operator p_1_out is absorbed into DSP genblk3[1].fcnn_temp_reg[1].
DSP Report: Generating DSP genblk3[2].fcnn_temp_reg[2], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].fcnn_temp_reg[2] is absorbed into DSP genblk3[2].fcnn_temp_reg[2].
DSP Report: operator p_1_out is absorbed into DSP genblk3[2].fcnn_temp_reg[2].
DSP Report: operator p_1_out is absorbed into DSP genblk3[2].fcnn_temp_reg[2].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[2].fcnn_temp_reg[2], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[2].fcnn_temp_reg[2] is absorbed into DSP genblk3[2].fcnn_temp_reg[2].
DSP Report: operator p_1_out is absorbed into DSP genblk3[2].fcnn_temp_reg[2].
DSP Report: operator p_1_out is absorbed into DSP genblk3[2].fcnn_temp_reg[2].
DSP Report: Generating DSP genblk3[3].fcnn_temp_reg[3], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].fcnn_temp_reg[3] is absorbed into DSP genblk3[3].fcnn_temp_reg[3].
DSP Report: operator p_1_out is absorbed into DSP genblk3[3].fcnn_temp_reg[3].
DSP Report: operator p_1_out is absorbed into DSP genblk3[3].fcnn_temp_reg[3].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[3].fcnn_temp_reg[3], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[3].fcnn_temp_reg[3] is absorbed into DSP genblk3[3].fcnn_temp_reg[3].
DSP Report: operator p_1_out is absorbed into DSP genblk3[3].fcnn_temp_reg[3].
DSP Report: operator p_1_out is absorbed into DSP genblk3[3].fcnn_temp_reg[3].
DSP Report: Generating DSP genblk3[4].fcnn_temp_reg[4], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].fcnn_temp_reg[4] is absorbed into DSP genblk3[4].fcnn_temp_reg[4].
DSP Report: operator p_1_out is absorbed into DSP genblk3[4].fcnn_temp_reg[4].
DSP Report: operator p_1_out is absorbed into DSP genblk3[4].fcnn_temp_reg[4].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[4].fcnn_temp_reg[4], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[4].fcnn_temp_reg[4] is absorbed into DSP genblk3[4].fcnn_temp_reg[4].
DSP Report: operator p_1_out is absorbed into DSP genblk3[4].fcnn_temp_reg[4].
DSP Report: operator p_1_out is absorbed into DSP genblk3[4].fcnn_temp_reg[4].
DSP Report: Generating DSP genblk3[5].fcnn_temp_reg[5], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].fcnn_temp_reg[5] is absorbed into DSP genblk3[5].fcnn_temp_reg[5].
DSP Report: operator p_1_out is absorbed into DSP genblk3[5].fcnn_temp_reg[5].
DSP Report: operator p_1_out is absorbed into DSP genblk3[5].fcnn_temp_reg[5].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[5].fcnn_temp_reg[5], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[5].fcnn_temp_reg[5] is absorbed into DSP genblk3[5].fcnn_temp_reg[5].
DSP Report: operator p_1_out is absorbed into DSP genblk3[5].fcnn_temp_reg[5].
DSP Report: operator p_1_out is absorbed into DSP genblk3[5].fcnn_temp_reg[5].
DSP Report: Generating DSP genblk3[6].fcnn_temp_reg[6], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].fcnn_temp_reg[6] is absorbed into DSP genblk3[6].fcnn_temp_reg[6].
DSP Report: operator p_1_out is absorbed into DSP genblk3[6].fcnn_temp_reg[6].
DSP Report: operator p_1_out is absorbed into DSP genblk3[6].fcnn_temp_reg[6].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[6].fcnn_temp_reg[6], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[6].fcnn_temp_reg[6] is absorbed into DSP genblk3[6].fcnn_temp_reg[6].
DSP Report: operator p_1_out is absorbed into DSP genblk3[6].fcnn_temp_reg[6].
DSP Report: operator p_1_out is absorbed into DSP genblk3[6].fcnn_temp_reg[6].
DSP Report: Generating DSP genblk3[7].fcnn_temp_reg[7], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].fcnn_temp_reg[7] is absorbed into DSP genblk3[7].fcnn_temp_reg[7].
DSP Report: operator p_1_out is absorbed into DSP genblk3[7].fcnn_temp_reg[7].
DSP Report: operator p_1_out is absorbed into DSP genblk3[7].fcnn_temp_reg[7].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[7].fcnn_temp_reg[7], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[7].fcnn_temp_reg[7] is absorbed into DSP genblk3[7].fcnn_temp_reg[7].
DSP Report: operator p_1_out is absorbed into DSP genblk3[7].fcnn_temp_reg[7].
DSP Report: operator p_1_out is absorbed into DSP genblk3[7].fcnn_temp_reg[7].
DSP Report: Generating DSP genblk3[8].fcnn_temp_reg[8], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].fcnn_temp_reg[8] is absorbed into DSP genblk3[8].fcnn_temp_reg[8].
DSP Report: operator p_1_out is absorbed into DSP genblk3[8].fcnn_temp_reg[8].
DSP Report: operator p_1_out is absorbed into DSP genblk3[8].fcnn_temp_reg[8].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[8].fcnn_temp_reg[8], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[8].fcnn_temp_reg[8] is absorbed into DSP genblk3[8].fcnn_temp_reg[8].
DSP Report: operator p_1_out is absorbed into DSP genblk3[8].fcnn_temp_reg[8].
DSP Report: operator p_1_out is absorbed into DSP genblk3[8].fcnn_temp_reg[8].
DSP Report: Generating DSP genblk3[9].fcnn_temp_reg[9], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].fcnn_temp_reg[9] is absorbed into DSP genblk3[9].fcnn_temp_reg[9].
DSP Report: operator p_1_out is absorbed into DSP genblk3[9].fcnn_temp_reg[9].
DSP Report: operator p_1_out is absorbed into DSP genblk3[9].fcnn_temp_reg[9].
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP genblk3[9].fcnn_temp_reg[9], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk3[9].fcnn_temp_reg[9] is absorbed into DSP genblk3[9].fcnn_temp_reg[9].
DSP Report: operator p_1_out is absorbed into DSP genblk3[9].fcnn_temp_reg[9].
DSP Report: operator p_1_out is absorbed into DSP genblk3[9].fcnn_temp_reg[9].
INFO: [Synth 8-3886] merging instance 'out_select/genblk1[0].out_select_cellx/number_o_reg[1]' (FD) to 'out_select/genblk1[0].out_select_cellx/number_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'out_select/genblk1[0].out_select_cellx/number_o_reg[2]' (FD) to 'out_select/genblk1[0].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[0].out_select_cellx /\number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'out_select/genblk1[1].out_select_cellx/number_o_reg[2]' (FD) to 'out_select/genblk1[1].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[1].out_select_cellx /\number_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'out_select/genblk1[2].out_select_cellx/number_o_reg[2]' (FD) to 'out_select/genblk1[2].out_select_cellx/number_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[2].out_select_cellx /\number_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[3].out_select_cellx /\number_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[4].out_select_cellx /\number_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[5].out_select_cellx /\number_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (out_select/\genblk1[6].out_select_cellx /\number_o_reg[3] )
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__1.
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__2.
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__3.
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__4.
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__5.
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__6.
WARNING: [Synth 8-3332] Sequential element (number_o_reg[3]) is unused and will be removed from module out_select_cell__7.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[47]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[46]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[45]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[44]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[43]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[42]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[41]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[40]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[39]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[38]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[37]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[36]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[35]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[34]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[33]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[32]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[31]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[30]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[29]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[28]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[27]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[26]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[25]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[24]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[23]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[22]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[21]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[20]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[19]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[18]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[17]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[16]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[15]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[14]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[13]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[12]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[11]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[10]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[9]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[8]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[7]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[6]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[5]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[4]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[3]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[2]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[1]) is unused and will be removed from module out_select_cell.
WARNING: [Synth 8-3332] Sequential element (O_s_reg[0]) is unused and will be removed from module out_select_cell.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:30 ; elapsed = 00:04:47 . Memory (MB): peak = 4110.242 ; gain = 3768.859
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 612, Available = 80. Use report_utilization command for details.
DSP Report: Generating DSP p_4_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is (post resource management): C'+A2:B2.
DSP Report: register h[0].data2_row_reg[0] is absorbed into DSP conv_out_data_r0.
DSP Report: register A is absorbed into DSP conv_out_data_r0.
DSP Report: register C is absorbed into DSP conv_out_data_r0.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r_reg, operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register h[1].data2_row_reg[1] is absorbed into DSP conv_out_data_r_reg.
DSP Report: register A is absorbed into DSP conv_out_data_r_reg.
DSP Report: register conv_out_data_r_reg is absorbed into DSP conv_out_data_r_reg.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r_reg.
DSP Report: Generating DSP p_4_out, operation Mode is (post resource management): C+A:B.
DSP Report: operator p_4_out is absorbed into DSP p_4_out.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is (post resource management): C'+A2:B2.
DSP Report: register h[0].data2_row_reg[0] is absorbed into DSP conv_out_data_r0.
DSP Report: register A is absorbed into DSP conv_out_data_r0.
DSP Report: register C is absorbed into DSP conv_out_data_r0.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r_reg, operation Mode is (post resource management): (PCIN+A2:B2)'.
DSP Report: register h[1].data2_row_reg[1] is absorbed into DSP conv_out_data_r_reg.
DSP Report: register A is absorbed into DSP conv_out_data_r_reg.
DSP Report: register conv_out_data_r_reg is absorbed into DSP conv_out_data_r_reg.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].data2_row_reg[0]' and it is trimmed from '32' to '18' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].data2_row_reg[1]' and it is trimmed from '32' to '18' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
DSP Report: Generating DSP conv_out_data_r0, operation Mode is (post resource management): C'+A2:B2.
DSP Report: register B is absorbed into DSP conv_out_data_r0.
DSP Report: register A is absorbed into DSP conv_out_data_r0.
DSP Report: register C is absorbed into DSP conv_out_data_r0.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
DSP Report: Generating DSP conv_out_data_r0, operation Mode is (post resource management): PCIN+A:B.
DSP Report: operator conv_out_data_r0 is absorbed into DSP conv_out_data_r0.
WARNING: [Synth 8-3936] Found unconnected internal register 'h[0].data2_row_reg[0]' and it is trimmed from '32' to '18' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'h[1].data2_row_reg[1]' and it is trimmed from '32' to '18' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v:54]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'align_fifo_cnt2_r2_reg' and it is trimmed from '3' to '2' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r_reg[2:0]' into 'align_fifo_cnt2_r_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:77]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
INFO: [Synth 8-4471] merging register 'align_fifo_cnt2_r2_reg[2:0]' into 'align_fifo_cnt2_r2_reg[2:0]' [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'align_fifo_cnt2_r2_reg' and it is trimmed from '3' to '2' bits. [D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v:78]
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: Generating DSP gamma_xhat, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
DSP Report: operator gamma_xhat is absorbed into DSP gamma_xhat.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 26(NO_CHANGE)    | W |   | 2 K x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------------------+-------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping                               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+-------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convlayer                      | (C+A:B)'                                  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|convlayer                      | (C+A:B)'                                  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|convlayer                      | (C+A:B)'                                  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|convlayer                      | (C+A:B)'                                  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|convlayer                      | (C+A:B)'                                  | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|batch_normalization            | A*B                                       | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization            | PCIN+A*B                                  | 18     | 18     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization            | PCIN+A*B                                  | 18     | 15     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization            | A*B                                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization            | (PCIN>>17)+A*B                            | 18     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization            | PCIN+A*B                                  | 18     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batch_normalization            | C+A:B+1                                   | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|system_wrapper                 | (C:0xffffffffffd0)+((D:0x1)+A'')*(B:0x30) | 11     | 6      | 7      | 1      | 14     | 2    | 0    | 0    | 0    | 0     | 0    | 0    | 
|system_wrapper                 | (A:0x1999a)*B                             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_wrapper                 | (PCIN>>17)+A*B                            | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_wrapper                 | A*(B:0x1999a)                             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_wrapper                 | (PCIN>>17)+A*B                            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_wrapper                 | A*(B:0x1999a)                             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_wrapper                 | (PCIN>>17)+A*B                            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_wrapper                 | (C:0xffffffffffd0)+((D:0x1)+A'')*(B:0x30) | 11     | 6      | 7      | 1      | 17     | 2    | 0    | 0    | 0    | 0     | 0    | 0    | 
|single_convcore                | C+A:B                                     | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|single_convcore__GBM0          | C'+A2:B2                                  | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|single_convcore                | C+A:B                                     | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|single_convcore                | C+A:B                                     | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|single_convcore                | C+A:B                                     | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|single_convcore                | C+A:B                                     | 14     | 18     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|single_convcore                | C'+A2:B2                                  | 14     | 18     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|single_convcore                | PCIN+A:B                                  | 14     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|single_convcore                | (PCIN+A2:B2)'                             | 14     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|convlayer                      | (P+1)'                                    | -      | -      | -      | -      | 6      | -    | -    | -    | -    | -     | 0    | 1    | 
|convlayer__GCB3                | C'+1                                      | -      | -      | 6      | -      | 6      | -    | -    | 1    | -    | -     | 0    | 0    | 
|convlayer__GCB3                | C'+A:B                                    | 30     | 18     | 2      | -      | 2      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|convlayer__GCB3                | C'+1                                      | -      | -      | 3      | -      | 4      | -    | -    | 1    | -    | -     | 0    | 0    | 
|convlayer__GCB3                | C+(A:0x0):B''                             | 30     | 3      | 2      | -      | 4      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|convlayer__GCB3                | C+(A:0x0):B''                             | 30     | 3      | 2      | -      | 4      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|convlayer__GCB3                | C+(A:0x0):B''                             | 30     | 3      | 3      | -      | 4      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|convlayer                      | C'+1                                      | -      | -      | 3      | -      | 3      | -    | -    | 1    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | PCIN+A:B                                  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convlayer                      | C+A:B                                     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | (PCIN+A:B)'                               | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C'+1                                      | -      | -      | 6      | -      | 6      | -    | -    | 1    | -    | -     | 0    | 0    | 
|convlayer                      | (P+1)'                                    | -      | -      | -      | -      | 6      | -    | -    | -    | -    | -     | 0    | 1    | 
|convlayer__parameterized0__GC0 | C'+A:B                                    | 30     | 18     | 2      | -      | 2      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C'+1                                      | -      | -      | 3      | -      | 4      | -    | -    | 1    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+(A:0x0):B''                             | 30     | 3      | 2      | -      | 4      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+(A:0x0):B''                             | 30     | 3      | 2      | -      | 4      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C+(A:0x0):B''                             | 30     | 3      | 3      | -      | 4      | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|convlayer__parameterized0__GC0 | C'+A:B                                    | 30     | 18     | 3      | -      | 4      | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|convlayer                      | C'+1                                      | -      | -      | 3      | -      | 3      | -    | -    | 1    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mnist_process__GCB5            | (A*B)'                                    | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mnist_process__GCB5            | A*B                                       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mnist_process__GCB5            | (PCIN>>17)+A*B                            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------+-------------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |single_convcore__GBM0                  |          55|     16846|
|2     |single_convcore__GBM1                  |          55|     13945|
|3     |single_convcore__GBM2                  |          55|     11148|
|4     |single_convcore__GBM3                  |          55|     13945|
|5     |single_convcore__GBM4                  |          36|     14054|
|6     |convlayer__GCB0                        |           1|      2655|
|7     |convlayer__GCB1                        |           1|      1503|
|8     |convlayer__GCB2                        |           1|       862|
|9     |convlayer__GCB3                        |           1|      1232|
|10    |max_pooling_core__GB0                  |           1|     35189|
|11    |max_pooling_core__GB1                  |           1|     35145|
|12    |max_pooling_core__GB2                  |           1|     35145|
|13    |max_pooling_core__GB3                  |           1|     35145|
|14    |max_pooling_core__GB4                  |           1|     35145|
|15    |max_pooling__GC0                       |           1|      4458|
|16    |convlayer__parameterized0__GC0         |           1|     25766|
|17    |max_pooling_core__parameterized0__GB0  |           1|     35145|
|18    |max_pooling_core__parameterized0__GB1  |           1|     35145|
|19    |max_pooling_core__parameterized0__GB2  |           1|     35145|
|20    |max_pooling_core__parameterized0__GB3  |           1|     30449|
|21    |max_pooling_core__parameterized0__GB4  |           1|     31230|
|22    |max_pooling_core__parameterized0__GB5  |           1|     26472|
|23    |max_pooling_core__parameterized0__GB6  |           1|     30401|
|24    |max_pooling_core__parameterized0__GB7  |           1|     22508|
|25    |max_pooling_core__parameterized0__GB8  |           1|     34739|
|26    |max_pooling_core__parameterized0__GB9  |           1|     26411|
|27    |max_pooling_core__parameterized0__GB10 |           1|     30802|
|28    |max_pooling_core__parameterized0__GB11 |           1|     13044|
|29    |max_pooling__parameterized0__GC0       |           1|      8270|
|30    |datapath__130__GD                      |           1|    191823|
|31    |mnist_process__GCB1                    |           1|      3364|
|32    |mnist_process__GCB2                    |           1|       621|
|33    |reg__507                               |           1|     60000|
|34    |mnist_process__GCB4                    |           1|      1630|
|35    |mnist_process__GCB5                    |           1|     72528|
|36    |datapath__129__GD                      |           1|    191586|
|37    |mnist_process__GCB7                    |           1|     16960|
|38    |datapath__134__GD                      |           1|     10339|
|39    |mnist_process__GCB9                    |           1|     20443|
|40    |mnist_process__GCB10                   |           1|      1009|
|41    |mnist_process__GCB11                   |           1|         3|
|42    |system_wrapper__GC0                    |           1|      5779|
|43    |single_convcore__GBM4__1               |          19|     14196|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/processing_system7_0/FCLK_CLK0' to pin 'system_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/processing_system7_0/FCLK_CLK1' to pin 'system_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rgb2dvi_hdmi/SerialClk' to pin 'system_i/axi_dynclk_0/bbstub_PXL_CLK_5X_O/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'rgb2dvi_hdmi/PixelClk' to 'system_i/axi_dynclk_0/bbstub_PXL_CLK_O/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:16 ; elapsed = 00:05:34 . Memory (MB): peak = 4110.242 ; gain = 3768.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:48 ; elapsed = 00:09:06 . Memory (MB): peak = 4385.316 ; gain = 4043.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 26(NO_CHANGE)    | W |   | 2 K x 26(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |single_convcore__GBM0                  |          55|     16846|
|2     |single_convcore__GBM1                  |          55|     13945|
|3     |single_convcore__GBM2                  |          55|     11148|
|4     |single_convcore__GBM3                  |          55|     13945|
|5     |single_convcore__GBM4                  |          36|     14051|
|6     |convlayer__GCB0                        |           1|      1609|
|7     |convlayer__GCB1                        |           1|       841|
|8     |convlayer__GCB2                        |           1|       862|
|9     |convlayer__GCB3                        |           1|       986|
|10    |max_pooling_core__GB0                  |           1|     35189|
|11    |max_pooling_core__GB1                  |           1|     35145|
|12    |max_pooling_core__GB2                  |           1|     35145|
|13    |max_pooling_core__GB3                  |           1|     35145|
|14    |max_pooling_core__GB4                  |           1|     35145|
|15    |max_pooling__GC0                       |           1|      4458|
|16    |convlayer__parameterized0__GC0         |           1|     19763|
|17    |max_pooling_core__parameterized0__GB0  |           1|     35145|
|18    |max_pooling_core__parameterized0__GB1  |           1|     35145|
|19    |max_pooling_core__parameterized0__GB2  |           1|     35145|
|20    |max_pooling_core__parameterized0__GB3  |           1|     30449|
|21    |max_pooling_core__parameterized0__GB4  |           1|     31230|
|22    |max_pooling_core__parameterized0__GB5  |           1|     26472|
|23    |max_pooling_core__parameterized0__GB6  |           1|     30401|
|24    |max_pooling_core__parameterized0__GB7  |           1|     22508|
|25    |max_pooling_core__parameterized0__GB8  |           1|     34739|
|26    |max_pooling_core__parameterized0__GB9  |           1|     26411|
|27    |max_pooling_core__parameterized0__GB10 |           1|     30802|
|28    |max_pooling_core__parameterized0__GB11 |           1|     13044|
|29    |max_pooling__parameterized0__GC0       |           1|      8270|
|30    |datapath__130__GD                      |           1|    159047|
|31    |mnist_process__GCB1                    |           1|      3364|
|32    |mnist_process__GCB2                    |           1|       621|
|33    |reg__507                               |           1|     40000|
|34    |mnist_process__GCB4                    |           1|      1630|
|35    |mnist_process__GCB5                    |           1|     64422|
|36    |datapath__129__GD                      |           1|    158810|
|37    |mnist_process__GCB7                    |           1|     12896|
|38    |datapath__134__GD                      |           1|      8276|
|39    |mnist_process__GCB9                    |           1|     20443|
|40    |mnist_process__GCB10                   |           1|      1009|
|41    |mnist_process__GCB11                   |           1|         3|
|42    |system_wrapper__GC0                    |           1|      5779|
|43    |single_convcore__GBM4__1               |           2|     14196|
|44    |single_convcore__GBM4__2               |          17|     14193|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_line_cnt_reg[5]__0' (FDRE) to 'mnist_process/conv1layer/align_line_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt_reg[0]__0' (FDRE) to 'mnist_process/conv1layer/align_fifo_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt_reg[1]__0' (FDRE) to 'mnist_process/conv1layer/align_fifo_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt_reg[2]__0' (FDRE) to 'mnist_process/conv1layer/align_fifo_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_line_cnt_reg[2]__0' (FDRE) to 'mnist_process/conv1layer/align_line_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_line_cnt_reg[0]__0' (FDRE) to 'mnist_process/conv1layer/align_line_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_line_cnt_reg[1]__0' (FDRE) to 'mnist_process/conv1layer/align_line_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_line_cnt_reg[3]__0' (FDRE) to 'mnist_process/conv1layer/align_line_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_line_cnt_reg[4]__0' (FDRE) to 'mnist_process/conv1layer/align_line_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r_reg[1]__0' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r_reg[2]__0' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r_reg[0]__0' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[1]__1' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[1]__2'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[0]__1' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[0]__2'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[2]__0' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[2]__1'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[1]__0' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[1]__2'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[0]__0' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[0]__2'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[1]__2' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[1]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[2]__1' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[2]'
INFO: [Synth 8-3886] merging instance 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[0]__2' (FDE) to 'mnist_process/conv1layer/align_fifo_cnt2_r2_reg[0]'
INFO: [Synth 8-4480] The timing for the instance alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt_reg[2]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt_reg[0]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt_reg[1]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[5]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[2]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[0]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[1]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[3]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[4]__0' (FDRE) to 'conv2layeri_20/mnist_process/conv2layer/align_line_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r2_reg[1]__0' (FDE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r2_reg[1]__1'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r2_reg[0]__0' (FDE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r2_reg[0]__1'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r_reg[0]__0' (FDE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r_reg[2]__0' (FDE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r_reg[1]__0' (FDE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r2_reg[0]' (FDE) to 'conv2layeri_20/mnist_process/conv2layer/align_fifo_cnt2_r2_reg[0]__2'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:26 ; elapsed = 00:13:17 . Memory (MB): peak = 4385.316 ; gain = 4043.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |single_convcore__GBM0                  |          55|      4750|
|2     |single_convcore__GBM1                  |          55|      3865|
|3     |single_convcore__GBM2                  |          55|      3084|
|4     |single_convcore__GBM3                  |          55|      3865|
|5     |single_convcore__GBM4                  |          36|      3971|
|6     |max_pooling_core__GB0                  |           1|     11715|
|7     |max_pooling_core__GB1                  |           1|     11676|
|8     |max_pooling_core__GB2                  |           1|     11676|
|9     |max_pooling_core__GB3                  |           1|     11676|
|10    |max_pooling_core__GB4                  |           1|     11676|
|11    |convlayer__parameterized0__GC0         |           1|     14210|
|12    |max_pooling_core__parameterized0__GB0  |           1|     11676|
|13    |max_pooling_core__parameterized0__GB1  |           1|     11676|
|14    |max_pooling_core__parameterized0__GB2  |           1|     11676|
|15    |max_pooling_core__parameterized0__GB3  |           1|     10097|
|16    |max_pooling_core__parameterized0__GB4  |           1|     10472|
|17    |max_pooling_core__parameterized0__GB5  |           1|      8804|
|18    |max_pooling_core__parameterized0__GB6  |           1|     10049|
|19    |max_pooling_core__parameterized0__GB7  |           1|      7561|
|20    |max_pooling_core__parameterized0__GB8  |           1|     11484|
|21    |max_pooling_core__parameterized0__GB9  |           1|      8758|
|22    |max_pooling_core__parameterized0__GB10 |           1|     10241|
|23    |max_pooling_core__parameterized0__GB11 |           1|      4308|
|24    |datapath__130__GD                      |           1|     52976|
|25    |reg__507                               |           1|     80000|
|26    |mnist_process__GCB5                    |           1|     16700|
|27    |datapath__129__GD                      |           1|     53117|
|28    |mnist_process__GCB7                    |           1|      9811|
|29    |mnist_process__GCB9                    |           1|      8094|
|30    |single_convcore__GBM4__1               |           2|      4116|
|31    |single_convcore__GBM4__2               |          17|      4113|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance alinx_ov5640/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:12 ; elapsed = 00:17:06 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:24 ; elapsed = 00:17:18 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:18:52 ; elapsed = 00:19:46 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:19:11 ; elapsed = 00:20:05 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:59:57 ; elapsed = 02:00:54 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 02:00:06 ; elapsed = 02:01:02 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xpm_fifo_base  | xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/d_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/conv1layer/conv_out_data_valid_reg                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/conv1layer/align_row_cnt_r3_reg[5]                                  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system_wrapper | mnist_process/conv1layer/rd_ram_addr_r2_reg[5]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/conv2layer/conv_out_data_valid_reg                                  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/conv2layer/align_row_cnt_r3_reg[5]                                  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|system_wrapper | mnist_process/conv2layer/rd_ram_addr_r2_reg[5]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/sigmoid_inst/sigmoid_out_data_valid_reg                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/max_pooling1/pooling_ctrl_inst/genblk4[9].valid_reg_reg[10]         | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_wrapper | mnist_process/max_pooling2/pooling_ctrl_inst/genblk4[9].valid_reg_reg[10]         | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_wrapper | alinx_ov5640/mnist_en_r4_reg                                                      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |mnist_image_blkmem                     |         1|
|2     |system_xbar_0                          |         1|
|3     |system_auto_pc_0                       |         1|
|4     |system_xbar_1                          |         1|
|5     |system_auto_pc_1                       |         1|
|6     |system_axi_dynclk_0_0                  |         1|
|7     |system_axi_vdma_0_0                    |         1|
|8     |system_axi_vdma_1_0                    |         1|
|9     |system_axis_subset_converter_0_1       |         1|
|10    |system_axi_gpio_0_0                    |         1|
|11    |system_processing_system7_0_0          |         1|
|12    |system_rst_processing_system7_0_100M_0 |         1|
|13    |system_rst_processing_system7_0_150M_0 |         1|
|14    |system_v_axi4s_vid_out_0_0             |         1|
|15    |system_v_tc_0_0                        |         1|
|16    |system_xlconcat_0_0                    |         1|
|17    |system_xlconstant_0_0                  |         1|
|18    |rgb2dvi_hdmi                           |         1|
|19    |BN_blkmem                              |         1|
|20    |fcnnW_buffer                           |        10|
|21    |fcnnb_blkmem                           |         1|
|22    |fcnnW_blkmem                           |         1|
|23    |W1_blkmem                              |         1|
|24    |W2_blkmem                              |         1|
|25    |b1_blkmem                              |         1|
|26    |b2_blkmem                              |         1|
|27    |classify_ram                           |        10|
|28    |fix_float                              |         2|
|29    |float_div                              |         1|
|30    |float_fix                              |         1|
|31    |conv_ram                               |        30|
|32    |pooling_ram                            |       120|
|33    |sigmoid_blkmem                         |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+-------+
|      |Cell                                   |Count  |
+------+---------------------------------------+-------+
|1     |BN_blkmem                              |      1|
|2     |W1_blkmem                              |      1|
|3     |W2_blkmem                              |      1|
|4     |b1_blkmem                              |      1|
|5     |b2_blkmem                              |      1|
|6     |classify_ram                           |      1|
|7     |classify_ram__1                        |      1|
|8     |classify_ram__2                        |      1|
|9     |classify_ram__3                        |      1|
|10    |classify_ram__4                        |      1|
|11    |classify_ram__5                        |      1|
|12    |classify_ram__6                        |      1|
|13    |classify_ram__7                        |      1|
|14    |classify_ram__8                        |      1|
|15    |classify_ram__9                        |      1|
|16    |conv_ram                               |      1|
|17    |conv_ram__1                            |      1|
|18    |conv_ram__10                           |      1|
|19    |conv_ram__11                           |      1|
|20    |conv_ram__12                           |      1|
|21    |conv_ram__13                           |      1|
|22    |conv_ram__14                           |      1|
|23    |conv_ram__15                           |      1|
|24    |conv_ram__16                           |      1|
|25    |conv_ram__17                           |      1|
|26    |conv_ram__18                           |      1|
|27    |conv_ram__19                           |      1|
|28    |conv_ram__2                            |      1|
|29    |conv_ram__20                           |      1|
|30    |conv_ram__21                           |      1|
|31    |conv_ram__22                           |      1|
|32    |conv_ram__23                           |      1|
|33    |conv_ram__24                           |      1|
|34    |conv_ram__25                           |      1|
|35    |conv_ram__26                           |      1|
|36    |conv_ram__27                           |      1|
|37    |conv_ram__28                           |      1|
|38    |conv_ram__29                           |      1|
|39    |conv_ram__3                            |      1|
|40    |conv_ram__4                            |      1|
|41    |conv_ram__5                            |      1|
|42    |conv_ram__6                            |      1|
|43    |conv_ram__7                            |      1|
|44    |conv_ram__8                            |      1|
|45    |conv_ram__9                            |      1|
|46    |fcnnW_blkmem                           |      1|
|47    |fcnnW_buffer                           |      1|
|48    |fcnnW_buffer__1                        |      1|
|49    |fcnnW_buffer__2                        |      1|
|50    |fcnnW_buffer__3                        |      1|
|51    |fcnnW_buffer__4                        |      1|
|52    |fcnnW_buffer__5                        |      1|
|53    |fcnnW_buffer__6                        |      1|
|54    |fcnnW_buffer__7                        |      1|
|55    |fcnnW_buffer__8                        |      1|
|56    |fcnnW_buffer__9                        |      1|
|57    |fcnnb_blkmem                           |      1|
|58    |fix_float                              |      1|
|59    |fix_float__1                           |      1|
|60    |float_div                              |      1|
|61    |float_fix                              |      1|
|62    |mnist_image_blkmem                     |      1|
|63    |pooling_ram                            |      1|
|64    |pooling_ram__1                         |      1|
|65    |pooling_ram__10                        |      1|
|66    |pooling_ram__100                       |      1|
|67    |pooling_ram__101                       |      1|
|68    |pooling_ram__102                       |      1|
|69    |pooling_ram__103                       |      1|
|70    |pooling_ram__104                       |      1|
|71    |pooling_ram__105                       |      1|
|72    |pooling_ram__106                       |      1|
|73    |pooling_ram__107                       |      1|
|74    |pooling_ram__108                       |      1|
|75    |pooling_ram__109                       |      1|
|76    |pooling_ram__11                        |      1|
|77    |pooling_ram__110                       |      1|
|78    |pooling_ram__111                       |      1|
|79    |pooling_ram__112                       |      1|
|80    |pooling_ram__113                       |      1|
|81    |pooling_ram__114                       |      1|
|82    |pooling_ram__115                       |      1|
|83    |pooling_ram__116                       |      1|
|84    |pooling_ram__117                       |      1|
|85    |pooling_ram__118                       |      1|
|86    |pooling_ram__119                       |      1|
|87    |pooling_ram__12                        |      1|
|88    |pooling_ram__13                        |      1|
|89    |pooling_ram__14                        |      1|
|90    |pooling_ram__15                        |      1|
|91    |pooling_ram__16                        |      1|
|92    |pooling_ram__17                        |      1|
|93    |pooling_ram__18                        |      1|
|94    |pooling_ram__19                        |      1|
|95    |pooling_ram__2                         |      1|
|96    |pooling_ram__20                        |      1|
|97    |pooling_ram__21                        |      1|
|98    |pooling_ram__22                        |      1|
|99    |pooling_ram__23                        |      1|
|100   |pooling_ram__24                        |      1|
|101   |pooling_ram__25                        |      1|
|102   |pooling_ram__26                        |      1|
|103   |pooling_ram__27                        |      1|
|104   |pooling_ram__28                        |      1|
|105   |pooling_ram__29                        |      1|
|106   |pooling_ram__3                         |      1|
|107   |pooling_ram__30                        |      1|
|108   |pooling_ram__31                        |      1|
|109   |pooling_ram__32                        |      1|
|110   |pooling_ram__33                        |      1|
|111   |pooling_ram__34                        |      1|
|112   |pooling_ram__35                        |      1|
|113   |pooling_ram__36                        |      1|
|114   |pooling_ram__37                        |      1|
|115   |pooling_ram__38                        |      1|
|116   |pooling_ram__39                        |      1|
|117   |pooling_ram__4                         |      1|
|118   |pooling_ram__40                        |      1|
|119   |pooling_ram__41                        |      1|
|120   |pooling_ram__42                        |      1|
|121   |pooling_ram__43                        |      1|
|122   |pooling_ram__44                        |      1|
|123   |pooling_ram__45                        |      1|
|124   |pooling_ram__46                        |      1|
|125   |pooling_ram__47                        |      1|
|126   |pooling_ram__48                        |      1|
|127   |pooling_ram__49                        |      1|
|128   |pooling_ram__5                         |      1|
|129   |pooling_ram__50                        |      1|
|130   |pooling_ram__51                        |      1|
|131   |pooling_ram__52                        |      1|
|132   |pooling_ram__53                        |      1|
|133   |pooling_ram__54                        |      1|
|134   |pooling_ram__55                        |      1|
|135   |pooling_ram__56                        |      1|
|136   |pooling_ram__57                        |      1|
|137   |pooling_ram__58                        |      1|
|138   |pooling_ram__59                        |      1|
|139   |pooling_ram__6                         |      1|
|140   |pooling_ram__60                        |      1|
|141   |pooling_ram__61                        |      1|
|142   |pooling_ram__62                        |      1|
|143   |pooling_ram__63                        |      1|
|144   |pooling_ram__64                        |      1|
|145   |pooling_ram__65                        |      1|
|146   |pooling_ram__66                        |      1|
|147   |pooling_ram__67                        |      1|
|148   |pooling_ram__68                        |      1|
|149   |pooling_ram__69                        |      1|
|150   |pooling_ram__7                         |      1|
|151   |pooling_ram__70                        |      1|
|152   |pooling_ram__71                        |      1|
|153   |pooling_ram__72                        |      1|
|154   |pooling_ram__73                        |      1|
|155   |pooling_ram__74                        |      1|
|156   |pooling_ram__75                        |      1|
|157   |pooling_ram__76                        |      1|
|158   |pooling_ram__77                        |      1|
|159   |pooling_ram__78                        |      1|
|160   |pooling_ram__79                        |      1|
|161   |pooling_ram__8                         |      1|
|162   |pooling_ram__80                        |      1|
|163   |pooling_ram__81                        |      1|
|164   |pooling_ram__82                        |      1|
|165   |pooling_ram__83                        |      1|
|166   |pooling_ram__84                        |      1|
|167   |pooling_ram__85                        |      1|
|168   |pooling_ram__86                        |      1|
|169   |pooling_ram__87                        |      1|
|170   |pooling_ram__88                        |      1|
|171   |pooling_ram__89                        |      1|
|172   |pooling_ram__9                         |      1|
|173   |pooling_ram__90                        |      1|
|174   |pooling_ram__91                        |      1|
|175   |pooling_ram__92                        |      1|
|176   |pooling_ram__93                        |      1|
|177   |pooling_ram__94                        |      1|
|178   |pooling_ram__95                        |      1|
|179   |pooling_ram__96                        |      1|
|180   |pooling_ram__97                        |      1|
|181   |pooling_ram__98                        |      1|
|182   |pooling_ram__99                        |      1|
|183   |rgb2dvi_hdmi                           |      1|
|184   |sigmoid_blkmem                         |      1|
|185   |system_auto_pc_0                       |      1|
|186   |system_auto_pc_1                       |      1|
|187   |system_axi_dynclk_0_0                  |      1|
|188   |system_axi_gpio_0_0                    |      1|
|189   |system_axi_vdma_0_0                    |      1|
|190   |system_axi_vdma_1_0                    |      1|
|191   |system_axis_subset_converter_0_1       |      1|
|192   |system_processing_system7_0_0          |      1|
|193   |system_rst_processing_system7_0_100M_0 |      1|
|194   |system_rst_processing_system7_0_150M_0 |      1|
|195   |system_v_axi4s_vid_out_0_0             |      1|
|196   |system_v_tc_0_0                        |      1|
|197   |system_xbar_0                          |      1|
|198   |system_xbar_1                          |      1|
|199   |system_xlconcat_0_0                    |      1|
|200   |system_xlconstant_0_0                  |      1|
|201   |BUFG                                   |      1|
|202   |CARRY4                                 | 113978|
|203   |DSP48E1                                |     36|
|204   |DSP48E1_1                              |     36|
|205   |DSP48E1_2                              |      3|
|206   |DSP48E1_3                              |      3|
|207   |LUT1                                   |    265|
|208   |LUT2                                   | 312125|
|209   |LUT3                                   |  69999|
|210   |LUT4                                   | 151111|
|211   |LUT5                                   | 100992|
|212   |LUT6                                   | 527098|
|213   |MUXF7                                  |   2208|
|214   |MUXF8                                  |    640|
|215   |RAMB18E1                               |      1|
|216   |RAMB36E1                               |      1|
|217   |SRL16E                                 |     17|
|218   |FDCE                                   |     19|
|219   |FDRE                                   | 206985|
|220   |FDSE                                   |    133|
|221   |IBUF                                   |     11|
|222   |IOBUF                                  |      2|
|223   |OBUF                                   |      6|
+------+---------------------------------------+-------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------+--------+
|      |Instance                                                              |Module                                   |Cells   |
+------+----------------------------------------------------------------------+-----------------------------------------+--------+
|1     |top                                                                   |                                         | 1496645|
|2     |  mnist_256to1pix                                                     |mnist_256to1pix                          |    1141|
|3     |  system_i                                                            |system                                   |    2253|
|4     |    axi_mem_intercon                                                  |system_axi_mem_intercon_0                |     619|
|5     |      m00_couplers                                                    |m00_couplers_imp_1TEAG88                 |     265|
|6     |    processing_system7_0_axi_periph                                   |system_processing_system7_0_axi_periph_0 |     773|
|7     |      s00_couplers                                                    |s00_couplers_imp_IK3G2O                  |     177|
|8     |  alinx_ov5640                                                        |alinx_ov5640                             |     904|
|9     |    cmos_8_16bit_m0                                                   |cmos_8_16bit                             |      47|
|10    |    xpm_fifo_async_inst                                               |xpm_fifo_async                           |     630|
|11    |      \gnuram_async_fifo.xpm_fifo_base_inst                           |xpm_fifo_base                            |     612|
|12    |        \gen_sdpram.xpm_memory_base_inst                              |xpm_memory_base                          |      28|
|13    |        \gen_cdc_pntr.wr_pntr_cdc_inst                                |xpm_cdc_gray__1                          |      56|
|14    |        \gen_cdc_pntr.wr_pntr_cdc_dc_inst                             |xpm_cdc_gray__parameterized0             |      86|
|15    |        \gen_cdc_pntr.rd_pntr_cdc_inst                                |xpm_cdc_gray                             |      56|
|16    |        \gen_cdc_pntr.rd_pntr_cdc_dc_inst                             |xpm_cdc_gray__parameterized1             |      62|
|17    |        \gen_cdc_pntr.rpw_gray_reg                                    |xpm_fifo_reg_vec                         |      23|
|18    |        \gen_cdc_pntr.rpw_gray_reg_dc                                 |xpm_fifo_reg_vec__parameterized0         |      12|
|19    |        \gen_cdc_pntr.wpr_gray_reg                                    |xpm_fifo_reg_vec_1013                    |      25|
|20    |        \gen_cdc_pntr.wpr_gray_reg_dc                                 |xpm_fifo_reg_vec__parameterized0_1014    |      24|
|21    |        \gen_fwft.rdpp1_inst                                          |xpm_counter_updn                         |       8|
|22    |        rdp_inst                                                      |xpm_counter_updn__parameterized0         |      53|
|23    |        rdpp1_inst                                                    |xpm_counter_updn__parameterized1         |      15|
|24    |        rst_d1_inst                                                   |xpm_fifo_reg_bit                         |       2|
|25    |        wrp_inst                                                      |xpm_counter_updn__parameterized0_1015    |      30|
|26    |        wrpp1_inst                                                    |xpm_counter_updn__parameterized1_1016    |      28|
|27    |        wrpp2_inst                                                    |xpm_counter_updn__parameterized2         |      14|
|28    |        xpm_fifo_rst_inst                                             |xpm_fifo_rst                             |      27|
|29    |          \gen_rst_ic.wrst_rd_inst                                    |xpm_cdc_sync_rst__1                      |       2|
|30    |          \gen_rst_ic.rrst_wr_inst                                    |xpm_cdc_sync_rst                         |       2|
|31    |          \gen_rst_ic.rrst_rd_inst                                    |xpm_reg_pipe_bit__parameterized0         |       5|
|32    |            \gen_pipe_bit[1].pipe_bit_inst                            |xpm_fifo_reg_bit_1019                    |       1|
|33    |            \gen_pipe_bit[2].pipe_bit_inst                            |xpm_fifo_reg_bit_1020                    |       4|
|34    |          \gen_rst_ic.wrst_wr_inst                                    |xpm_reg_pipe_bit                         |       3|
|35    |            \gen_pipe_bit[0].pipe_bit_inst                            |xpm_fifo_reg_bit_1017                    |       1|
|36    |            \gen_pipe_bit[1].pipe_bit_inst                            |xpm_fifo_reg_bit_1018                    |       2|
|37    |  mnist_process                                                       |mnist_process                            | 1462392|
|38    |    batch_normalization_inst                                          |batch_normalization                      |    5001|
|39    |    conv1layer                                                        |convlayer                                |  104089|
|40    |      \co1[0].ci2[0].single_convcore                                  |single_convcore_1008                     |    8582|
|41    |      \co1[1].ci2[0].single_convcore                                  |single_convcore_1009                     |    7232|
|42    |      \co1[2].ci2[0].single_convcore                                  |single_convcore_1010                     |    7232|
|43    |      \co1[3].ci2[0].single_convcore                                  |single_convcore_1011                     |    7232|
|44    |      \co1[4].ci2[0].single_convcore                                  |single_convcore_1012                     |    7232|
|45    |    conv2layer                                                        |convlayer__parameterized0                | 1029169|
|46    |      \co1[0].ci2[0].single_convcore                                  |single_convcore                          |    8597|
|47    |      \co1[0].ci2[1].single_convcore                                  |single_convcore_959                      |    7187|
|48    |      \co1[0].ci2[2].single_convcore                                  |single_convcore_960                      |    7247|
|49    |      \co1[0].ci2[3].single_convcore                                  |single_convcore_961                      |    7187|
|50    |      \co1[0].ci2[4].single_convcore                                  |single_convcore_962                      |    7247|
|51    |      \co1[1].ci2[0].single_convcore                                  |single_convcore_963                      |    7247|
|52    |      \co1[1].ci2[1].single_convcore                                  |single_convcore_964                      |    7187|
|53    |      \co1[1].ci2[2].single_convcore                                  |single_convcore_965                      |    7247|
|54    |      \co1[1].ci2[3].single_convcore                                  |single_convcore_966                      |    7187|
|55    |      \co1[1].ci2[4].single_convcore                                  |single_convcore_967                      |    7247|
|56    |      \co1[2].ci2[0].single_convcore                                  |single_convcore_968                      |    7247|
|57    |      \co1[2].ci2[1].single_convcore                                  |single_convcore_969                      |    7187|
|58    |      \co1[2].ci2[2].single_convcore                                  |single_convcore_970                      |    7247|
|59    |      \co1[2].ci2[3].single_convcore                                  |single_convcore_971                      |    7187|
|60    |      \co1[2].ci2[4].single_convcore                                  |single_convcore_972                      |    7145|
|61    |      \co1[3].ci2[0].single_convcore                                  |single_convcore_973                      |    7145|
|62    |      \co1[3].ci2[1].single_convcore                                  |single_convcore_974                      |    7085|
|63    |      \co1[3].ci2[2].single_convcore                                  |single_convcore_975                      |    7145|
|64    |      \co1[3].ci2[3].single_convcore                                  |single_convcore_976                      |    7085|
|65    |      \co1[3].ci2[4].single_convcore                                  |single_convcore_977                      |    7145|
|66    |      \co1[4].ci2[0].single_convcore                                  |single_convcore_978                      |    7145|
|67    |      \co1[4].ci2[1].single_convcore                                  |single_convcore_979                      |    7085|
|68    |      \co1[4].ci2[2].single_convcore                                  |single_convcore_980                      |    7145|
|69    |      \co1[4].ci2[3].single_convcore                                  |single_convcore_981                      |    7085|
|70    |      \co1[4].ci2[4].single_convcore                                  |single_convcore_982                      |    7145|
|71    |      \co1[5].ci2[0].single_convcore                                  |single_convcore_983                      |    7145|
|72    |      \co1[5].ci2[1].single_convcore                                  |single_convcore_984                      |    7085|
|73    |      \co1[5].ci2[2].single_convcore                                  |single_convcore_985                      |    7145|
|74    |      \co1[5].ci2[3].single_convcore                                  |single_convcore_986                      |    7085|
|75    |      \co1[5].ci2[4].single_convcore                                  |single_convcore_987                      |    7145|
|76    |      \co1[6].ci2[0].single_convcore                                  |single_convcore_988                      |    7145|
|77    |      \co1[6].ci2[1].single_convcore                                  |single_convcore_989                      |    7085|
|78    |      \co1[6].ci2[2].single_convcore                                  |single_convcore_990                      |    7145|
|79    |      \co1[6].ci2[3].single_convcore                                  |single_convcore_991                      |    7085|
|80    |      \co1[6].ci2[4].single_convcore                                  |single_convcore_992                      |    7145|
|81    |      \co1[7].ci2[0].single_convcore                                  |single_convcore_993                      |    7145|
|82    |      \co1[7].ci2[1].single_convcore                                  |single_convcore_994                      |    7085|
|83    |      \co1[7].ci2[2].single_convcore                                  |single_convcore_995                      |    7145|
|84    |      \co1[7].ci2[3].single_convcore                                  |single_convcore_996                      |    7085|
|85    |      \co1[7].ci2[4].single_convcore                                  |single_convcore_997                      |    7145|
|86    |      \co1[8].ci2[0].single_convcore                                  |single_convcore_998                      |    7145|
|87    |      \co1[8].ci2[1].single_convcore                                  |single_convcore_999                      |    7085|
|88    |      \co1[8].ci2[2].single_convcore                                  |single_convcore_1000                     |    7145|
|89    |      \co1[8].ci2[3].single_convcore                                  |single_convcore_1001                     |    7085|
|90    |      \co1[8].ci2[4].single_convcore                                  |single_convcore_1002                     |    7145|
|91    |      \co1[9].ci2[0].single_convcore                                  |single_convcore_1003                     |    7145|
|92    |      \co1[9].ci2[1].single_convcore                                  |single_convcore_1004                     |    7085|
|93    |      \co1[9].ci2[2].single_convcore                                  |single_convcore_1005                     |    7145|
|94    |      \co1[9].ci2[3].single_convcore                                  |single_convcore_1006                     |    7085|
|95    |      \co1[9].ci2[4].single_convcore                                  |single_convcore_1007                     |    7145|
|96    |    max_pooling1                                                      |max_pooling                              |   62611|
|97    |      max_pooling_core_inst                                           |max_pooling_core                         |   58372|
|98    |        \all_channel[0].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_639                  |    1434|
|99    |          \compare[0].max                                             |max2to1_952                              |     252|
|100   |          \compare[1].max                                             |max2to1_953                              |     150|
|101   |          \compare[2].max                                             |max2to1_954                              |     150|
|102   |          \compare[3].max                                             |max2to1_955                              |     150|
|103   |          \compare[4].max                                             |max2to1_956                              |     150|
|104   |          \compare[5].max                                             |max2to1_957                              |     150|
|105   |          \compare[6].max                                             |max2to1_958                              |      48|
|106   |        \all_channel[0].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_640  |    1434|
|107   |          \compare[0].max                                             |max2to1_945                              |     252|
|108   |          \compare[1].max                                             |max2to1_946                              |     150|
|109   |          \compare[2].max                                             |max2to1_947                              |     150|
|110   |          \compare[3].max                                             |max2to1_948                              |     150|
|111   |          \compare[4].max                                             |max2to1_949                              |     150|
|112   |          \compare[5].max                                             |max2to1_950                              |     150|
|113   |          \compare[6].max                                             |max2to1_951                              |      48|
|114   |        \all_channel[0].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_641  |    1434|
|115   |          \compare[0].max                                             |max2to1_938                              |     252|
|116   |          \compare[1].max                                             |max2to1_939                              |     150|
|117   |          \compare[2].max                                             |max2to1_940                              |     150|
|118   |          \compare[3].max                                             |max2to1_941                              |     150|
|119   |          \compare[4].max                                             |max2to1_942                              |     150|
|120   |          \compare[5].max                                             |max2to1_943                              |     150|
|121   |          \compare[6].max                                             |max2to1_944                              |      48|
|122   |        \all_channel[0].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_642  |    1530|
|123   |          \compare[0].max                                             |max2to1_931                              |     252|
|124   |          \compare[1].max                                             |max2to1_932                              |     150|
|125   |          \compare[2].max                                             |max2to1_933                              |     150|
|126   |          \compare[3].max                                             |max2to1_934                              |     150|
|127   |          \compare[4].max                                             |max2to1_935                              |     150|
|128   |          \compare[5].max                                             |max2to1_936                              |     150|
|129   |          \compare[6].max                                             |max2to1_937                              |     144|
|130   |        \all_channel[0].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_643  |    1434|
|131   |          \compare[0].max                                             |max2to1_924                              |     252|
|132   |          \compare[1].max                                             |max2to1_925                              |     150|
|133   |          \compare[2].max                                             |max2to1_926                              |     150|
|134   |          \compare[3].max                                             |max2to1_927                              |     150|
|135   |          \compare[4].max                                             |max2to1_928                              |     150|
|136   |          \compare[5].max                                             |max2to1_929                              |     150|
|137   |          \compare[6].max                                             |max2to1_930                              |      48|
|138   |        \all_channel[0].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_644  |    1434|
|139   |          \compare[0].max                                             |max2to1_917                              |     252|
|140   |          \compare[1].max                                             |max2to1_918                              |     150|
|141   |          \compare[2].max                                             |max2to1_919                              |     150|
|142   |          \compare[3].max                                             |max2to1_920                              |     150|
|143   |          \compare[4].max                                             |max2to1_921                              |     150|
|144   |          \compare[5].max                                             |max2to1_922                              |     150|
|145   |          \compare[6].max                                             |max2to1_923                              |      48|
|146   |        \all_channel[0].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_645  |    1434|
|147   |          \compare[0].max                                             |max2to1_910                              |     252|
|148   |          \compare[1].max                                             |max2to1_911                              |     150|
|149   |          \compare[2].max                                             |max2to1_912                              |     150|
|150   |          \compare[3].max                                             |max2to1_913                              |     150|
|151   |          \compare[4].max                                             |max2to1_914                              |     150|
|152   |          \compare[5].max                                             |max2to1_915                              |     150|
|153   |          \compare[6].max                                             |max2to1_916                              |      48|
|154   |        \all_channel[0].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_646  |    1482|
|155   |          \compare[0].max                                             |max2to1_903                              |     252|
|156   |          \compare[1].max                                             |max2to1_904                              |     150|
|157   |          \compare[2].max                                             |max2to1_905                              |     150|
|158   |          \compare[3].max                                             |max2to1_906                              |     150|
|159   |          \compare[4].max                                             |max2to1_907                              |     150|
|160   |          \compare[5].max                                             |max2to1_908                              |     150|
|161   |          \compare[6].max                                             |max2to1_909                              |      96|
|162   |        \all_channel[1].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_647                  |    1434|
|163   |          \compare[0].max                                             |max2to1_896                              |     252|
|164   |          \compare[1].max                                             |max2to1_897                              |     150|
|165   |          \compare[2].max                                             |max2to1_898                              |     150|
|166   |          \compare[3].max                                             |max2to1_899                              |     150|
|167   |          \compare[4].max                                             |max2to1_900                              |     150|
|168   |          \compare[5].max                                             |max2to1_901                              |     150|
|169   |          \compare[6].max                                             |max2to1_902                              |      48|
|170   |        \all_channel[1].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_648  |    1434|
|171   |          \compare[0].max                                             |max2to1_889                              |     252|
|172   |          \compare[1].max                                             |max2to1_890                              |     150|
|173   |          \compare[2].max                                             |max2to1_891                              |     150|
|174   |          \compare[3].max                                             |max2to1_892                              |     150|
|175   |          \compare[4].max                                             |max2to1_893                              |     150|
|176   |          \compare[5].max                                             |max2to1_894                              |     150|
|177   |          \compare[6].max                                             |max2to1_895                              |      48|
|178   |        \all_channel[1].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_649  |    1434|
|179   |          \compare[0].max                                             |max2to1_882                              |     252|
|180   |          \compare[1].max                                             |max2to1_883                              |     150|
|181   |          \compare[2].max                                             |max2to1_884                              |     150|
|182   |          \compare[3].max                                             |max2to1_885                              |     150|
|183   |          \compare[4].max                                             |max2to1_886                              |     150|
|184   |          \compare[5].max                                             |max2to1_887                              |     150|
|185   |          \compare[6].max                                             |max2to1_888                              |      48|
|186   |        \all_channel[1].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_650  |    1530|
|187   |          \compare[0].max                                             |max2to1_875                              |     252|
|188   |          \compare[1].max                                             |max2to1_876                              |     150|
|189   |          \compare[2].max                                             |max2to1_877                              |     150|
|190   |          \compare[3].max                                             |max2to1_878                              |     150|
|191   |          \compare[4].max                                             |max2to1_879                              |     150|
|192   |          \compare[5].max                                             |max2to1_880                              |     150|
|193   |          \compare[6].max                                             |max2to1_881                              |     144|
|194   |        \all_channel[1].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_651  |    1434|
|195   |          \compare[0].max                                             |max2to1_868                              |     252|
|196   |          \compare[1].max                                             |max2to1_869                              |     150|
|197   |          \compare[2].max                                             |max2to1_870                              |     150|
|198   |          \compare[3].max                                             |max2to1_871                              |     150|
|199   |          \compare[4].max                                             |max2to1_872                              |     150|
|200   |          \compare[5].max                                             |max2to1_873                              |     150|
|201   |          \compare[6].max                                             |max2to1_874                              |      48|
|202   |        \all_channel[1].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_652  |    1434|
|203   |          \compare[0].max                                             |max2to1_861                              |     252|
|204   |          \compare[1].max                                             |max2to1_862                              |     150|
|205   |          \compare[2].max                                             |max2to1_863                              |     150|
|206   |          \compare[3].max                                             |max2to1_864                              |     150|
|207   |          \compare[4].max                                             |max2to1_865                              |     150|
|208   |          \compare[5].max                                             |max2to1_866                              |     150|
|209   |          \compare[6].max                                             |max2to1_867                              |      48|
|210   |        \all_channel[1].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_653  |    1434|
|211   |          \compare[0].max                                             |max2to1_854                              |     252|
|212   |          \compare[1].max                                             |max2to1_855                              |     150|
|213   |          \compare[2].max                                             |max2to1_856                              |     150|
|214   |          \compare[3].max                                             |max2to1_857                              |     150|
|215   |          \compare[4].max                                             |max2to1_858                              |     150|
|216   |          \compare[5].max                                             |max2to1_859                              |     150|
|217   |          \compare[6].max                                             |max2to1_860                              |      48|
|218   |        \all_channel[1].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_654  |    1482|
|219   |          \compare[0].max                                             |max2to1_847                              |     252|
|220   |          \compare[1].max                                             |max2to1_848                              |     150|
|221   |          \compare[2].max                                             |max2to1_849                              |     150|
|222   |          \compare[3].max                                             |max2to1_850                              |     150|
|223   |          \compare[4].max                                             |max2to1_851                              |     150|
|224   |          \compare[5].max                                             |max2to1_852                              |     150|
|225   |          \compare[6].max                                             |max2to1_853                              |      96|
|226   |        \all_channel[2].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_655                  |    1435|
|227   |          \compare[0].max                                             |max2to1_840                              |     252|
|228   |          \compare[1].max                                             |max2to1_841                              |     150|
|229   |          \compare[2].max                                             |max2to1_842                              |     150|
|230   |          \compare[3].max                                             |max2to1_843                              |     150|
|231   |          \compare[4].max                                             |max2to1_844                              |     150|
|232   |          \compare[5].max                                             |max2to1_845                              |     150|
|233   |          \compare[6].max                                             |max2to1_846                              |      48|
|234   |        \all_channel[2].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_656  |    1435|
|235   |          \compare[0].max                                             |max2to1_833                              |     252|
|236   |          \compare[1].max                                             |max2to1_834                              |     150|
|237   |          \compare[2].max                                             |max2to1_835                              |     150|
|238   |          \compare[3].max                                             |max2to1_836                              |     150|
|239   |          \compare[4].max                                             |max2to1_837                              |     150|
|240   |          \compare[5].max                                             |max2to1_838                              |     150|
|241   |          \compare[6].max                                             |max2to1_839                              |      48|
|242   |        \all_channel[2].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_657  |    1436|
|243   |          \compare[0].max                                             |max2to1_826                              |     252|
|244   |          \compare[1].max                                             |max2to1_827                              |     150|
|245   |          \compare[2].max                                             |max2to1_828                              |     150|
|246   |          \compare[3].max                                             |max2to1_829                              |     150|
|247   |          \compare[4].max                                             |max2to1_830                              |     150|
|248   |          \compare[5].max                                             |max2to1_831                              |     150|
|249   |          \compare[6].max                                             |max2to1_832                              |      48|
|250   |        \all_channel[2].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_658  |    1531|
|251   |          \compare[0].max                                             |max2to1_819                              |     252|
|252   |          \compare[1].max                                             |max2to1_820                              |     150|
|253   |          \compare[2].max                                             |max2to1_821                              |     150|
|254   |          \compare[3].max                                             |max2to1_822                              |     150|
|255   |          \compare[4].max                                             |max2to1_823                              |     150|
|256   |          \compare[5].max                                             |max2to1_824                              |     150|
|257   |          \compare[6].max                                             |max2to1_825                              |     144|
|258   |        \all_channel[2].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_659  |    1437|
|259   |          \compare[0].max                                             |max2to1_812                              |     252|
|260   |          \compare[1].max                                             |max2to1_813                              |     150|
|261   |          \compare[2].max                                             |max2to1_814                              |     150|
|262   |          \compare[3].max                                             |max2to1_815                              |     150|
|263   |          \compare[4].max                                             |max2to1_816                              |     150|
|264   |          \compare[5].max                                             |max2to1_817                              |     150|
|265   |          \compare[6].max                                             |max2to1_818                              |      48|
|266   |        \all_channel[2].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_660  |    1435|
|267   |          \compare[0].max                                             |max2to1_805                              |     252|
|268   |          \compare[1].max                                             |max2to1_806                              |     150|
|269   |          \compare[2].max                                             |max2to1_807                              |     150|
|270   |          \compare[3].max                                             |max2to1_808                              |     150|
|271   |          \compare[4].max                                             |max2to1_809                              |     150|
|272   |          \compare[5].max                                             |max2to1_810                              |     150|
|273   |          \compare[6].max                                             |max2to1_811                              |      48|
|274   |        \all_channel[2].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_661  |    1435|
|275   |          \compare[0].max                                             |max2to1_798                              |     252|
|276   |          \compare[1].max                                             |max2to1_799                              |     150|
|277   |          \compare[2].max                                             |max2to1_800                              |     150|
|278   |          \compare[3].max                                             |max2to1_801                              |     150|
|279   |          \compare[4].max                                             |max2to1_802                              |     150|
|280   |          \compare[5].max                                             |max2to1_803                              |     150|
|281   |          \compare[6].max                                             |max2to1_804                              |      48|
|282   |        \all_channel[2].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_662  |    1483|
|283   |          \compare[0].max                                             |max2to1_791                              |     252|
|284   |          \compare[1].max                                             |max2to1_792                              |     150|
|285   |          \compare[2].max                                             |max2to1_793                              |     150|
|286   |          \compare[3].max                                             |max2to1_794                              |     150|
|287   |          \compare[4].max                                             |max2to1_795                              |     150|
|288   |          \compare[5].max                                             |max2to1_796                              |     150|
|289   |          \compare[6].max                                             |max2to1_797                              |      96|
|290   |        \all_channel[3].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_663                  |    1434|
|291   |          \compare[0].max                                             |max2to1_784                              |     252|
|292   |          \compare[1].max                                             |max2to1_785                              |     150|
|293   |          \compare[2].max                                             |max2to1_786                              |     150|
|294   |          \compare[3].max                                             |max2to1_787                              |     150|
|295   |          \compare[4].max                                             |max2to1_788                              |     150|
|296   |          \compare[5].max                                             |max2to1_789                              |     150|
|297   |          \compare[6].max                                             |max2to1_790                              |      48|
|298   |        \all_channel[3].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_664  |    1434|
|299   |          \compare[0].max                                             |max2to1_777                              |     252|
|300   |          \compare[1].max                                             |max2to1_778                              |     150|
|301   |          \compare[2].max                                             |max2to1_779                              |     150|
|302   |          \compare[3].max                                             |max2to1_780                              |     150|
|303   |          \compare[4].max                                             |max2to1_781                              |     150|
|304   |          \compare[5].max                                             |max2to1_782                              |     150|
|305   |          \compare[6].max                                             |max2to1_783                              |      48|
|306   |        \all_channel[3].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_665  |    1434|
|307   |          \compare[0].max                                             |max2to1_770                              |     252|
|308   |          \compare[1].max                                             |max2to1_771                              |     150|
|309   |          \compare[2].max                                             |max2to1_772                              |     150|
|310   |          \compare[3].max                                             |max2to1_773                              |     150|
|311   |          \compare[4].max                                             |max2to1_774                              |     150|
|312   |          \compare[5].max                                             |max2to1_775                              |     150|
|313   |          \compare[6].max                                             |max2to1_776                              |      48|
|314   |        \all_channel[3].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_666  |    1530|
|315   |          \compare[0].max                                             |max2to1_763                              |     252|
|316   |          \compare[1].max                                             |max2to1_764                              |     150|
|317   |          \compare[2].max                                             |max2to1_765                              |     150|
|318   |          \compare[3].max                                             |max2to1_766                              |     150|
|319   |          \compare[4].max                                             |max2to1_767                              |     150|
|320   |          \compare[5].max                                             |max2to1_768                              |     150|
|321   |          \compare[6].max                                             |max2to1_769                              |     144|
|322   |        \all_channel[3].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_667  |    1434|
|323   |          \compare[0].max                                             |max2to1_756                              |     252|
|324   |          \compare[1].max                                             |max2to1_757                              |     150|
|325   |          \compare[2].max                                             |max2to1_758                              |     150|
|326   |          \compare[3].max                                             |max2to1_759                              |     150|
|327   |          \compare[4].max                                             |max2to1_760                              |     150|
|328   |          \compare[5].max                                             |max2to1_761                              |     150|
|329   |          \compare[6].max                                             |max2to1_762                              |      48|
|330   |        \all_channel[3].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_668  |    1434|
|331   |          \compare[0].max                                             |max2to1_749                              |     252|
|332   |          \compare[1].max                                             |max2to1_750                              |     150|
|333   |          \compare[2].max                                             |max2to1_751                              |     150|
|334   |          \compare[3].max                                             |max2to1_752                              |     150|
|335   |          \compare[4].max                                             |max2to1_753                              |     150|
|336   |          \compare[5].max                                             |max2to1_754                              |     150|
|337   |          \compare[6].max                                             |max2to1_755                              |      48|
|338   |        \all_channel[3].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_669  |    1434|
|339   |          \compare[0].max                                             |max2to1_742                              |     252|
|340   |          \compare[1].max                                             |max2to1_743                              |     150|
|341   |          \compare[2].max                                             |max2to1_744                              |     150|
|342   |          \compare[3].max                                             |max2to1_745                              |     150|
|343   |          \compare[4].max                                             |max2to1_746                              |     150|
|344   |          \compare[5].max                                             |max2to1_747                              |     150|
|345   |          \compare[6].max                                             |max2to1_748                              |      48|
|346   |        \all_channel[3].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_670  |    1482|
|347   |          \compare[0].max                                             |max2to1_735                              |     252|
|348   |          \compare[1].max                                             |max2to1_736                              |     150|
|349   |          \compare[2].max                                             |max2to1_737                              |     150|
|350   |          \compare[3].max                                             |max2to1_738                              |     150|
|351   |          \compare[4].max                                             |max2to1_739                              |     150|
|352   |          \compare[5].max                                             |max2to1_740                              |     150|
|353   |          \compare[6].max                                             |max2to1_741                              |      96|
|354   |        \all_channel[4].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_671                  |    1434|
|355   |          \compare[0].max                                             |max2to1_728                              |     252|
|356   |          \compare[1].max                                             |max2to1_729                              |     150|
|357   |          \compare[2].max                                             |max2to1_730                              |     150|
|358   |          \compare[3].max                                             |max2to1_731                              |     150|
|359   |          \compare[4].max                                             |max2to1_732                              |     150|
|360   |          \compare[5].max                                             |max2to1_733                              |     150|
|361   |          \compare[6].max                                             |max2to1_734                              |      48|
|362   |        \all_channel[4].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_672  |    1434|
|363   |          \compare[0].max                                             |max2to1_721                              |     252|
|364   |          \compare[1].max                                             |max2to1_722                              |     150|
|365   |          \compare[2].max                                             |max2to1_723                              |     150|
|366   |          \compare[3].max                                             |max2to1_724                              |     150|
|367   |          \compare[4].max                                             |max2to1_725                              |     150|
|368   |          \compare[5].max                                             |max2to1_726                              |     150|
|369   |          \compare[6].max                                             |max2to1_727                              |      48|
|370   |        \all_channel[4].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_673  |    1434|
|371   |          \compare[0].max                                             |max2to1_714                              |     252|
|372   |          \compare[1].max                                             |max2to1_715                              |     150|
|373   |          \compare[2].max                                             |max2to1_716                              |     150|
|374   |          \compare[3].max                                             |max2to1_717                              |     150|
|375   |          \compare[4].max                                             |max2to1_718                              |     150|
|376   |          \compare[5].max                                             |max2to1_719                              |     150|
|377   |          \compare[6].max                                             |max2to1_720                              |      48|
|378   |        \all_channel[4].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_674  |    1530|
|379   |          \compare[0].max                                             |max2to1_707                              |     252|
|380   |          \compare[1].max                                             |max2to1_708                              |     150|
|381   |          \compare[2].max                                             |max2to1_709                              |     150|
|382   |          \compare[3].max                                             |max2to1_710                              |     150|
|383   |          \compare[4].max                                             |max2to1_711                              |     150|
|384   |          \compare[5].max                                             |max2to1_712                              |     150|
|385   |          \compare[6].max                                             |max2to1_713                              |     144|
|386   |        \all_channel[4].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_675  |    1434|
|387   |          \compare[0].max                                             |max2to1_700                              |     252|
|388   |          \compare[1].max                                             |max2to1_701                              |     150|
|389   |          \compare[2].max                                             |max2to1_702                              |     150|
|390   |          \compare[3].max                                             |max2to1_703                              |     150|
|391   |          \compare[4].max                                             |max2to1_704                              |     150|
|392   |          \compare[5].max                                             |max2to1_705                              |     150|
|393   |          \compare[6].max                                             |max2to1_706                              |      48|
|394   |        \all_channel[4].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_676  |    1434|
|395   |          \compare[0].max                                             |max2to1_693                              |     252|
|396   |          \compare[1].max                                             |max2to1_694                              |     150|
|397   |          \compare[2].max                                             |max2to1_695                              |     150|
|398   |          \compare[3].max                                             |max2to1_696                              |     150|
|399   |          \compare[4].max                                             |max2to1_697                              |     150|
|400   |          \compare[5].max                                             |max2to1_698                              |     150|
|401   |          \compare[6].max                                             |max2to1_699                              |      48|
|402   |        \all_channel[4].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_677  |    1434|
|403   |          \compare[0].max                                             |max2to1_686                              |     252|
|404   |          \compare[1].max                                             |max2to1_687                              |     150|
|405   |          \compare[2].max                                             |max2to1_688                              |     150|
|406   |          \compare[3].max                                             |max2to1_689                              |     150|
|407   |          \compare[4].max                                             |max2to1_690                              |     150|
|408   |          \compare[5].max                                             |max2to1_691                              |     150|
|409   |          \compare[6].max                                             |max2to1_692                              |      48|
|410   |        \all_channel[4].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_678  |    1482|
|411   |          \compare[0].max                                             |max2to1_679                              |     252|
|412   |          \compare[1].max                                             |max2to1_680                              |     150|
|413   |          \compare[2].max                                             |max2to1_681                              |     150|
|414   |          \compare[3].max                                             |max2to1_682                              |     150|
|415   |          \compare[4].max                                             |max2to1_683                              |     150|
|416   |          \compare[5].max                                             |max2to1_684                              |     150|
|417   |          \compare[6].max                                             |max2to1_685                              |      96|
|418   |      pooling_ctrl_inst                                               |pooling_ctrl                             |     399|
|419   |    max_pooling2                                                      |max_pooling__parameterized0              |  124814|
|420   |      max_pooling_core_inst                                           |max_pooling_core__parameterized0         |  116753|
|421   |        \all_channel[0].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial                      |    1438|
|422   |          \compare[0].max                                             |max2to1_632                              |     252|
|423   |          \compare[1].max                                             |max2to1_633                              |     150|
|424   |          \compare[2].max                                             |max2to1_634                              |     150|
|425   |          \compare[3].max                                             |max2to1_635                              |     150|
|426   |          \compare[4].max                                             |max2to1_636                              |     150|
|427   |          \compare[5].max                                             |max2to1_637                              |     150|
|428   |          \compare[6].max                                             |max2to1_638                              |      48|
|429   |        \all_channel[0].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0      |    1434|
|430   |          \compare[0].max                                             |max2to1_625                              |     252|
|431   |          \compare[1].max                                             |max2to1_626                              |     150|
|432   |          \compare[2].max                                             |max2to1_627                              |     150|
|433   |          \compare[3].max                                             |max2to1_628                              |     150|
|434   |          \compare[4].max                                             |max2to1_629                              |     150|
|435   |          \compare[5].max                                             |max2to1_630                              |     150|
|436   |          \compare[6].max                                             |max2to1_631                              |      48|
|437   |        \all_channel[0].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1      |    1434|
|438   |          \compare[0].max                                             |max2to1_618                              |     252|
|439   |          \compare[1].max                                             |max2to1_619                              |     150|
|440   |          \compare[2].max                                             |max2to1_620                              |     150|
|441   |          \compare[3].max                                             |max2to1_621                              |     150|
|442   |          \compare[4].max                                             |max2to1_622                              |     150|
|443   |          \compare[5].max                                             |max2to1_623                              |     150|
|444   |          \compare[6].max                                             |max2to1_624                              |      48|
|445   |        \all_channel[0].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2      |    1530|
|446   |          \compare[0].max                                             |max2to1_611                              |     252|
|447   |          \compare[1].max                                             |max2to1_612                              |     150|
|448   |          \compare[2].max                                             |max2to1_613                              |     150|
|449   |          \compare[3].max                                             |max2to1_614                              |     150|
|450   |          \compare[4].max                                             |max2to1_615                              |     150|
|451   |          \compare[5].max                                             |max2to1_616                              |     150|
|452   |          \compare[6].max                                             |max2to1_617                              |     144|
|453   |        \all_channel[0].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3      |    1434|
|454   |          \compare[0].max                                             |max2to1_604                              |     246|
|455   |          \compare[1].max                                             |max2to1_605                              |     150|
|456   |          \compare[2].max                                             |max2to1_606                              |     150|
|457   |          \compare[3].max                                             |max2to1_607                              |     150|
|458   |          \compare[4].max                                             |max2to1_608                              |     150|
|459   |          \compare[5].max                                             |max2to1_609                              |     150|
|460   |          \compare[6].max                                             |max2to1_610                              |      54|
|461   |        \all_channel[0].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4      |    1434|
|462   |          \compare[0].max                                             |max2to1_597                              |     252|
|463   |          \compare[1].max                                             |max2to1_598                              |     150|
|464   |          \compare[2].max                                             |max2to1_599                              |     150|
|465   |          \compare[3].max                                             |max2to1_600                              |     150|
|466   |          \compare[4].max                                             |max2to1_601                              |     150|
|467   |          \compare[5].max                                             |max2to1_602                              |     150|
|468   |          \compare[6].max                                             |max2to1_603                              |      48|
|469   |        \all_channel[0].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5      |    1434|
|470   |          \compare[0].max                                             |max2to1_590                              |     252|
|471   |          \compare[1].max                                             |max2to1_591                              |     150|
|472   |          \compare[2].max                                             |max2to1_592                              |     150|
|473   |          \compare[3].max                                             |max2to1_593                              |     150|
|474   |          \compare[4].max                                             |max2to1_594                              |     150|
|475   |          \compare[5].max                                             |max2to1_595                              |     150|
|476   |          \compare[6].max                                             |max2to1_596                              |      48|
|477   |        \all_channel[0].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6      |    1482|
|478   |          \compare[0].max                                             |max2to1_583                              |     252|
|479   |          \compare[1].max                                             |max2to1_584                              |     150|
|480   |          \compare[2].max                                             |max2to1_585                              |     150|
|481   |          \compare[3].max                                             |max2to1_586                              |     150|
|482   |          \compare[4].max                                             |max2to1_587                              |     150|
|483   |          \compare[5].max                                             |max2to1_588                              |     150|
|484   |          \compare[6].max                                             |max2to1_589                              |      96|
|485   |        \all_channel[1].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_8                    |    1434|
|486   |          \compare[0].max                                             |max2to1_576                              |     246|
|487   |          \compare[1].max                                             |max2to1_577                              |     150|
|488   |          \compare[2].max                                             |max2to1_578                              |     150|
|489   |          \compare[3].max                                             |max2to1_579                              |     150|
|490   |          \compare[4].max                                             |max2to1_580                              |     150|
|491   |          \compare[5].max                                             |max2to1_581                              |     150|
|492   |          \compare[6].max                                             |max2to1_582                              |      54|
|493   |        \all_channel[1].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_9    |    1435|
|494   |          \compare[0].max                                             |max2to1_569                              |     252|
|495   |          \compare[1].max                                             |max2to1_570                              |     150|
|496   |          \compare[2].max                                             |max2to1_571                              |     150|
|497   |          \compare[3].max                                             |max2to1_572                              |     150|
|498   |          \compare[4].max                                             |max2to1_573                              |     150|
|499   |          \compare[5].max                                             |max2to1_574                              |     150|
|500   |          \compare[6].max                                             |max2to1_575                              |      48|
|501   |        \all_channel[1].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_10   |    1435|
|502   |          \compare[0].max                                             |max2to1_562                              |     252|
|503   |          \compare[1].max                                             |max2to1_563                              |     150|
|504   |          \compare[2].max                                             |max2to1_564                              |     150|
|505   |          \compare[3].max                                             |max2to1_565                              |     150|
|506   |          \compare[4].max                                             |max2to1_566                              |     150|
|507   |          \compare[5].max                                             |max2to1_567                              |     150|
|508   |          \compare[6].max                                             |max2to1_568                              |      48|
|509   |        \all_channel[1].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_11   |    1531|
|510   |          \compare[0].max                                             |max2to1_555                              |     252|
|511   |          \compare[1].max                                             |max2to1_556                              |     150|
|512   |          \compare[2].max                                             |max2to1_557                              |     150|
|513   |          \compare[3].max                                             |max2to1_558                              |     150|
|514   |          \compare[4].max                                             |max2to1_559                              |     150|
|515   |          \compare[5].max                                             |max2to1_560                              |     150|
|516   |          \compare[6].max                                             |max2to1_561                              |     144|
|517   |        \all_channel[1].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_12   |    1435|
|518   |          \compare[0].max                                             |max2to1_548                              |     252|
|519   |          \compare[1].max                                             |max2to1_549                              |     150|
|520   |          \compare[2].max                                             |max2to1_550                              |     150|
|521   |          \compare[3].max                                             |max2to1_551                              |     150|
|522   |          \compare[4].max                                             |max2to1_552                              |     150|
|523   |          \compare[5].max                                             |max2to1_553                              |     150|
|524   |          \compare[6].max                                             |max2to1_554                              |      48|
|525   |        \all_channel[1].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_13   |    1435|
|526   |          \compare[0].max                                             |max2to1_541                              |     252|
|527   |          \compare[1].max                                             |max2to1_542                              |     150|
|528   |          \compare[2].max                                             |max2to1_543                              |     150|
|529   |          \compare[3].max                                             |max2to1_544                              |     150|
|530   |          \compare[4].max                                             |max2to1_545                              |     150|
|531   |          \compare[5].max                                             |max2to1_546                              |     150|
|532   |          \compare[6].max                                             |max2to1_547                              |      48|
|533   |        \all_channel[1].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_14   |    1438|
|534   |          \compare[0].max                                             |max2to1_534                              |     252|
|535   |          \compare[1].max                                             |max2to1_535                              |     150|
|536   |          \compare[2].max                                             |max2to1_536                              |     150|
|537   |          \compare[3].max                                             |max2to1_537                              |     150|
|538   |          \compare[4].max                                             |max2to1_538                              |     150|
|539   |          \compare[5].max                                             |max2to1_539                              |     150|
|540   |          \compare[6].max                                             |max2to1_540                              |      48|
|541   |        \all_channel[1].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_15   |    1483|
|542   |          \compare[0].max                                             |max2to1_527                              |     252|
|543   |          \compare[1].max                                             |max2to1_528                              |     150|
|544   |          \compare[2].max                                             |max2to1_529                              |     150|
|545   |          \compare[3].max                                             |max2to1_530                              |     150|
|546   |          \compare[4].max                                             |max2to1_531                              |     150|
|547   |          \compare[5].max                                             |max2to1_532                              |     150|
|548   |          \compare[6].max                                             |max2to1_533                              |      96|
|549   |        \all_channel[2].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_16                   |    1434|
|550   |          \compare[0].max                                             |max2to1_520                              |     252|
|551   |          \compare[1].max                                             |max2to1_521                              |     150|
|552   |          \compare[2].max                                             |max2to1_522                              |     150|
|553   |          \compare[3].max                                             |max2to1_523                              |     150|
|554   |          \compare[4].max                                             |max2to1_524                              |     150|
|555   |          \compare[5].max                                             |max2to1_525                              |     150|
|556   |          \compare[6].max                                             |max2to1_526                              |      48|
|557   |        \all_channel[2].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_17   |    1434|
|558   |          \compare[0].max                                             |max2to1_513                              |     252|
|559   |          \compare[1].max                                             |max2to1_514                              |     150|
|560   |          \compare[2].max                                             |max2to1_515                              |     150|
|561   |          \compare[3].max                                             |max2to1_516                              |     150|
|562   |          \compare[4].max                                             |max2to1_517                              |     150|
|563   |          \compare[5].max                                             |max2to1_518                              |     150|
|564   |          \compare[6].max                                             |max2to1_519                              |      48|
|565   |        \all_channel[2].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_18   |    1434|
|566   |          \compare[0].max                                             |max2to1_506                              |     252|
|567   |          \compare[1].max                                             |max2to1_507                              |     150|
|568   |          \compare[2].max                                             |max2to1_508                              |     150|
|569   |          \compare[3].max                                             |max2to1_509                              |     150|
|570   |          \compare[4].max                                             |max2to1_510                              |     150|
|571   |          \compare[5].max                                             |max2to1_511                              |     150|
|572   |          \compare[6].max                                             |max2to1_512                              |      48|
|573   |        \all_channel[2].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_19   |    1530|
|574   |          \compare[0].max                                             |max2to1_499                              |     252|
|575   |          \compare[1].max                                             |max2to1_500                              |     150|
|576   |          \compare[2].max                                             |max2to1_501                              |     150|
|577   |          \compare[3].max                                             |max2to1_502                              |     150|
|578   |          \compare[4].max                                             |max2to1_503                              |     150|
|579   |          \compare[5].max                                             |max2to1_504                              |     150|
|580   |          \compare[6].max                                             |max2to1_505                              |     144|
|581   |        \all_channel[2].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_20   |    1434|
|582   |          \compare[0].max                                             |max2to1_492                              |     252|
|583   |          \compare[1].max                                             |max2to1_493                              |     150|
|584   |          \compare[2].max                                             |max2to1_494                              |     150|
|585   |          \compare[3].max                                             |max2to1_495                              |     150|
|586   |          \compare[4].max                                             |max2to1_496                              |     150|
|587   |          \compare[5].max                                             |max2to1_497                              |     150|
|588   |          \compare[6].max                                             |max2to1_498                              |      48|
|589   |        \all_channel[2].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_21   |    1434|
|590   |          \compare[0].max                                             |max2to1_485                              |     252|
|591   |          \compare[1].max                                             |max2to1_486                              |     150|
|592   |          \compare[2].max                                             |max2to1_487                              |     150|
|593   |          \compare[3].max                                             |max2to1_488                              |     150|
|594   |          \compare[4].max                                             |max2to1_489                              |     150|
|595   |          \compare[5].max                                             |max2to1_490                              |     150|
|596   |          \compare[6].max                                             |max2to1_491                              |      48|
|597   |        \all_channel[2].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_22   |    1434|
|598   |          \compare[0].max                                             |max2to1_478                              |     252|
|599   |          \compare[1].max                                             |max2to1_479                              |     150|
|600   |          \compare[2].max                                             |max2to1_480                              |     150|
|601   |          \compare[3].max                                             |max2to1_481                              |     150|
|602   |          \compare[4].max                                             |max2to1_482                              |     150|
|603   |          \compare[5].max                                             |max2to1_483                              |     150|
|604   |          \compare[6].max                                             |max2to1_484                              |      48|
|605   |        \all_channel[2].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_23   |    1482|
|606   |          \compare[0].max                                             |max2to1_471                              |     252|
|607   |          \compare[1].max                                             |max2to1_472                              |     150|
|608   |          \compare[2].max                                             |max2to1_473                              |     150|
|609   |          \compare[3].max                                             |max2to1_474                              |     150|
|610   |          \compare[4].max                                             |max2to1_475                              |     150|
|611   |          \compare[5].max                                             |max2to1_476                              |     150|
|612   |          \compare[6].max                                             |max2to1_477                              |      96|
|613   |        \all_channel[3].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_24                   |    1434|
|614   |          \compare[0].max                                             |max2to1_464                              |     252|
|615   |          \compare[1].max                                             |max2to1_465                              |     150|
|616   |          \compare[2].max                                             |max2to1_466                              |     150|
|617   |          \compare[3].max                                             |max2to1_467                              |     150|
|618   |          \compare[4].max                                             |max2to1_468                              |     150|
|619   |          \compare[5].max                                             |max2to1_469                              |     150|
|620   |          \compare[6].max                                             |max2to1_470                              |      48|
|621   |        \all_channel[3].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_25   |    1434|
|622   |          \compare[0].max                                             |max2to1_457                              |     252|
|623   |          \compare[1].max                                             |max2to1_458                              |     150|
|624   |          \compare[2].max                                             |max2to1_459                              |     150|
|625   |          \compare[3].max                                             |max2to1_460                              |     150|
|626   |          \compare[4].max                                             |max2to1_461                              |     150|
|627   |          \compare[5].max                                             |max2to1_462                              |     150|
|628   |          \compare[6].max                                             |max2to1_463                              |      48|
|629   |        \all_channel[3].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_26   |    1434|
|630   |          \compare[0].max                                             |max2to1_450                              |     252|
|631   |          \compare[1].max                                             |max2to1_451                              |     150|
|632   |          \compare[2].max                                             |max2to1_452                              |     150|
|633   |          \compare[3].max                                             |max2to1_453                              |     150|
|634   |          \compare[4].max                                             |max2to1_454                              |     150|
|635   |          \compare[5].max                                             |max2to1_455                              |     150|
|636   |          \compare[6].max                                             |max2to1_456                              |      48|
|637   |        \all_channel[3].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_27   |    1530|
|638   |          \compare[0].max                                             |max2to1_443                              |     252|
|639   |          \compare[1].max                                             |max2to1_444                              |     150|
|640   |          \compare[2].max                                             |max2to1_445                              |     150|
|641   |          \compare[3].max                                             |max2to1_446                              |     150|
|642   |          \compare[4].max                                             |max2to1_447                              |     150|
|643   |          \compare[5].max                                             |max2to1_448                              |     150|
|644   |          \compare[6].max                                             |max2to1_449                              |     144|
|645   |        \all_channel[3].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_28   |    1434|
|646   |          \compare[0].max                                             |max2to1_436                              |     252|
|647   |          \compare[1].max                                             |max2to1_437                              |     150|
|648   |          \compare[2].max                                             |max2to1_438                              |     150|
|649   |          \compare[3].max                                             |max2to1_439                              |     150|
|650   |          \compare[4].max                                             |max2to1_440                              |     150|
|651   |          \compare[5].max                                             |max2to1_441                              |     150|
|652   |          \compare[6].max                                             |max2to1_442                              |      48|
|653   |        \all_channel[3].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_29   |    1434|
|654   |          \compare[0].max                                             |max2to1_429                              |     252|
|655   |          \compare[1].max                                             |max2to1_430                              |     150|
|656   |          \compare[2].max                                             |max2to1_431                              |     150|
|657   |          \compare[3].max                                             |max2to1_432                              |     150|
|658   |          \compare[4].max                                             |max2to1_433                              |     150|
|659   |          \compare[5].max                                             |max2to1_434                              |     150|
|660   |          \compare[6].max                                             |max2to1_435                              |      48|
|661   |        \all_channel[3].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_30   |    1434|
|662   |          \compare[0].max                                             |max2to1_422                              |     252|
|663   |          \compare[1].max                                             |max2to1_423                              |     150|
|664   |          \compare[2].max                                             |max2to1_424                              |     150|
|665   |          \compare[3].max                                             |max2to1_425                              |     150|
|666   |          \compare[4].max                                             |max2to1_426                              |     150|
|667   |          \compare[5].max                                             |max2to1_427                              |     150|
|668   |          \compare[6].max                                             |max2to1_428                              |      48|
|669   |        \all_channel[3].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_31   |    1482|
|670   |          \compare[0].max                                             |max2to1_415                              |     252|
|671   |          \compare[1].max                                             |max2to1_416                              |     150|
|672   |          \compare[2].max                                             |max2to1_417                              |     150|
|673   |          \compare[3].max                                             |max2to1_418                              |     150|
|674   |          \compare[4].max                                             |max2to1_419                              |     150|
|675   |          \compare[5].max                                             |max2to1_420                              |     150|
|676   |          \compare[6].max                                             |max2to1_421                              |      96|
|677   |        \all_channel[4].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_32                   |    1434|
|678   |          \compare[0].max                                             |max2to1_408                              |     252|
|679   |          \compare[1].max                                             |max2to1_409                              |     150|
|680   |          \compare[2].max                                             |max2to1_410                              |     150|
|681   |          \compare[3].max                                             |max2to1_411                              |     150|
|682   |          \compare[4].max                                             |max2to1_412                              |     150|
|683   |          \compare[5].max                                             |max2to1_413                              |     150|
|684   |          \compare[6].max                                             |max2to1_414                              |      48|
|685   |        \all_channel[4].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_33   |    1435|
|686   |          \compare[0].max                                             |max2to1_401                              |     252|
|687   |          \compare[1].max                                             |max2to1_402                              |     150|
|688   |          \compare[2].max                                             |max2to1_403                              |     150|
|689   |          \compare[3].max                                             |max2to1_404                              |     150|
|690   |          \compare[4].max                                             |max2to1_405                              |     150|
|691   |          \compare[5].max                                             |max2to1_406                              |     150|
|692   |          \compare[6].max                                             |max2to1_407                              |      48|
|693   |        \all_channel[4].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_34   |    1435|
|694   |          \compare[0].max                                             |max2to1_394                              |     252|
|695   |          \compare[1].max                                             |max2to1_395                              |     150|
|696   |          \compare[2].max                                             |max2to1_396                              |     150|
|697   |          \compare[3].max                                             |max2to1_397                              |     150|
|698   |          \compare[4].max                                             |max2to1_398                              |     150|
|699   |          \compare[5].max                                             |max2to1_399                              |     150|
|700   |          \compare[6].max                                             |max2to1_400                              |      48|
|701   |        \all_channel[4].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_35   |    1530|
|702   |          \compare[0].max                                             |max2to1_387                              |     252|
|703   |          \compare[1].max                                             |max2to1_388                              |     150|
|704   |          \compare[2].max                                             |max2to1_389                              |     150|
|705   |          \compare[3].max                                             |max2to1_390                              |     150|
|706   |          \compare[4].max                                             |max2to1_391                              |     150|
|707   |          \compare[5].max                                             |max2to1_392                              |     150|
|708   |          \compare[6].max                                             |max2to1_393                              |     144|
|709   |        \all_channel[4].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_36   |    1434|
|710   |          \compare[0].max                                             |max2to1_380                              |     252|
|711   |          \compare[1].max                                             |max2to1_381                              |     150|
|712   |          \compare[2].max                                             |max2to1_382                              |     150|
|713   |          \compare[3].max                                             |max2to1_383                              |     150|
|714   |          \compare[4].max                                             |max2to1_384                              |     150|
|715   |          \compare[5].max                                             |max2to1_385                              |     150|
|716   |          \compare[6].max                                             |max2to1_386                              |      48|
|717   |        \all_channel[4].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_37   |    1434|
|718   |          \compare[0].max                                             |max2to1_373                              |     252|
|719   |          \compare[1].max                                             |max2to1_374                              |     150|
|720   |          \compare[2].max                                             |max2to1_375                              |     150|
|721   |          \compare[3].max                                             |max2to1_376                              |     150|
|722   |          \compare[4].max                                             |max2to1_377                              |     150|
|723   |          \compare[5].max                                             |max2to1_378                              |     150|
|724   |          \compare[6].max                                             |max2to1_379                              |      48|
|725   |        \all_channel[4].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_38   |    1434|
|726   |          \compare[0].max                                             |max2to1_366                              |     252|
|727   |          \compare[1].max                                             |max2to1_367                              |     150|
|728   |          \compare[2].max                                             |max2to1_368                              |     150|
|729   |          \compare[3].max                                             |max2to1_369                              |     150|
|730   |          \compare[4].max                                             |max2to1_370                              |     150|
|731   |          \compare[5].max                                             |max2to1_371                              |     150|
|732   |          \compare[6].max                                             |max2to1_372                              |      48|
|733   |        \all_channel[4].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_39   |    1482|
|734   |          \compare[0].max                                             |max2to1_359                              |     252|
|735   |          \compare[1].max                                             |max2to1_360                              |     150|
|736   |          \compare[2].max                                             |max2to1_361                              |     150|
|737   |          \compare[3].max                                             |max2to1_362                              |     150|
|738   |          \compare[4].max                                             |max2to1_363                              |     150|
|739   |          \compare[5].max                                             |max2to1_364                              |     150|
|740   |          \compare[6].max                                             |max2to1_365                              |      96|
|741   |        \all_channel[5].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_40                   |    1435|
|742   |          \compare[0].max                                             |max2to1_352                              |     252|
|743   |          \compare[1].max                                             |max2to1_353                              |     150|
|744   |          \compare[2].max                                             |max2to1_354                              |     150|
|745   |          \compare[3].max                                             |max2to1_355                              |     150|
|746   |          \compare[4].max                                             |max2to1_356                              |     150|
|747   |          \compare[5].max                                             |max2to1_357                              |     150|
|748   |          \compare[6].max                                             |max2to1_358                              |      48|
|749   |        \all_channel[5].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_41   |    1435|
|750   |          \compare[0].max                                             |max2to1_345                              |     252|
|751   |          \compare[1].max                                             |max2to1_346                              |     150|
|752   |          \compare[2].max                                             |max2to1_347                              |     150|
|753   |          \compare[3].max                                             |max2to1_348                              |     150|
|754   |          \compare[4].max                                             |max2to1_349                              |     150|
|755   |          \compare[5].max                                             |max2to1_350                              |     150|
|756   |          \compare[6].max                                             |max2to1_351                              |      48|
|757   |        \all_channel[5].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_42   |    1435|
|758   |          \compare[0].max                                             |max2to1_338                              |     252|
|759   |          \compare[1].max                                             |max2to1_339                              |     150|
|760   |          \compare[2].max                                             |max2to1_340                              |     150|
|761   |          \compare[3].max                                             |max2to1_341                              |     150|
|762   |          \compare[4].max                                             |max2to1_342                              |     150|
|763   |          \compare[5].max                                             |max2to1_343                              |     150|
|764   |          \compare[6].max                                             |max2to1_344                              |      48|
|765   |        \all_channel[5].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_43   |    1531|
|766   |          \compare[0].max                                             |max2to1_331                              |     252|
|767   |          \compare[1].max                                             |max2to1_332                              |     150|
|768   |          \compare[2].max                                             |max2to1_333                              |     150|
|769   |          \compare[3].max                                             |max2to1_334                              |     150|
|770   |          \compare[4].max                                             |max2to1_335                              |     150|
|771   |          \compare[5].max                                             |max2to1_336                              |     150|
|772   |          \compare[6].max                                             |max2to1_337                              |     144|
|773   |        \all_channel[5].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_44   |    1435|
|774   |          \compare[0].max                                             |max2to1_324                              |     252|
|775   |          \compare[1].max                                             |max2to1_325                              |     150|
|776   |          \compare[2].max                                             |max2to1_326                              |     150|
|777   |          \compare[3].max                                             |max2to1_327                              |     150|
|778   |          \compare[4].max                                             |max2to1_328                              |     150|
|779   |          \compare[5].max                                             |max2to1_329                              |     150|
|780   |          \compare[6].max                                             |max2to1_330                              |      48|
|781   |        \all_channel[5].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_45   |    1435|
|782   |          \compare[0].max                                             |max2to1_317                              |     252|
|783   |          \compare[1].max                                             |max2to1_318                              |     150|
|784   |          \compare[2].max                                             |max2to1_319                              |     150|
|785   |          \compare[3].max                                             |max2to1_320                              |     150|
|786   |          \compare[4].max                                             |max2to1_321                              |     150|
|787   |          \compare[5].max                                             |max2to1_322                              |     150|
|788   |          \compare[6].max                                             |max2to1_323                              |      48|
|789   |        \all_channel[5].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_46   |    1435|
|790   |          \compare[0].max                                             |max2to1_310                              |     252|
|791   |          \compare[1].max                                             |max2to1_311                              |     150|
|792   |          \compare[2].max                                             |max2to1_312                              |     150|
|793   |          \compare[3].max                                             |max2to1_313                              |     150|
|794   |          \compare[4].max                                             |max2to1_314                              |     150|
|795   |          \compare[5].max                                             |max2to1_315                              |     150|
|796   |          \compare[6].max                                             |max2to1_316                              |      48|
|797   |        \all_channel[5].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_47   |    1482|
|798   |          \compare[0].max                                             |max2to1_303                              |     246|
|799   |          \compare[1].max                                             |max2to1_304                              |     150|
|800   |          \compare[2].max                                             |max2to1_305                              |     150|
|801   |          \compare[3].max                                             |max2to1_306                              |     150|
|802   |          \compare[4].max                                             |max2to1_307                              |     150|
|803   |          \compare[5].max                                             |max2to1_308                              |     150|
|804   |          \compare[6].max                                             |max2to1_309                              |     102|
|805   |        \all_channel[6].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_48                   |    1434|
|806   |          \compare[0].max                                             |max2to1_296                              |     246|
|807   |          \compare[1].max                                             |max2to1_297                              |     150|
|808   |          \compare[2].max                                             |max2to1_298                              |     150|
|809   |          \compare[3].max                                             |max2to1_299                              |     150|
|810   |          \compare[4].max                                             |max2to1_300                              |     150|
|811   |          \compare[5].max                                             |max2to1_301                              |     150|
|812   |          \compare[6].max                                             |max2to1_302                              |      54|
|813   |        \all_channel[6].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_49   |    1434|
|814   |          \compare[0].max                                             |max2to1_289                              |     246|
|815   |          \compare[1].max                                             |max2to1_290                              |     150|
|816   |          \compare[2].max                                             |max2to1_291                              |     150|
|817   |          \compare[3].max                                             |max2to1_292                              |     150|
|818   |          \compare[4].max                                             |max2to1_293                              |     150|
|819   |          \compare[5].max                                             |max2to1_294                              |     150|
|820   |          \compare[6].max                                             |max2to1_295                              |      54|
|821   |        \all_channel[6].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_50   |    1434|
|822   |          \compare[0].max                                             |max2to1_282                              |     246|
|823   |          \compare[1].max                                             |max2to1_283                              |     150|
|824   |          \compare[2].max                                             |max2to1_284                              |     150|
|825   |          \compare[3].max                                             |max2to1_285                              |     150|
|826   |          \compare[4].max                                             |max2to1_286                              |     150|
|827   |          \compare[5].max                                             |max2to1_287                              |     150|
|828   |          \compare[6].max                                             |max2to1_288                              |      54|
|829   |        \all_channel[6].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_51   |    1531|
|830   |          \compare[0].max                                             |max2to1_275                              |     246|
|831   |          \compare[1].max                                             |max2to1_276                              |     150|
|832   |          \compare[2].max                                             |max2to1_277                              |     150|
|833   |          \compare[3].max                                             |max2to1_278                              |     150|
|834   |          \compare[4].max                                             |max2to1_279                              |     150|
|835   |          \compare[5].max                                             |max2to1_280                              |     150|
|836   |          \compare[6].max                                             |max2to1_281                              |     150|
|837   |        \all_channel[6].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_52   |    1437|
|838   |          \compare[0].max                                             |max2to1_268                              |     246|
|839   |          \compare[1].max                                             |max2to1_269                              |     150|
|840   |          \compare[2].max                                             |max2to1_270                              |     150|
|841   |          \compare[3].max                                             |max2to1_271                              |     150|
|842   |          \compare[4].max                                             |max2to1_272                              |     150|
|843   |          \compare[5].max                                             |max2to1_273                              |     150|
|844   |          \compare[6].max                                             |max2to1_274                              |      54|
|845   |        \all_channel[6].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_53   |    1435|
|846   |          \compare[0].max                                             |max2to1_261                              |     246|
|847   |          \compare[1].max                                             |max2to1_262                              |     150|
|848   |          \compare[2].max                                             |max2to1_263                              |     150|
|849   |          \compare[3].max                                             |max2to1_264                              |     150|
|850   |          \compare[4].max                                             |max2to1_265                              |     150|
|851   |          \compare[5].max                                             |max2to1_266                              |     150|
|852   |          \compare[6].max                                             |max2to1_267                              |      54|
|853   |        \all_channel[6].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_54   |    1435|
|854   |          \compare[0].max                                             |max2to1_254                              |     246|
|855   |          \compare[1].max                                             |max2to1_255                              |     150|
|856   |          \compare[2].max                                             |max2to1_256                              |     150|
|857   |          \compare[3].max                                             |max2to1_257                              |     150|
|858   |          \compare[4].max                                             |max2to1_258                              |     150|
|859   |          \compare[5].max                                             |max2to1_259                              |     150|
|860   |          \compare[6].max                                             |max2to1_260                              |      54|
|861   |        \all_channel[6].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_55   |    1483|
|862   |          \compare[0].max                                             |max2to1_247                              |     246|
|863   |          \compare[1].max                                             |max2to1_248                              |     150|
|864   |          \compare[2].max                                             |max2to1_249                              |     150|
|865   |          \compare[3].max                                             |max2to1_250                              |     150|
|866   |          \compare[4].max                                             |max2to1_251                              |     150|
|867   |          \compare[5].max                                             |max2to1_252                              |     150|
|868   |          \compare[6].max                                             |max2to1_253                              |     102|
|869   |        \all_channel[7].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_56                   |    1435|
|870   |          \compare[0].max                                             |max2to1_240                              |     252|
|871   |          \compare[1].max                                             |max2to1_241                              |     150|
|872   |          \compare[2].max                                             |max2to1_242                              |     150|
|873   |          \compare[3].max                                             |max2to1_243                              |     150|
|874   |          \compare[4].max                                             |max2to1_244                              |     150|
|875   |          \compare[5].max                                             |max2to1_245                              |     150|
|876   |          \compare[6].max                                             |max2to1_246                              |      48|
|877   |        \all_channel[7].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_57   |    1435|
|878   |          \compare[0].max                                             |max2to1_233                              |     252|
|879   |          \compare[1].max                                             |max2to1_234                              |     150|
|880   |          \compare[2].max                                             |max2to1_235                              |     150|
|881   |          \compare[3].max                                             |max2to1_236                              |     150|
|882   |          \compare[4].max                                             |max2to1_237                              |     150|
|883   |          \compare[5].max                                             |max2to1_238                              |     150|
|884   |          \compare[6].max                                             |max2to1_239                              |      48|
|885   |        \all_channel[7].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_58   |    1435|
|886   |          \compare[0].max                                             |max2to1_226                              |     252|
|887   |          \compare[1].max                                             |max2to1_227                              |     150|
|888   |          \compare[2].max                                             |max2to1_228                              |     150|
|889   |          \compare[3].max                                             |max2to1_229                              |     150|
|890   |          \compare[4].max                                             |max2to1_230                              |     150|
|891   |          \compare[5].max                                             |max2to1_231                              |     150|
|892   |          \compare[6].max                                             |max2to1_232                              |      48|
|893   |        \all_channel[7].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_59   |    1531|
|894   |          \compare[0].max                                             |max2to1_219                              |     252|
|895   |          \compare[1].max                                             |max2to1_220                              |     150|
|896   |          \compare[2].max                                             |max2to1_221                              |     150|
|897   |          \compare[3].max                                             |max2to1_222                              |     150|
|898   |          \compare[4].max                                             |max2to1_223                              |     150|
|899   |          \compare[5].max                                             |max2to1_224                              |     150|
|900   |          \compare[6].max                                             |max2to1_225                              |     144|
|901   |        \all_channel[7].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_60   |    1435|
|902   |          \compare[0].max                                             |max2to1_212                              |     252|
|903   |          \compare[1].max                                             |max2to1_213                              |     150|
|904   |          \compare[2].max                                             |max2to1_214                              |     150|
|905   |          \compare[3].max                                             |max2to1_215                              |     150|
|906   |          \compare[4].max                                             |max2to1_216                              |     150|
|907   |          \compare[5].max                                             |max2to1_217                              |     150|
|908   |          \compare[6].max                                             |max2to1_218                              |      48|
|909   |        \all_channel[7].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_61   |    1435|
|910   |          \compare[0].max                                             |max2to1_205                              |     252|
|911   |          \compare[1].max                                             |max2to1_206                              |     150|
|912   |          \compare[2].max                                             |max2to1_207                              |     150|
|913   |          \compare[3].max                                             |max2to1_208                              |     150|
|914   |          \compare[4].max                                             |max2to1_209                              |     150|
|915   |          \compare[5].max                                             |max2to1_210                              |     150|
|916   |          \compare[6].max                                             |max2to1_211                              |      48|
|917   |        \all_channel[7].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_62   |    1435|
|918   |          \compare[0].max                                             |max2to1_198                              |     252|
|919   |          \compare[1].max                                             |max2to1_199                              |     150|
|920   |          \compare[2].max                                             |max2to1_200                              |     150|
|921   |          \compare[3].max                                             |max2to1_201                              |     150|
|922   |          \compare[4].max                                             |max2to1_202                              |     150|
|923   |          \compare[5].max                                             |max2to1_203                              |     150|
|924   |          \compare[6].max                                             |max2to1_204                              |      48|
|925   |        \all_channel[7].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_63   |    1483|
|926   |          \compare[0].max                                             |max2to1_191                              |     252|
|927   |          \compare[1].max                                             |max2to1_192                              |     150|
|928   |          \compare[2].max                                             |max2to1_193                              |     150|
|929   |          \compare[3].max                                             |max2to1_194                              |     150|
|930   |          \compare[4].max                                             |max2to1_195                              |     150|
|931   |          \compare[5].max                                             |max2to1_196                              |     150|
|932   |          \compare[6].max                                             |max2to1_197                              |      96|
|933   |        \all_channel[8].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_64                   |    1434|
|934   |          \compare[0].max                                             |max2to1_184                              |     252|
|935   |          \compare[1].max                                             |max2to1_185                              |     150|
|936   |          \compare[2].max                                             |max2to1_186                              |     150|
|937   |          \compare[3].max                                             |max2to1_187                              |     150|
|938   |          \compare[4].max                                             |max2to1_188                              |     150|
|939   |          \compare[5].max                                             |max2to1_189                              |     150|
|940   |          \compare[6].max                                             |max2to1_190                              |      48|
|941   |        \all_channel[8].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_65   |    1435|
|942   |          \compare[0].max                                             |max2to1_177                              |     246|
|943   |          \compare[1].max                                             |max2to1_178                              |     150|
|944   |          \compare[2].max                                             |max2to1_179                              |     150|
|945   |          \compare[3].max                                             |max2to1_180                              |     150|
|946   |          \compare[4].max                                             |max2to1_181                              |     150|
|947   |          \compare[5].max                                             |max2to1_182                              |     150|
|948   |          \compare[6].max                                             |max2to1_183                              |      54|
|949   |        \all_channel[8].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_66   |    1435|
|950   |          \compare[0].max                                             |max2to1_170                              |     246|
|951   |          \compare[1].max                                             |max2to1_171                              |     150|
|952   |          \compare[2].max                                             |max2to1_172                              |     150|
|953   |          \compare[3].max                                             |max2to1_173                              |     150|
|954   |          \compare[4].max                                             |max2to1_174                              |     150|
|955   |          \compare[5].max                                             |max2to1_175                              |     150|
|956   |          \compare[6].max                                             |max2to1_176                              |      54|
|957   |        \all_channel[8].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_67   |    1531|
|958   |          \compare[0].max                                             |max2to1_163                              |     252|
|959   |          \compare[1].max                                             |max2to1_164                              |     150|
|960   |          \compare[2].max                                             |max2to1_165                              |     150|
|961   |          \compare[3].max                                             |max2to1_166                              |     150|
|962   |          \compare[4].max                                             |max2to1_167                              |     150|
|963   |          \compare[5].max                                             |max2to1_168                              |     150|
|964   |          \compare[6].max                                             |max2to1_169                              |     144|
|965   |        \all_channel[8].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_68   |    1435|
|966   |          \compare[0].max                                             |max2to1_156                              |     252|
|967   |          \compare[1].max                                             |max2to1_157                              |     150|
|968   |          \compare[2].max                                             |max2to1_158                              |     150|
|969   |          \compare[3].max                                             |max2to1_159                              |     150|
|970   |          \compare[4].max                                             |max2to1_160                              |     150|
|971   |          \compare[5].max                                             |max2to1_161                              |     150|
|972   |          \compare[6].max                                             |max2to1_162                              |      48|
|973   |        \all_channel[8].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_69   |    1435|
|974   |          \compare[0].max                                             |max2to1_149                              |     252|
|975   |          \compare[1].max                                             |max2to1_150                              |     150|
|976   |          \compare[2].max                                             |max2to1_151                              |     150|
|977   |          \compare[3].max                                             |max2to1_152                              |     150|
|978   |          \compare[4].max                                             |max2to1_153                              |     150|
|979   |          \compare[5].max                                             |max2to1_154                              |     150|
|980   |          \compare[6].max                                             |max2to1_155                              |      48|
|981   |        \all_channel[8].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_70   |    1435|
|982   |          \compare[0].max                                             |max2to1_142                              |     252|
|983   |          \compare[1].max                                             |max2to1_143                              |     150|
|984   |          \compare[2].max                                             |max2to1_144                              |     150|
|985   |          \compare[3].max                                             |max2to1_145                              |     150|
|986   |          \compare[4].max                                             |max2to1_146                              |     150|
|987   |          \compare[5].max                                             |max2to1_147                              |     150|
|988   |          \compare[6].max                                             |max2to1_148                              |      48|
|989   |        \all_channel[8].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_71   |    1483|
|990   |          \compare[0].max                                             |max2to1_135                              |     252|
|991   |          \compare[1].max                                             |max2to1_136                              |     150|
|992   |          \compare[2].max                                             |max2to1_137                              |     150|
|993   |          \compare[3].max                                             |max2to1_138                              |     150|
|994   |          \compare[4].max                                             |max2to1_139                              |     150|
|995   |          \compare[5].max                                             |max2to1_140                              |     150|
|996   |          \compare[6].max                                             |max2to1_141                              |      96|
|997   |        \all_channel[9].shifting_pooling[0].max_pooling_1serial_inst  |max_pooling_1serial_72                   |    1435|
|998   |          \compare[0].max                                             |max2to1_128                              |     246|
|999   |          \compare[1].max                                             |max2to1_129                              |     150|
|1000  |          \compare[2].max                                             |max2to1_130                              |     150|
|1001  |          \compare[3].max                                             |max2to1_131                              |     150|
|1002  |          \compare[4].max                                             |max2to1_132                              |     150|
|1003  |          \compare[5].max                                             |max2to1_133                              |     150|
|1004  |          \compare[6].max                                             |max2to1_134                              |      54|
|1005  |        \all_channel[9].shifting_pooling[1].max_pooling_1serial_inst  |max_pooling_1serial__parameterized0_73   |    1434|
|1006  |          \compare[0].max                                             |max2to1_121                              |     252|
|1007  |          \compare[1].max                                             |max2to1_122                              |     150|
|1008  |          \compare[2].max                                             |max2to1_123                              |     150|
|1009  |          \compare[3].max                                             |max2to1_124                              |     150|
|1010  |          \compare[4].max                                             |max2to1_125                              |     150|
|1011  |          \compare[5].max                                             |max2to1_126                              |     150|
|1012  |          \compare[6].max                                             |max2to1_127                              |      48|
|1013  |        \all_channel[9].shifting_pooling[2].max_pooling_1serial_inst  |max_pooling_1serial__parameterized1_74   |    1434|
|1014  |          \compare[0].max                                             |max2to1_114                              |     252|
|1015  |          \compare[1].max                                             |max2to1_115                              |     150|
|1016  |          \compare[2].max                                             |max2to1_116                              |     150|
|1017  |          \compare[3].max                                             |max2to1_117                              |     150|
|1018  |          \compare[4].max                                             |max2to1_118                              |     150|
|1019  |          \compare[5].max                                             |max2to1_119                              |     150|
|1020  |          \compare[6].max                                             |max2to1_120                              |      48|
|1021  |        \all_channel[9].shifting_pooling[3].max_pooling_1serial_inst  |max_pooling_1serial__parameterized2_75   |    1530|
|1022  |          \compare[0].max                                             |max2to1_107                              |     252|
|1023  |          \compare[1].max                                             |max2to1_108                              |     150|
|1024  |          \compare[2].max                                             |max2to1_109                              |     150|
|1025  |          \compare[3].max                                             |max2to1_110                              |     150|
|1026  |          \compare[4].max                                             |max2to1_111                              |     150|
|1027  |          \compare[5].max                                             |max2to1_112                              |     150|
|1028  |          \compare[6].max                                             |max2to1_113                              |     144|
|1029  |        \all_channel[9].shifting_pooling[4].max_pooling_1serial_inst  |max_pooling_1serial__parameterized3_76   |    1434|
|1030  |          \compare[0].max                                             |max2to1_100                              |     252|
|1031  |          \compare[1].max                                             |max2to1_101                              |     150|
|1032  |          \compare[2].max                                             |max2to1_102                              |     150|
|1033  |          \compare[3].max                                             |max2to1_103                              |     150|
|1034  |          \compare[4].max                                             |max2to1_104                              |     150|
|1035  |          \compare[5].max                                             |max2to1_105                              |     150|
|1036  |          \compare[6].max                                             |max2to1_106                              |      48|
|1037  |        \all_channel[9].shifting_pooling[5].max_pooling_1serial_inst  |max_pooling_1serial__parameterized4_77   |    1434|
|1038  |          \compare[0].max                                             |max2to1_93                               |     252|
|1039  |          \compare[1].max                                             |max2to1_94                               |     150|
|1040  |          \compare[2].max                                             |max2to1_95                               |     150|
|1041  |          \compare[3].max                                             |max2to1_96                               |     150|
|1042  |          \compare[4].max                                             |max2to1_97                               |     150|
|1043  |          \compare[5].max                                             |max2to1_98                               |     150|
|1044  |          \compare[6].max                                             |max2to1_99                               |      48|
|1045  |        \all_channel[9].shifting_pooling[6].max_pooling_1serial_inst  |max_pooling_1serial__parameterized5_78   |    1434|
|1046  |          \compare[0].max                                             |max2to1_86                               |     252|
|1047  |          \compare[1].max                                             |max2to1_87                               |     150|
|1048  |          \compare[2].max                                             |max2to1_88                               |     150|
|1049  |          \compare[3].max                                             |max2to1_89                               |     150|
|1050  |          \compare[4].max                                             |max2to1_90                               |     150|
|1051  |          \compare[5].max                                             |max2to1_91                               |     150|
|1052  |          \compare[6].max                                             |max2to1_92                               |      48|
|1053  |        \all_channel[9].shifting_pooling[7].max_pooling_1serial_inst  |max_pooling_1serial__parameterized6_79   |    1482|
|1054  |          \compare[0].max                                             |max2to1                                  |     252|
|1055  |          \compare[1].max                                             |max2to1_80                               |     150|
|1056  |          \compare[2].max                                             |max2to1_81                               |     150|
|1057  |          \compare[3].max                                             |max2to1_82                               |     150|
|1058  |          \compare[4].max                                             |max2to1_83                               |     150|
|1059  |          \compare[5].max                                             |max2to1_84                               |     150|
|1060  |          \compare[6].max                                             |max2to1_85                               |      96|
|1061  |      pooling_ctrl_inst                                               |pooling_ctrl__parameterized0             |     381|
|1062  |    out_select                                                        |out_select                               |    1304|
|1063  |      \genblk1[0].out_select_cellx                                    |out_select_cell                          |     256|
|1064  |      \genblk1[1].out_select_cellx                                    |out_select_cell_0                        |     154|
|1065  |      \genblk1[2].out_select_cellx                                    |out_select_cell_1                        |     155|
|1066  |      \genblk1[3].out_select_cellx                                    |out_select_cell_2                        |     156|
|1067  |      \genblk1[4].out_select_cellx                                    |out_select_cell_3                        |     156|
|1068  |      \genblk1[5].out_select_cellx                                    |out_select_cell_4                        |     156|
|1069  |      \genblk1[6].out_select_cellx                                    |out_select_cell_5                        |     157|
|1070  |      \genblk1[7].out_select_cellx                                    |out_select_cell_6                        |     110|
|1071  |      \genblk1[8].out_select_cellx                                    |out_select_cell_7                        |       4|
|1072  |    sigmoid_inst                                                      |sigmoid                                  |     375|
|1073  |  red_block                                                           |red_block                                |     111|
+------+----------------------------------------------------------------------+-----------------------------------------+--------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 02:00:06 ; elapsed = 02:01:03 . Memory (MB): peak = 5615.305 ; gain = 5273.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 01:59:06 ; elapsed = 02:00:18 . Memory (MB): peak = 5615.305 ; gain = 4152.910
Synthesis Optimization Complete : Time (s): cpu = 02:00:06 ; elapsed = 02:01:07 . Memory (MB): peak = 5615.305 ; gain = 5273.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
557 Infos, 412 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 02:06:41 ; elapsed = 02:07:40 . Memory (MB): peak = 7468.742 ; gain = 7138.316
INFO: [Common 17-1381] The checkpoint 'D:/Alinx/Alinx7010/Self_learning/ov5640_mnist_parallel/ov5640_mnist_parallel.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:04:57 ; elapsed = 00:02:47 . Memory (MB): peak = 7468.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7468.742 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7468.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  3 02:22:50 2023...
