{"vcs1":{"timestamp_begin":1682293347.368674299, "rt":0.88, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682293348.279146786, "rt":1.11, "ut":0.23, "st":0.24}}
{"link":{"timestamp_begin":1682293349.418154660, "rt":1.86, "ut":0.07, "st":1.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293347.081298894}
{"VCS_COMP_START_TIME": 1682293347.081298894}
{"VCS_COMP_END_TIME": 1682293352.240374172}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341080}}
{"stitch_vcselab": {"peak_mem": 238988}}
