Analysis & Synthesis report for pokemon
Thu Nov 30 03:21:49 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PokemonGame|my_top_controller:u1|my_control:u0|current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated
 16. Source assignments for my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated
 17. Source assignments for my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated
 18. Source assignments for my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated
 19. Source assignments for my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated
 20. Source assignments for my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated
 21. Source assignments for my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated
 22. Source assignments for my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated
 23. Source assignments for my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated
 24. Source assignments for my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated
 25. Source assignments for my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated
 26. Source assignments for my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated
 27. Source assignments for my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated
 28. Source assignments for my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated
 29. Source assignments for my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated
 30. Source assignments for my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated
 31. Source assignments for my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated
 32. Source assignments for my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated
 33. Source assignments for my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated
 34. Source assignments for my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated
 35. Source assignments for my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated
 36. Source assignments for my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated
 37. Source assignments for my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated
 38. Source assignments for my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated
 39. Source assignments for my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated
 40. Source assignments for my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA
 42. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 43. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 44. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 46. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 47. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter
 48. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window
 49. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:gameStartCounter
 50. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:spriteCounter
 51. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|animCounter:animCounter
 52. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter
 53. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|vga_address_translator:translator
 54. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component
 79. altsyncram Parameter Settings by Entity Instance
 80. altpll Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "my_top_controller:u1|my_datapath:u1|player2:player2select"
 82. Port Connectivity Checks: "my_top_controller:u1|my_datapath:u1|player1select:player1select"
 83. Port Connectivity Checks: "my_top_controller:u1|my_datapath:u1"
 84. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_anim3"
 85. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_anim2"
 86. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_message2"
 87. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_message"
 88. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_background_back"
 89. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_anim"
 90. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_small_2"
 91. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_big_2"
 92. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_small"
 93. Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_big"
 94. Port Connectivity Checks: "my_top_controller:u1"
 95. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 96. Port Connectivity Checks: "vga_adapter:VGA"
 97. Post-Synthesis Netlist Statistics for Top Partition
 98. Elapsed Time Per Partition
 99. Analysis & Synthesis Messages
100. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 30 03:21:49 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; pokemon                                         ;
; Top-level Entity Name           ; PokemonGame                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 472                                             ;
; Total pins                      ; 68                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,764,800                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PokemonGame        ; pokemon            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+--------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; RAM/char.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/char.v                            ;         ;
; RAM/bulb_moves.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/bulb_moves.v                      ;         ;
; RAM/bulb.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/bulb.v                            ;         ;
; RAM/battle_background.v              ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/battle_background.v               ;         ;
; RAM/watergun.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/watergun.v                        ;         ;
; RAM/tackle.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/tackle.v                          ;         ;
; RAM/supereffective.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/supereffective.v                  ;         ;
; RAM/squir_moves.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/squir_moves.v                     ;         ;
; RAM/squir.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/squir.v                           ;         ;
; RAM/selectPokemon.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/selectPokemon.v                   ;         ;
; RAM/razorleaf.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/razorleaf.v                       ;         ;
; RAM/player2wins.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player2wins.v                     ;         ;
; RAM/player2.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player2.v                         ;         ;
; RAM/player1wins.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player1wins.v                     ;         ;
; RAM/player1select.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player1select.v                   ;         ;
; RAM/player_squir.v                   ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player_squir.v                    ;         ;
; RAM/player_char.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player_char.v                     ;         ;
; RAM/player_bulb.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/player_bulb.v                     ;         ;
; RAM/notveryeffective.v               ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/notveryeffective.v                ;         ;
; RAM/miss.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/miss.v                            ;         ;
; RAM/gameStart.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/gameStart.v                       ;         ;
; RAM/ember.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/ember.v                           ;         ;
; RAM/directhit.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/directhit.v                       ;         ;
; RAM/criticalhit.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/criticalhit.v                     ;         ;
; RAM/char_moves.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/RAM/char_moves.v                      ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_pll.v                 ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_controller.v          ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_address_translator.v  ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v             ;         ;
; screen_counter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/screen_counter.v                      ;         ;
; rate_divider.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/rate_divider.v                        ;         ;
; hex_decoder.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/hex_decoder.v                         ;         ;
; my_control.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/my_control.v                          ;         ;
; PokemonGame.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/PokemonGame.v                         ;         ;
; my_top_controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/my_top_controller.v                   ;         ;
; my_datapath.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/my_datapath.v                         ;         ;
; anim_counter.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/anim_counter.v                        ;         ;
; message_counter.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/mengjohn/rip_all_nighter/message_counter.v                     ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_s6m1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_s6m1.tdf                ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/decode_7la.tdf                     ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/decode_01a.tdf                     ;         ;
; db/mux_lfb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/mux_lfb.tdf                        ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altpll_80u.tdf                     ;         ;
; db/altsyncram_ghg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_ghg1.tdf                ;         ;
; db/altsyncram_01h1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_01h1.tdf                ;         ;
; db/altsyncram_pkf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf                ;         ;
; db/altsyncram_bpf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf                ;         ;
; db/altsyncram_fog1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_fog1.tdf                ;         ;
; db/altsyncram_usg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_usg1.tdf                ;         ;
; db/altsyncram_8og1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_8og1.tdf                ;         ;
; db/altsyncram_5mg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_5mg1.tdf                ;         ;
; db/altsyncram_9hg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_9hg1.tdf                ;         ;
; db/altsyncram_ssf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_ssf1.tdf                ;         ;
; db/altsyncram_2sh1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_2sh1.tdf                ;         ;
; db/altsyncram_qkh1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_qkh1.tdf                ;         ;
; db/altsyncram_q3h1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_q3h1.tdf                ;         ;
; db/altsyncram_aah1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_aah1.tdf                ;         ;
; db/altsyncram_mjg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_mjg1.tdf                ;         ;
; db/altsyncram_d9g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_d9g1.tdf                ;         ;
; emberr.mif                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/mengjohn/rip_all_nighter/emberr.mif                            ;         ;
; db/altsyncram_bkg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bkg1.tdf                ;         ;
; db/altsyncram_smg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_smg1.tdf                ;         ;
; db/altsyncram_49g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_49g1.tdf                ;         ;
; db/altsyncram_1vg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_1vg1.tdf                ;         ;
; db/altsyncram_5tg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_5tg1.tdf                ;         ;
; db/altsyncram_vpg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_vpg1.tdf                ;         ;
; db/altsyncram_osg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_osg1.tdf                ;         ;
; db/altsyncram_gpg1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_gpg1.tdf                ;         ;
; db/altsyncram_00g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/mengjohn/rip_all_nighter/db/altsyncram_00g1.tdf                ;         ;
+--------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 643            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1036           ;
;     -- 7 input functions                    ; 13             ;
;     -- 6 input functions                    ; 236            ;
;     -- 5 input functions                    ; 157            ;
;     -- 4 input functions                    ; 101            ;
;     -- <=3 input functions                  ; 529            ;
;                                             ;                ;
; Dedicated logic registers                   ; 472            ;
;                                             ;                ;
; I/O pins                                    ; 68             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2764800        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 875            ;
; Total fan-out                               ; 12060          ;
; Average fan-out                             ; 5.81           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |PokemonGame                                            ; 1036 (1)            ; 472 (0)                   ; 2764800           ; 0          ; 68   ; 0            ; |PokemonGame                                                                                                                                                             ; PokemonGame            ; work         ;
;    |hex_decoder:player1|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|hex_decoder:player1                                                                                                                                         ; hex_decoder            ; work         ;
;    |hex_decoder:player2|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|hex_decoder:player2                                                                                                                                         ; hex_decoder            ; work         ;
;    |my_top_controller:u1|                               ; 956 (60)            ; 442 (0)                   ; 2649600           ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1                                                                                                                                        ; my_top_controller      ; work         ;
;       |RateDivider:ratedivider_anim2|                   ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_anim2                                                                                                          ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_anim3|                   ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_anim3                                                                                                          ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_anim|                    ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_anim                                                                                                           ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_background_back|         ; 27 (27)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_background_back                                                                                                ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_big_2|                   ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_big_2                                                                                                          ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_big|                     ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_big                                                                                                            ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_message2|                ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_message2                                                                                                       ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_message|                 ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_message                                                                                                        ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_small_2|                 ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_small_2                                                                                                        ; RateDivider            ; work         ;
;       |RateDivider:ratedivider_small|                   ; 26 (26)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_small                                                                                                          ; RateDivider            ; work         ;
;       |my_control:u0|                                   ; 52 (52)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_control:u0                                                                                                                          ; my_control             ; work         ;
;       |my_datapath:u1|                                  ; 582 (431)           ; 149 (71)                  ; 2649600           ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1                                                                                                                         ; my_datapath            ; work         ;
;          |animCounter:animCounter|                      ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|animCounter:animCounter                                                                                                 ; animCounter            ; work         ;
;          |battle_background:battle_background|          ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|battle_background:battle_background                                                                                     ; battle_background      ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component                                                     ; altsyncram             ; work         ;
;                |altsyncram_01h1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated                      ; altsyncram_01h1        ; work         ;
;          |bulb:bulb|                                    ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb:bulb                                                                                                               ; bulb                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component                                                                               ; altsyncram             ; work         ;
;                |altsyncram_ssf1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated                                                ; altsyncram_ssf1        ; work         ;
;          |bulb_moves:bulb_moves|                        ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves                                                                                                   ; bulb_moves             ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_vpg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated                                    ; altsyncram_vpg1        ; work         ;
;          |char:char|                                    ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char:char                                                                                                               ; char                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component                                                                               ; altsyncram             ; work         ;
;                |altsyncram_5mg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated                                                ; altsyncram_5mg1        ; work         ;
;          |char_moves:char_moves|                        ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char_moves:char_moves                                                                                                   ; char_moves             ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_5tg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated                                    ; altsyncram_5tg1        ; work         ;
;          |criticalhit:criticalhit|                      ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit                                                                                                 ; criticalhit            ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component                                                                 ; altsyncram             ; work         ;
;                |altsyncram_aah1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated                                  ; altsyncram_aah1        ; work         ;
;          |directhit:directhit|                          ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|directhit:directhit                                                                                                     ; directhit              ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component                                                                     ; altsyncram             ; work         ;
;                |altsyncram_q3h1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated                                      ; altsyncram_q3h1        ; work         ;
;          |ember:ember|                                  ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|ember:ember                                                                                                             ; ember                  ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component                                                                             ; altsyncram             ; work         ;
;                |altsyncram_d9g1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated                                              ; altsyncram_d9g1        ; work         ;
;          |gameStart:gameStart|                          ; 0 (0)               ; 4 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|gameStart:gameStart                                                                                                     ; gameStart              ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 4 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component                                                                     ; altsyncram             ; work         ;
;                |altsyncram_00g1:auto_generated|         ; 0 (0)               ; 4 (4)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated                                      ; altsyncram_00g1        ; work         ;
;          |messageCounter:messageCounter|                ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter                                                                                           ; messageCounter         ; work         ;
;          |miss:miss|                                    ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|miss:miss                                                                                                               ; miss                   ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component                                                                               ; altsyncram             ; work         ;
;                |altsyncram_mjg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated                                                ; altsyncram_mjg1        ; work         ;
;          |notveryeffective:notveryeffective|            ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective                                                                                       ; notveryeffective       ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;                |altsyncram_2sh1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated                        ; altsyncram_2sh1        ; work         ;
;          |player1wins:player1wins|                      ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player1wins:player1wins                                                                                                 ; player1wins            ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component                                                                 ; altsyncram             ; work         ;
;                |altsyncram_osg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated                                  ; altsyncram_osg1        ; work         ;
;          |player2wins:player2wins|                      ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player2wins:player2wins                                                                                                 ; player2wins            ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component                                                                 ; altsyncram             ; work         ;
;                |altsyncram_gpg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated                                  ; altsyncram_gpg1        ; work         ;
;          |player_bulb:bulb_pick|                        ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick                                                                                                   ; player_bulb            ; work         ;
;             |altsyncram:altsyncram_component|           ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_fog1:auto_generated|         ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated                                    ; altsyncram_fog1        ; work         ;
;                   |decode_01a:rden_decode|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated|decode_01a:rden_decode             ; decode_01a             ; work         ;
;          |player_char:char_pick|                        ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_char:char_pick                                                                                                   ; player_char            ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component                                                                   ; altsyncram             ; work         ;
;                |altsyncram_8og1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated                                    ; altsyncram_8og1        ; work         ;
;          |player_squir:squir_pick|                      ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_squir:squir_pick                                                                                                 ; player_squir           ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component                                                                 ; altsyncram             ; work         ;
;                |altsyncram_usg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated                                  ; altsyncram_usg1        ; work         ;
;          |razorleaf:razorleaf|                          ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf                                                                                                     ; razorleaf              ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component                                                                     ; altsyncram             ; work         ;
;                |altsyncram_smg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated                                      ; altsyncram_smg1        ; work         ;
;          |screen_counter:gameStartCounter|              ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|screen_counter:gameStartCounter                                                                                         ; screen_counter         ; work         ;
;          |screen_counter:playerselect_little_window|    ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window                                                                               ; screen_counter         ; work         ;
;          |screen_counter:screen_counter|                ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter                                                                                           ; screen_counter         ; work         ;
;          |screen_counter:spriteCounter|                 ; 25 (25)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|screen_counter:spriteCounter                                                                                            ; screen_counter         ; work         ;
;          |selectPokemon:selectPokemonScreen|            ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen                                                                                       ; selectPokemon          ; work         ;
;             |altsyncram:altsyncram_component|           ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component                                                       ; altsyncram             ; work         ;
;                |altsyncram_ghg1:auto_generated|         ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated                        ; altsyncram_ghg1        ; work         ;
;                   |decode_01a:rden_decode|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated|decode_01a:rden_decode ; decode_01a             ; work         ;
;          |specialMoveDamageP1:md1|                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md1                                                                                                 ; specialMoveDamageP1    ; work         ;
;          |specialMoveDamageP1:md2|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md2                                                                                                 ; specialMoveDamageP1    ; work         ;
;          |squir:squir|                                  ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir:squir                                                                                                             ; squir                  ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component                                                                             ; altsyncram             ; work         ;
;                |altsyncram_9hg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated                                              ; altsyncram_9hg1        ; work         ;
;          |squir_moves:squir_moves|                      ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves                                                                                                 ; squir_moves            ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component                                                                 ; altsyncram             ; work         ;
;                |altsyncram_1vg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated                                  ; altsyncram_1vg1        ; work         ;
;          |supereffective:supereffective|                ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|supereffective:supereffective                                                                                           ; supereffective         ; work         ;
;             |altsyncram:altsyncram_component|           ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;                |altsyncram_qkh1:auto_generated|         ; 1 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated                            ; altsyncram_qkh1        ; work         ;
;                   |decode_01a:rden_decode|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|decode_01a:rden_decode     ; decode_01a             ; work         ;
;          |tackle:tackle|                                ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|tackle:tackle                                                                                                           ; tackle                 ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component                                                                           ; altsyncram             ; work         ;
;                |altsyncram_49g1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated                                            ; altsyncram_49g1        ; work         ;
;          |vga_address_translator:translator|            ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|vga_address_translator:translator                                                                                       ; vga_address_translator ; work         ;
;          |watergun:watergun|                            ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|watergun:watergun                                                                                                       ; watergun               ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component                                                                       ; altsyncram             ; work         ;
;                |altsyncram_bkg1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated                                        ; altsyncram_bkg1        ; work         ;
;    |vga_adapter:VGA|                                    ; 65 (1)              ; 30 (0)                    ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA                                                                                                                                             ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                      ; altsyncram             ; work         ;
;          |altsyncram_s6m1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 115200            ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated                                                                                       ; altsyncram_s6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_01a:rden_decode_b                                                              ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_7la:decode2                                                                    ; decode_7la             ; work         ;
;             |mux_lfb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|mux_lfb:mux3                                                                          ; mux_lfb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|vga_controller:controller                                                                                                                   ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                      ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|vga_pll:mypll                                                                                                                               ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                       ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PokemonGame|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                             ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; goodbattlebackground.mif  ;
; my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; bulbasaur.mif             ;
; my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; bulba_moves.mif           ;
; my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; charmander.mif            ;
; my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; charma_moves.mif          ;
; my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; criticalhitfinal.mif      ;
; my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; directhitfinal.mif        ;
; my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; EMBERR.mif                ;
; my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; ./gameStart.mif           ;
; my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; missfinal.mif             ;
; my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; notveryeffectivefinal.mif ;
; my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; player1moves.mif          ;
; my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; player2wins.mif           ;
; my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; player-bulb.mif           ;
; my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; player-char.mif           ;
; my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; player-squir.mif          ;
; my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; RAZORLEAFF.mif            ;
; my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; low_poly_choose.mif       ;
; my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; squirtle.mif              ;
; my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; squirt_moves.mif          ;
; my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; supereffectivefinal.mif   ;
; my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; TACKLE.mif                ;
; my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 19200        ; 6            ; --           ; --           ; 115200 ; WATERGUNN.mif             ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 19200        ; 6            ; 19200        ; 6            ; 115200 ; None                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                      ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|battle_background:battle_background ; RAM/battle_background.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb:bulb                           ; RAM/bulb.v              ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves               ; RAM/bulb_moves.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick               ; RAM/player_bulb.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char:char                           ; RAM/char.v              ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|char_moves:char_moves               ; RAM/char_moves.v        ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_char:char_pick               ; RAM/player_char.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit             ; RAM/criticalhit.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|directhit:directhit                 ; RAM/directhit.v         ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|ember:ember                         ; RAM/ember.v             ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|gameStart:gameStart                 ; RAM/gameStart.v         ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|miss:miss                           ; RAM/miss.v              ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective   ; RAM/notveryeffective.v  ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player1select:player1select         ; RAM/player1select.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player1wins:player1wins             ; RAM/player1wins.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player2:player2select               ; RAM/player2.v           ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player2wins:player2wins             ; RAM/player2wins.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf                 ; RAM/razorleaf.v         ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen   ; RAM/selectPokemon.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir:squir                         ; RAM/squir.v             ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves             ; RAM/squir_moves.v       ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|player_squir:squir_pick             ; RAM/player_squir.v      ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|supereffective:supereffective       ; RAM/supereffective.v    ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|tackle:tackle                       ; RAM/tackle.v            ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |PokemonGame|my_top_controller:u1|my_datapath:u1|watergun:watergun                   ; RAM/watergun.v          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PokemonGame|my_top_controller:u1|my_control:u0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------------------+------------------------------------+---------------------------+-----------------------------+----------------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+-----------------------------------+---------------------------------+------------------------------+----------------------------+----------------------------+---------------------------+----------------------------+----------------------------+-----------------------------------+---------------------------------+------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+-------------------------------------+-------------------------------+--------------------------+-----------------------------+------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------------------------+
; Name                                     ; current_state.DRAW_BACKGROUND_BACK_WAIT1 ; current_state.EXIT_GAME_STATE_WAIT ; current_state.P2_WINSTATE ; current_state.DRAW_MESSAGE2 ; current_state.DRAW_MESSAGE ; current_state.DRAW_BACKGROUND_BACK2 ; current_state.DRAW_BACKGROUND_BACK1 ; current_state.CHECK_P2_WIN ; current_state.P2_MOVE_WAIT ; current_state.DRAW_P2_SPECIALMOVE ; current_state.DRAW_P2_BASICMOVE ; current_state.P2_SPECIALMOVE ; current_state.P2_BASICMOVE ; current_state.PLAYER2_MOVE ; current_state.P1_WINSTATE ; current_state.CHECK_P1_WIN ; current_state.P1_MOVE_WAIT ; current_state.DRAW_P1_SPECIALMOVE ; current_state.DRAW_P1_BASICMOVE ; current_state.P1_SPECIALMOVE ; current_state.P1_BASICMOVE ; current_state.PLAYER1_MOVE ; current_state.DRAW_POKE_2 ; current_state.DRAW_POKE_1 ; current_state.FIGHT_BACKGROUND_DRAW ; current_state.START_GAME_WAIT ; current_state.START_GAME ; current_state.PLAYER_2_WAIT ; current_state.LOAD_POKEMON_2 ; current_state.PLAYER_1_WAIT ; current_state.LOAD_POKEMON_1 ; current_state.DRAW_BACKGROUND ; current_state.DRAW_BACKGROUND_BACK_WAIT2 ;
+------------------------------------------+------------------------------------------+------------------------------------+---------------------------+-----------------------------+----------------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+-----------------------------------+---------------------------------+------------------------------+----------------------------+----------------------------+---------------------------+----------------------------+----------------------------+-----------------------------------+---------------------------------+------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+-------------------------------------+-------------------------------+--------------------------+-----------------------------+------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------------------------+
; current_state.DRAW_BACKGROUND            ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 0                             ; 0                                        ;
; current_state.LOAD_POKEMON_1             ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 1                            ; 1                             ; 0                                        ;
; current_state.PLAYER_1_WAIT              ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 1                           ; 0                            ; 1                             ; 0                                        ;
; current_state.LOAD_POKEMON_2             ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 1                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.PLAYER_2_WAIT              ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 1                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.START_GAME                 ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 1                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.START_GAME_WAIT            ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 1                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.FIGHT_BACKGROUND_DRAW      ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 1                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_POKE_1                ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 1                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_POKE_2                ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 1                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.PLAYER1_MOVE               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 1                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P1_BASICMOVE               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 1                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P1_SPECIALMOVE             ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 1                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_P1_BASICMOVE          ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 1                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_P1_SPECIALMOVE        ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 1                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P1_MOVE_WAIT               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 1                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.CHECK_P1_WIN               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 1                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P1_WINSTATE                ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 1                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.PLAYER2_MOVE               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 1                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P2_BASICMOVE               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 1                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P2_SPECIALMOVE             ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 1                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_P2_BASICMOVE          ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 1                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_P2_SPECIALMOVE        ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 1                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P2_MOVE_WAIT               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 1                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.CHECK_P2_WIN               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 1                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_BACKGROUND_BACK1      ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 1                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_BACKGROUND_BACK2      ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 1                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_MESSAGE               ; 0                                        ; 0                                  ; 0                         ; 0                           ; 1                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_MESSAGE2              ; 0                                        ; 0                                  ; 0                         ; 1                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.P2_WINSTATE                ; 0                                        ; 0                                  ; 1                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.EXIT_GAME_STATE_WAIT       ; 0                                        ; 1                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_BACKGROUND_BACK_WAIT1 ; 1                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 0                                        ;
; current_state.DRAW_BACKGROUND_BACK_WAIT2 ; 0                                        ; 0                                  ; 0                         ; 0                           ; 0                          ; 0                                   ; 0                                   ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                          ; 0                          ; 0                                 ; 0                               ; 0                            ; 0                          ; 0                          ; 0                         ; 0                         ; 0                                   ; 0                             ; 0                        ; 0                           ; 0                            ; 0                           ; 0                            ; 1                             ; 1                                        ;
+------------------------------------------+------------------------------------------+------------------------------------+---------------------------+-----------------------------+----------------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+-----------------------------------+---------------------------------+------------------------------+----------------------------+----------------------------+---------------------------+----------------------------+----------------------------+-----------------------------------+---------------------------------+------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+-------------------------------------+-------------------------------+--------------------------+-----------------------------+------------------------------+-----------------------------+------------------------------+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                    ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
; Latch Name                                                            ; Latch Enable Signal                                                   ; Free of Timing Hazards ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
; my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md2|effective ; my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md2|effective ; yes                    ;
; my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md1|effective ; my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md1|effective ; yes                    ;
; Number of user-specified and inferred latches = 2                     ;                                                                       ;                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                               ; Reason for Removal                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_top_controller:u1|my_datapath:u1|data[0..7]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated|address_reg_a[1]       ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated|address_reg_a[1]     ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated|address_reg_a[1]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated|address_reg_a[1]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated|address_reg_a[1]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated|address_reg_a[1]                               ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|address_reg_a[1]                             ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated|address_reg_a[1]                               ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated|address_reg_a[1]       ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[1]           ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated|address_reg_a[1]                     ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated|address_reg_a[1]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated|address_reg_a[1]                               ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated|address_reg_a[1]                             ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated|address_reg_a[1]                       ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|address_reg_a[1]                     ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|address_reg_a[1]                           ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|address_reg_a[1]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated|address_reg_a[1]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated|address_reg_a[1]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated|address_reg_a[1]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated|address_reg_a[1]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[1]     ;
; my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated|address_reg_a[0]       ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated|address_reg_a[0]     ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated|address_reg_a[0]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated|address_reg_a[0]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated|address_reg_a[0]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated|address_reg_a[0]                               ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|address_reg_a[0]                             ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated|address_reg_a[0]                               ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated|address_reg_a[0]       ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[0]           ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated|address_reg_a[0]                     ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated|address_reg_a[0]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated|address_reg_a[0]                               ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated|address_reg_a[0]                             ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated|address_reg_a[0]                       ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|address_reg_a[0]                     ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated|address_reg_a[0]                           ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated|address_reg_a[0]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated|address_reg_a[0]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated|address_reg_a[0]                   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated|address_reg_a[0]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated|address_reg_a[0]                 ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|address_reg_a[0]     ;
; my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated|out_address_reg_a[1]   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|out_address_reg_a[1] ;
; my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated|out_address_reg_a[1] ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|out_address_reg_a[1] ;
; my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated|out_address_reg_a[1]                           ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|out_address_reg_a[1] ;
; my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated|out_address_reg_a[0]   ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|out_address_reg_a[0] ;
; my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated|out_address_reg_a[0] ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|out_address_reg_a[0] ;
; my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated|out_address_reg_a[0]                           ; Merged with my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated|out_address_reg_a[0] ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[6]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[6]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[6]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[6]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[5]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[5]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[5]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[5]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[4]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[4]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[4]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[4]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[3]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[3]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[3]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[3]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[2]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[2]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[2]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[2]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[7]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[7]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[7]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[7]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[1]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[1]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[1]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[1]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window|x[0]                                                                          ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[0]                                                                      ;
; my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter|x[0]                                                                                      ; Merged with my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[0]                                                                      ;
; my_top_controller:u1|my_control:u0|current_state~2                                                                                                          ; Lost fanout                                                                                                                                             ;
; my_top_controller:u1|my_control:u0|current_state~3                                                                                                          ; Lost fanout                                                                                                                                             ;
; my_top_controller:u1|my_control:u0|current_state~4                                                                                                          ; Lost fanout                                                                                                                                             ;
; my_top_controller:u1|my_control:u0|current_state~5                                                                                                          ; Lost fanout                                                                                                                                             ;
; my_top_controller:u1|my_control:u0|current_state~6                                                                                                          ; Lost fanout                                                                                                                                             ;
; my_top_controller:u1|my_control:u0|current_state~8                                                                                                          ; Lost fanout                                                                                                                                             ;
; Total Number of Removed Registers = 80                                                                                                                      ;                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 472   ;
; Number of registers using Synchronous Clear  ; 75    ;
; Number of registers using Synchronous Load   ; 260   ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 139   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_big|Q[7]                                             ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_big_2|Q[7]                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_small|Q[0]                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_small_2|Q[7]                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_anim|Q[7]                                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_anim2|Q[7]                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_background_back|Q[7]                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_anim3|Q[7]                                           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_message|Q[7]                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|RateDivider:ratedivider_message2|Q[6]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PokemonGame|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|screen_counter:gameStartCounter|x[6]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter|x[6]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|screen_counter:spriteCounter|x[5]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|animCounter:animCounter|x[2]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|effective3                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|addDamageReg2[1]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|counter[3]                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|healthP2[2]                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|healthP1[3]                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|chosen_one[0]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|chosen_two[1]                                                 ;
; 17:1               ; 7 bits    ; 77 LEs        ; 21 LEs               ; 56 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|x[3]                                                          ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|x[6]                                                          ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|data_x[2]                                                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|data_x[5]                                                     ;
; 18:1               ; 6 bits    ; 72 LEs        ; 30 LEs               ; 42 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|y[5]                                                          ;
; 18:1               ; 6 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|data_y[6]                                                     ;
; 71:1               ; 6 bits    ; 282 LEs       ; 276 LEs              ; 6 LEs                  ; Yes        ; |PokemonGame|my_top_controller:u1|my_datapath:u1|data_c[4]                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PokemonGame|my_top_controller:u1|my_control:u0|current_state                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PokemonGame|my_top_controller:u1|my_control:u0|current_state                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |PokemonGame|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|mux_lfb:mux3|result_node[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PokemonGame|my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md1|effective                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PokemonGame|my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md2|effective                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_s6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; x_max          ; 160   ; Signed Integer                                                                        ;
; y_max          ; 120   ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; x_max          ; 160   ; Signed Integer                                                                                    ;
; y_max          ; 20    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:gameStartCounter ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; x_max          ; 80    ; Signed Integer                                                                          ;
; y_max          ; 20    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|screen_counter:spriteCounter ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; x_max          ; 64    ; Signed Integer                                                                       ;
; y_max          ; 42    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|animCounter:animCounter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; x_max          ; 27    ; Signed Integer                                                                  ;
; y_max          ; 25    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; x_max          ; 160   ; Signed Integer                                                                        ;
; y_max          ; 30    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|vga_address_translator:translator ;
+----------------+---------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                    ;
+----------------+---------+-----------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                  ;
+----------------+---------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                ;
; INIT_FILE                          ; low_poly_choose.mif  ; Untyped                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ghg1      ; Untyped                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                 ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                              ;
; WIDTH_A                            ; 6                        ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 15                       ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 19200                    ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                              ;
; WIDTH_B                            ; 1                        ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                              ;
; INIT_FILE                          ; goodbattlebackground.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_01h1          ; Untyped                                                                              ;
+------------------------------------+--------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; player1.mif          ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pkf1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; player2_2.mif        ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_bpf1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; player-bulb.mif      ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_fog1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; player-squir.mif     ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_usg1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; player-char.mif      ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_8og1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; charmander.mif       ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_5mg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; squirtle.mif         ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_9hg1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; bulbasaur.mif        ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                              ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                           ;
; WIDTH_A                            ; 6                         ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 15                        ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 19200                     ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_B                            ; 1                         ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                           ;
; INIT_FILE                          ; notveryeffectivefinal.mif ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_2sh1           ; Untyped                                                                           ;
+------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                            ;
+------------------------------------+-------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                         ;
; WIDTH_A                            ; 6                       ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 19200                   ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                         ;
; WIDTH_B                            ; 1                       ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                         ;
; INIT_FILE                          ; supereffectivefinal.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qkh1         ; Untyped                                                                         ;
+------------------------------------+-------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; directhitfinal.mif   ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_q3h1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; criticalhitfinal.mif ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_aah1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; missfinal.mif        ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_mjg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; EMBERR.mif           ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_d9g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; WATERGUNN.mif        ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bkg1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; RAZORLEAFF.mif       ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_smg1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                            ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; TACKLE.mif           ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_49g1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; squirt_moves.mif     ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_1vg1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; charma_moves.mif     ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5tg1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                    ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; bulba_moves.mif      ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vpg1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; player1moves.mif     ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_osg1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                      ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; player2wins.mif      ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_gpg1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; ./gameStart.mif      ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_00g1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 26                                                                                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 6                                                                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                     ;
;     -- WIDTH_A                            ; 6                                                                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|my_datapath:u1|player2:player2select"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|my_datapath:u1|player1select:player1select"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|my_datapath:u1"                                                                                            ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; pokemon1 ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (7 bits) it drives; bit(s) "pokemon1[8..7]" have no fanouts ;
; pokemon2 ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (7 bits) it drives; bit(s) "pokemon2[8..7]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_anim3" ;
+-----------+-------+----------+-------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                         ;
+-----------+-------+----------+-------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                    ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                    ;
+-----------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_anim2" ;
+-----------+-------+----------+-------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                         ;
+-----------+-------+----------+-------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                    ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                    ;
+-----------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_message2" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; D[23..19] ; Input ; Info     ; Stuck at VCC                                       ;
; D[15..12] ; Input ; Info     ; Stuck at VCC                                       ;
; D[6..0]   ; Input ; Info     ; Stuck at VCC                                       ;
; D[11..7]  ; Input ; Info     ; Stuck at GND                                       ;
; D[25]     ; Input ; Info     ; Stuck at VCC                                       ;
; D[24]     ; Input ; Info     ; Stuck at GND                                       ;
; D[18]     ; Input ; Info     ; Stuck at GND                                       ;
; D[17]     ; Input ; Info     ; Stuck at VCC                                       ;
; D[16]     ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_message" ;
+-----------+-------+----------+---------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                           ;
+-----------+-------+----------+---------------------------------------------------+
; D[23..19] ; Input ; Info     ; Stuck at VCC                                      ;
; D[15..12] ; Input ; Info     ; Stuck at VCC                                      ;
; D[6..0]   ; Input ; Info     ; Stuck at VCC                                      ;
; D[11..7]  ; Input ; Info     ; Stuck at GND                                      ;
; D[25]     ; Input ; Info     ; Stuck at VCC                                      ;
; D[24]     ; Input ; Info     ; Stuck at GND                                      ;
; D[18]     ; Input ; Info     ; Stuck at GND                                      ;
; D[17]     ; Input ; Info     ; Stuck at VCC                                      ;
; D[16]     ; Input ; Info     ; Stuck at GND                                      ;
+-----------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_background_back" ;
+-----------+-------+----------+-----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                   ;
+-----------+-------+----------+-----------------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                              ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                              ;
+-----------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_anim" ;
+-----------+-------+----------+------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                        ;
+-----------+-------+----------+------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                   ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                   ;
+-----------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_small_2" ;
+-----------+-------+----------+---------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                           ;
+-----------+-------+----------+---------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                      ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                      ;
+-----------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_big_2" ;
+-----------+-------+----------+-------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                         ;
+-----------+-------+----------+-------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                    ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                    ;
+-----------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_small" ;
+-----------+-------+----------+-------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                         ;
+-----------+-------+----------+-------------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                    ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                    ;
+-----------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1|RateDivider:ratedivider_big" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; D[15..0]  ; Input ; Info     ; Stuck at VCC                                  ;
; D[25..16] ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_top_controller:u1"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pokemon1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pokemon2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; plot ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 472                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 93                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 36                          ;
;     SCLR              ; 19                          ;
;     SLD               ; 260                         ;
;     plain             ; 44                          ;
; arriav_lcell_comb     ; 1049                        ;
;     arith             ; 379                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 370                         ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 3                           ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 637                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 154                         ;
;         6 data inputs ; 236                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 68                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 432                         ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 5.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Nov 30 03:21:30 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pokemon -c pokemon
Warning (125092): Tcl Script File start_screen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE start_screen.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram/char.v
    Info (12023): Found entity 1: char File: C:/Users/mengjohn/rip_all_nighter/RAM/char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/bulb_moves.v
    Info (12023): Found entity 1: bulb_moves File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb_moves.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/bulb.v
    Info (12023): Found entity 1: bulb File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/battle_background.v
    Info (12023): Found entity 1: battle_background File: C:/Users/mengjohn/rip_all_nighter/RAM/battle_background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/watergun.v
    Info (12023): Found entity 1: watergun File: C:/Users/mengjohn/rip_all_nighter/RAM/watergun.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/tackle.v
    Info (12023): Found entity 1: tackle File: C:/Users/mengjohn/rip_all_nighter/RAM/tackle.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/supereffective.v
    Info (12023): Found entity 1: supereffective File: C:/Users/mengjohn/rip_all_nighter/RAM/supereffective.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/squir_moves.v
    Info (12023): Found entity 1: squir_moves File: C:/Users/mengjohn/rip_all_nighter/RAM/squir_moves.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/squir.v
    Info (12023): Found entity 1: squir File: C:/Users/mengjohn/rip_all_nighter/RAM/squir.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/selectpokemon.v
    Info (12023): Found entity 1: selectPokemon File: C:/Users/mengjohn/rip_all_nighter/RAM/selectPokemon.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/razorleaf.v
    Info (12023): Found entity 1: razorleaf File: C:/Users/mengjohn/rip_all_nighter/RAM/razorleaf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player2wins.v
    Info (12023): Found entity 1: player2wins File: C:/Users/mengjohn/rip_all_nighter/RAM/player2wins.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player2.v
    Info (12023): Found entity 1: player2 File: C:/Users/mengjohn/rip_all_nighter/RAM/player2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player1wins.v
    Info (12023): Found entity 1: player1wins File: C:/Users/mengjohn/rip_all_nighter/RAM/player1wins.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player1select.v
    Info (12023): Found entity 1: player1select File: C:/Users/mengjohn/rip_all_nighter/RAM/player1select.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_squir.v
    Info (12023): Found entity 1: player_squir File: C:/Users/mengjohn/rip_all_nighter/RAM/player_squir.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_char.v
    Info (12023): Found entity 1: player_char File: C:/Users/mengjohn/rip_all_nighter/RAM/player_char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/player_bulb.v
    Info (12023): Found entity 1: player_bulb File: C:/Users/mengjohn/rip_all_nighter/RAM/player_bulb.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/notveryeffective.v
    Info (12023): Found entity 1: notveryeffective File: C:/Users/mengjohn/rip_all_nighter/RAM/notveryeffective.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/miss.v
    Info (12023): Found entity 1: miss File: C:/Users/mengjohn/rip_all_nighter/RAM/miss.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/gamestart.v
    Info (12023): Found entity 1: gameStart File: C:/Users/mengjohn/rip_all_nighter/RAM/gameStart.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/ember.v
    Info (12023): Found entity 1: ember File: C:/Users/mengjohn/rip_all_nighter/RAM/ember.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/directhit.v
    Info (12023): Found entity 1: directhit File: C:/Users/mengjohn/rip_all_nighter/RAM/directhit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/criticalhit.v
    Info (12023): Found entity 1: criticalhit File: C:/Users/mengjohn/rip_all_nighter/RAM/criticalhit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram/char_moves.v
    Info (12023): Found entity 1: char_moves File: C:/Users/mengjohn/rip_all_nighter/RAM/char_moves.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file screen_counter.v
    Info (12023): Found entity 1: screen_counter File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rate_divider.v
    Info (12023): Found entity 1: RateDivider File: C:/Users/mengjohn/rip_all_nighter/rate_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: hex_decoder File: C:/Users/mengjohn/rip_all_nighter/hex_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file title_screen.v
    Info (12023): Found entity 1: fill File: C:/Users/mengjohn/rip_all_nighter/title_screen.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/mengjohn/rip_all_nighter/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/mengjohn/rip_all_nighter/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topfsm.v
    Info (12023): Found entity 1: topFSM File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_control.v
    Info (12023): Found entity 1: my_control File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pokemongame.v
    Info (12023): Found entity 1: PokemonGame File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 1
Warning (10229): Verilog HDL Expression warning at my_top_controller.v(84): truncated literal to match 26 bits File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 84
Warning (10229): Verilog HDL Expression warning at my_top_controller.v(86): truncated literal to match 26 bits File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file my_top_controller.v
    Info (12023): Found entity 1: my_top_controller File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file my_datapath.v
    Info (12023): Found entity 1: my_datapath File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 1
    Info (12023): Found entity 2: specialMoveDamageP1 File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 752
Info (12021): Found 1 design units, including 1 entities, in source file anim_counter.v
    Info (12023): Found entity 1: animCounter File: C:/Users/mengjohn/rip_all_nighter/anim_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file message_counter.v
    Info (12023): Found entity 1: messageCounter File: C:/Users/mengjohn/rip_all_nighter/message_counter.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file anim_datapath.v
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(16): created implicit net for "draw_player_1_pokemon" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(16): created implicit net for "draw_player_2_pokemon" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(17): created implicit net for "battle_background" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(21): created implicit net for "drawP1Special_done" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(21): created implicit net for "drawP2Special_done" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for "drawWin" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for "p1_select" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at topFSM.v(22): created implicit net for "p2_select" File: C:/Users/mengjohn/rip_all_nighter/topFSM.v Line: 22
Info (12127): Elaborating entity "PokemonGame" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 64
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s6m1.tdf
    Info (12023): Found entity 1: altsyncram_s6m1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_s6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_s6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/mengjohn/rip_all_nighter/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_7la:decode2" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_s6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/mengjohn/rip_all_nighter/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_s6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/mengjohn/rip_all_nighter/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|mux_lfb:mux3" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_s6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/mengjohn/rip_all_nighter/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/mengjohn/rip_all_nighter/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:player1" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 72
Info (12128): Elaborating entity "my_top_controller" for hierarchy "my_top_controller:u1" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 76
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(90): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 90
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(91): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 91
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(92): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 92
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(93): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 93
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(94): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 94
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(95): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 95
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(96): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 96
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(97): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 97
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(98): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 98
Warning (10230): Verilog HDL assignment warning at my_top_controller.v(99): truncated value with size 32 to match size of target (1) File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 99
Info (12128): Elaborating entity "RateDivider" for hierarchy "my_top_controller:u1|RateDivider:ratedivider_big" File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 69
Warning (10230): Verilog HDL assignment warning at rate_divider.v(21): truncated value with size 32 to match size of target (26) File: C:/Users/mengjohn/rip_all_nighter/rate_divider.v Line: 21
Info (12128): Elaborating entity "my_control" for hierarchy "my_top_controller:u1|my_control:u0" File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 182
Info (10264): Verilog HDL Case Statement information at my_control.v(90): all case item expressions in this case statement are onehot File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 90
Info (10264): Verilog HDL Case Statement information at my_control.v(138): all case item expressions in this case statement are onehot File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 138
Info (10264): Verilog HDL Case Statement information at my_control.v(259): all case item expressions in this case statement are onehot File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 259
Info (10264): Verilog HDL Case Statement information at my_control.v(276): all case item expressions in this case statement are onehot File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 276
Warning (10270): Verilog HDL Case Statement warning at my_control.v(246): incomplete case statement has no default case item File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 246
Info (10264): Verilog HDL Case Statement information at my_control.v(246): all case item expressions in this case statement are onehot File: C:/Users/mengjohn/rip_all_nighter/my_control.v Line: 246
Info (12128): Elaborating entity "my_datapath" for hierarchy "my_top_controller:u1|my_datapath:u1" File: C:/Users/mengjohn/rip_all_nighter/my_top_controller.v Line: 240
Warning (10230): Verilog HDL assignment warning at my_datapath.v(246): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 246
Warning (10230): Verilog HDL assignment warning at my_datapath.v(247): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 247
Warning (10230): Verilog HDL assignment warning at my_datapath.v(256): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 256
Warning (10230): Verilog HDL assignment warning at my_datapath.v(257): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 257
Warning (10230): Verilog HDL assignment warning at my_datapath.v(265): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 265
Warning (10230): Verilog HDL assignment warning at my_datapath.v(266): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 266
Warning (10230): Verilog HDL assignment warning at my_datapath.v(278): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 278
Warning (10230): Verilog HDL assignment warning at my_datapath.v(279): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 279
Warning (10230): Verilog HDL assignment warning at my_datapath.v(288): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 288
Warning (10230): Verilog HDL assignment warning at my_datapath.v(289): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 289
Warning (10230): Verilog HDL assignment warning at my_datapath.v(297): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 297
Warning (10230): Verilog HDL assignment warning at my_datapath.v(298): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 298
Warning (10230): Verilog HDL assignment warning at my_datapath.v(319): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 319
Warning (10230): Verilog HDL assignment warning at my_datapath.v(321): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 321
Warning (10230): Verilog HDL assignment warning at my_datapath.v(327): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 327
Warning (10230): Verilog HDL assignment warning at my_datapath.v(329): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 329
Warning (10230): Verilog HDL assignment warning at my_datapath.v(335): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 335
Warning (10230): Verilog HDL assignment warning at my_datapath.v(337): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 337
Warning (10230): Verilog HDL assignment warning at my_datapath.v(345): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 345
Warning (10230): Verilog HDL assignment warning at my_datapath.v(346): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 346
Warning (10230): Verilog HDL assignment warning at my_datapath.v(347): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 347
Warning (10230): Verilog HDL assignment warning at my_datapath.v(348): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 348
Warning (10230): Verilog HDL assignment warning at my_datapath.v(354): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 354
Warning (10230): Verilog HDL assignment warning at my_datapath.v(355): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 355
Warning (10230): Verilog HDL assignment warning at my_datapath.v(356): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 356
Warning (10230): Verilog HDL assignment warning at my_datapath.v(357): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 357
Warning (10230): Verilog HDL assignment warning at my_datapath.v(362): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 362
Warning (10230): Verilog HDL assignment warning at my_datapath.v(363): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 363
Warning (10230): Verilog HDL assignment warning at my_datapath.v(364): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 364
Warning (10230): Verilog HDL assignment warning at my_datapath.v(365): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 365
Warning (10230): Verilog HDL assignment warning at my_datapath.v(376): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 376
Warning (10230): Verilog HDL assignment warning at my_datapath.v(378): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 378
Warning (10230): Verilog HDL assignment warning at my_datapath.v(384): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 384
Warning (10230): Verilog HDL assignment warning at my_datapath.v(386): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 386
Warning (10230): Verilog HDL assignment warning at my_datapath.v(392): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 392
Warning (10230): Verilog HDL assignment warning at my_datapath.v(394): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 394
Warning (10230): Verilog HDL assignment warning at my_datapath.v(405): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 405
Warning (10230): Verilog HDL assignment warning at my_datapath.v(407): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 407
Warning (10230): Verilog HDL assignment warning at my_datapath.v(413): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 413
Warning (10230): Verilog HDL assignment warning at my_datapath.v(415): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 415
Warning (10230): Verilog HDL assignment warning at my_datapath.v(421): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 421
Warning (10230): Verilog HDL assignment warning at my_datapath.v(423): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 423
Warning (10230): Verilog HDL assignment warning at my_datapath.v(455): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 455
Warning (10230): Verilog HDL assignment warning at my_datapath.v(456): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 456
Warning (10230): Verilog HDL assignment warning at my_datapath.v(457): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 457
Warning (10230): Verilog HDL assignment warning at my_datapath.v(458): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 458
Warning (10230): Verilog HDL assignment warning at my_datapath.v(468): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 468
Warning (10230): Verilog HDL assignment warning at my_datapath.v(470): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 470
Warning (10230): Verilog HDL assignment warning at my_datapath.v(477): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 477
Warning (10230): Verilog HDL assignment warning at my_datapath.v(479): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 479
Warning (10230): Verilog HDL assignment warning at my_datapath.v(486): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 486
Warning (10230): Verilog HDL assignment warning at my_datapath.v(488): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 488
Warning (10230): Verilog HDL assignment warning at my_datapath.v(495): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 495
Warning (10230): Verilog HDL assignment warning at my_datapath.v(497): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 497
Warning (10230): Verilog HDL assignment warning at my_datapath.v(504): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 504
Warning (10230): Verilog HDL assignment warning at my_datapath.v(506): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 506
Warning (10230): Verilog HDL assignment warning at my_datapath.v(512): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 512
Warning (10230): Verilog HDL assignment warning at my_datapath.v(514): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 514
Warning (10230): Verilog HDL assignment warning at my_datapath.v(524): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 524
Warning (10230): Verilog HDL assignment warning at my_datapath.v(525): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 525
Warning (10230): Verilog HDL assignment warning at my_datapath.v(526): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 526
Warning (10230): Verilog HDL assignment warning at my_datapath.v(527): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 527
Warning (10230): Verilog HDL assignment warning at my_datapath.v(555): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 555
Warning (10230): Verilog HDL assignment warning at my_datapath.v(557): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 557
Warning (10230): Verilog HDL assignment warning at my_datapath.v(564): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 564
Warning (10230): Verilog HDL assignment warning at my_datapath.v(566): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 566
Warning (10230): Verilog HDL assignment warning at my_datapath.v(573): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 573
Warning (10230): Verilog HDL assignment warning at my_datapath.v(575): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 575
Warning (10230): Verilog HDL assignment warning at my_datapath.v(582): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 582
Warning (10230): Verilog HDL assignment warning at my_datapath.v(584): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 584
Warning (10230): Verilog HDL assignment warning at my_datapath.v(591): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 591
Warning (10230): Verilog HDL assignment warning at my_datapath.v(593): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 593
Warning (10230): Verilog HDL assignment warning at my_datapath.v(599): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 599
Warning (10230): Verilog HDL assignment warning at my_datapath.v(601): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 601
Warning (10230): Verilog HDL assignment warning at my_datapath.v(612): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 612
Warning (10230): Verilog HDL assignment warning at my_datapath.v(613): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 613
Warning (10230): Verilog HDL assignment warning at my_datapath.v(614): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 614
Warning (10230): Verilog HDL assignment warning at my_datapath.v(615): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 615
Warning (10230): Verilog HDL assignment warning at my_datapath.v(620): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 620
Warning (10230): Verilog HDL assignment warning at my_datapath.v(621): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 621
Warning (10230): Verilog HDL assignment warning at my_datapath.v(622): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 622
Warning (10230): Verilog HDL assignment warning at my_datapath.v(623): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 623
Warning (10230): Verilog HDL assignment warning at my_datapath.v(628): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 628
Warning (10230): Verilog HDL assignment warning at my_datapath.v(629): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 629
Warning (10230): Verilog HDL assignment warning at my_datapath.v(630): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 630
Warning (10230): Verilog HDL assignment warning at my_datapath.v(631): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 631
Warning (10230): Verilog HDL assignment warning at my_datapath.v(643): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 643
Warning (10230): Verilog HDL assignment warning at my_datapath.v(644): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 644
Warning (10230): Verilog HDL assignment warning at my_datapath.v(645): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 645
Warning (10230): Verilog HDL assignment warning at my_datapath.v(646): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 646
Warning (10230): Verilog HDL assignment warning at my_datapath.v(651): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 651
Warning (10230): Verilog HDL assignment warning at my_datapath.v(652): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 652
Warning (10230): Verilog HDL assignment warning at my_datapath.v(653): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 653
Warning (10230): Verilog HDL assignment warning at my_datapath.v(654): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 654
Warning (10230): Verilog HDL assignment warning at my_datapath.v(659): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 659
Warning (10230): Verilog HDL assignment warning at my_datapath.v(660): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 660
Warning (10230): Verilog HDL assignment warning at my_datapath.v(661): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 661
Warning (10230): Verilog HDL assignment warning at my_datapath.v(662): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 662
Info (12128): Elaborating entity "specialMoveDamageP1" for hierarchy "my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md1" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 114
Warning (10240): Verilog HDL Always Construct warning at my_datapath.v(760): inferring latch(es) for variable "effective", which holds its previous value in one or more paths through the always construct File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 760
Info (10041): Inferred latch for "effective" at my_datapath.v(760) File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 760
Info (12128): Elaborating entity "screen_counter" for hierarchy "my_top_controller:u1|my_datapath:u1|screen_counter:screen_counter" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 126
Warning (10230): Verilog HDL assignment warning at screen_counter.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 14
Warning (10230): Verilog HDL assignment warning at screen_counter.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 20
Info (12128): Elaborating entity "screen_counter" for hierarchy "my_top_controller:u1|my_datapath:u1|screen_counter:playerselect_little_window" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 128
Warning (10230): Verilog HDL assignment warning at screen_counter.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 14
Warning (10230): Verilog HDL assignment warning at screen_counter.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 20
Info (12128): Elaborating entity "screen_counter" for hierarchy "my_top_controller:u1|my_datapath:u1|screen_counter:gameStartCounter" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 133
Warning (10230): Verilog HDL assignment warning at screen_counter.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 14
Warning (10230): Verilog HDL assignment warning at screen_counter.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 20
Info (12128): Elaborating entity "screen_counter" for hierarchy "my_top_controller:u1|my_datapath:u1|screen_counter:spriteCounter" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 137
Warning (10230): Verilog HDL assignment warning at screen_counter.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 14
Warning (10230): Verilog HDL assignment warning at screen_counter.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/screen_counter.v Line: 20
Info (12128): Elaborating entity "animCounter" for hierarchy "my_top_controller:u1|my_datapath:u1|animCounter:animCounter" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 141
Warning (10230): Verilog HDL assignment warning at anim_counter.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/anim_counter.v Line: 14
Warning (10230): Verilog HDL assignment warning at anim_counter.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/anim_counter.v Line: 20
Info (12128): Elaborating entity "messageCounter" for hierarchy "my_top_controller:u1|my_datapath:u1|messageCounter:messageCounter" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 145
Warning (10230): Verilog HDL assignment warning at message_counter.v(14): truncated value with size 32 to match size of target (8) File: C:/Users/mengjohn/rip_all_nighter/message_counter.v Line: 14
Warning (10230): Verilog HDL assignment warning at message_counter.v(20): truncated value with size 32 to match size of target (7) File: C:/Users/mengjohn/rip_all_nighter/message_counter.v Line: 20
Info (12128): Elaborating entity "selectPokemon" for hierarchy "my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/selectPokemon.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/selectPokemon.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/selectPokemon.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "low_poly_choose.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ghg1.tdf
    Info (12023): Found entity 1: altsyncram_ghg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_ghg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ghg1" for hierarchy "my_top_controller:u1|my_datapath:u1|selectPokemon:selectPokemonScreen|altsyncram:altsyncram_component|altsyncram_ghg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "battle_background" for hierarchy "my_top_controller:u1|my_datapath:u1|battle_background:battle_background" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/battle_background.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/battle_background.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/battle_background.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "goodbattlebackground.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01h1.tdf
    Info (12023): Found entity 1: altsyncram_01h1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_01h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_01h1" for hierarchy "my_top_controller:u1|my_datapath:u1|battle_background:battle_background|altsyncram:altsyncram_component|altsyncram_01h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player1select" for hierarchy "my_top_controller:u1|my_datapath:u1|player1select:player1select" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player1select.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player1select.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player1select.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pkf1.tdf
    Info (12023): Found entity 1: altsyncram_pkf1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_pkf1" for hierarchy "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player2" for hierarchy "my_top_controller:u1|my_datapath:u1|player2:player2select" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 158
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player2.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player2.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player2_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info (12023): Found entity 1: altsyncram_bpf1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_bpf1" for hierarchy "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player_bulb" for hierarchy "my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 160
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player_bulb.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player_bulb.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player_bulb.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player-bulb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fog1.tdf
    Info (12023): Found entity 1: altsyncram_fog1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_fog1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_fog1" for hierarchy "my_top_controller:u1|my_datapath:u1|player_bulb:bulb_pick|altsyncram:altsyncram_component|altsyncram_fog1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player_squir" for hierarchy "my_top_controller:u1|my_datapath:u1|player_squir:squir_pick" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 161
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player_squir.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player_squir.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player_squir.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player-squir.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf
    Info (12023): Found entity 1: altsyncram_usg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_usg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_usg1" for hierarchy "my_top_controller:u1|my_datapath:u1|player_squir:squir_pick|altsyncram:altsyncram_component|altsyncram_usg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player_char" for hierarchy "my_top_controller:u1|my_datapath:u1|player_char:char_pick" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player_char.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player_char.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player_char.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player-char.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf
    Info (12023): Found entity 1: altsyncram_8og1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_8og1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_8og1" for hierarchy "my_top_controller:u1|my_datapath:u1|player_char:char_pick|altsyncram:altsyncram_component|altsyncram_8og1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "char" for hierarchy "my_top_controller:u1|my_datapath:u1|char:char" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/char.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/char.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/char.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "charmander.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5mg1.tdf
    Info (12023): Found entity 1: altsyncram_5mg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_5mg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_5mg1" for hierarchy "my_top_controller:u1|my_datapath:u1|char:char|altsyncram:altsyncram_component|altsyncram_5mg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "squir" for hierarchy "my_top_controller:u1|my_datapath:u1|squir:squir" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 165
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/squir.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/squir.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/squir.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "squirtle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_9hg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "my_top_controller:u1|my_datapath:u1|squir:squir|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bulb" for hierarchy "my_top_controller:u1|my_datapath:u1|bulb:bulb" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 166
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bulbasaur.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssf1.tdf
    Info (12023): Found entity 1: altsyncram_ssf1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_ssf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ssf1" for hierarchy "my_top_controller:u1|my_datapath:u1|bulb:bulb|altsyncram:altsyncram_component|altsyncram_ssf1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "notveryeffective" for hierarchy "my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/notveryeffective.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/notveryeffective.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/notveryeffective.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "notveryeffectivefinal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sh1.tdf
    Info (12023): Found entity 1: altsyncram_2sh1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_2sh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2sh1" for hierarchy "my_top_controller:u1|my_datapath:u1|notveryeffective:notveryeffective|altsyncram:altsyncram_component|altsyncram_2sh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "supereffective" for hierarchy "my_top_controller:u1|my_datapath:u1|supereffective:supereffective" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 169
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/supereffective.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/supereffective.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/supereffective.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "supereffectivefinal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qkh1.tdf
    Info (12023): Found entity 1: altsyncram_qkh1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_qkh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_qkh1" for hierarchy "my_top_controller:u1|my_datapath:u1|supereffective:supereffective|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "directhit" for hierarchy "my_top_controller:u1|my_datapath:u1|directhit:directhit" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 170
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/directhit.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/directhit.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/directhit.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "directhitfinal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q3h1.tdf
    Info (12023): Found entity 1: altsyncram_q3h1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_q3h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_q3h1" for hierarchy "my_top_controller:u1|my_datapath:u1|directhit:directhit|altsyncram:altsyncram_component|altsyncram_q3h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "criticalhit" for hierarchy "my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/criticalhit.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/criticalhit.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/criticalhit.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "criticalhitfinal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aah1.tdf
    Info (12023): Found entity 1: altsyncram_aah1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_aah1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_aah1" for hierarchy "my_top_controller:u1|my_datapath:u1|criticalhit:criticalhit|altsyncram:altsyncram_component|altsyncram_aah1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "miss" for hierarchy "my_top_controller:u1|my_datapath:u1|miss:miss" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 172
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/miss.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/miss.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/miss.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "missfinal.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mjg1.tdf
    Info (12023): Found entity 1: altsyncram_mjg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_mjg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_mjg1" for hierarchy "my_top_controller:u1|my_datapath:u1|miss:miss|altsyncram:altsyncram_component|altsyncram_mjg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ember" for hierarchy "my_top_controller:u1|my_datapath:u1|ember:ember" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 174
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/ember.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/ember.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/ember.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "EMBERR.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d9g1.tdf
    Info (12023): Found entity 1: altsyncram_d9g1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_d9g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_d9g1" for hierarchy "my_top_controller:u1|my_datapath:u1|ember:ember|altsyncram:altsyncram_component|altsyncram_d9g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "watergun" for hierarchy "my_top_controller:u1|my_datapath:u1|watergun:watergun" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/watergun.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/watergun.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/watergun.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "WATERGUNN.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkg1.tdf
    Info (12023): Found entity 1: altsyncram_bkg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bkg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_bkg1" for hierarchy "my_top_controller:u1|my_datapath:u1|watergun:watergun|altsyncram:altsyncram_component|altsyncram_bkg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "razorleaf" for hierarchy "my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 176
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/razorleaf.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/razorleaf.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/razorleaf.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAZORLEAFF.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf
    Info (12023): Found entity 1: altsyncram_smg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_smg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_smg1" for hierarchy "my_top_controller:u1|my_datapath:u1|razorleaf:razorleaf|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tackle" for hierarchy "my_top_controller:u1|my_datapath:u1|tackle:tackle" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 177
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/tackle.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/tackle.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/tackle.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "TACKLE.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_49g1.tdf
    Info (12023): Found entity 1: altsyncram_49g1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_49g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_49g1" for hierarchy "my_top_controller:u1|my_datapath:u1|tackle:tackle|altsyncram:altsyncram_component|altsyncram_49g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "squir_moves" for hierarchy "my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 179
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/squir_moves.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/squir_moves.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/squir_moves.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "squirt_moves.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1vg1.tdf
    Info (12023): Found entity 1: altsyncram_1vg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_1vg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_1vg1" for hierarchy "my_top_controller:u1|my_datapath:u1|squir_moves:squir_moves|altsyncram:altsyncram_component|altsyncram_1vg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "char_moves" for hierarchy "my_top_controller:u1|my_datapath:u1|char_moves:char_moves" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/char_moves.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/char_moves.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/char_moves.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "charma_moves.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tg1.tdf
    Info (12023): Found entity 1: altsyncram_5tg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_5tg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_5tg1" for hierarchy "my_top_controller:u1|my_datapath:u1|char_moves:char_moves|altsyncram:altsyncram_component|altsyncram_5tg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bulb_moves" for hierarchy "my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 181
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb_moves.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb_moves.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/bulb_moves.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bulba_moves.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vpg1.tdf
    Info (12023): Found entity 1: altsyncram_vpg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_vpg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_vpg1" for hierarchy "my_top_controller:u1|my_datapath:u1|bulb_moves:bulb_moves|altsyncram:altsyncram_component|altsyncram_vpg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player1wins" for hierarchy "my_top_controller:u1|my_datapath:u1|player1wins:player1wins" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 183
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player1wins.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player1wins.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player1wins.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player1moves.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf
    Info (12023): Found entity 1: altsyncram_osg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_osg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_osg1" for hierarchy "my_top_controller:u1|my_datapath:u1|player1wins:player1wins|altsyncram:altsyncram_component|altsyncram_osg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player2wins" for hierarchy "my_top_controller:u1|my_datapath:u1|player2wins:player2wins" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 184
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player2wins.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/player2wins.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/player2wins.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player2wins.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gpg1.tdf
    Info (12023): Found entity 1: altsyncram_gpg1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_gpg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gpg1" for hierarchy "my_top_controller:u1|my_datapath:u1|player2wins:player2wins|altsyncram:altsyncram_component|altsyncram_gpg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "gameStart" for hierarchy "my_top_controller:u1|my_datapath:u1|gameStart:gameStart" File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/gameStart.v Line: 81
Info (12130): Elaborated megafunction instantiation "my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component" File: C:/Users/mengjohn/rip_all_nighter/RAM/gameStart.v Line: 81
Info (12133): Instantiated megafunction "my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mengjohn/rip_all_nighter/RAM/gameStart.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./gameStart.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00g1.tdf
    Info (12023): Found entity 1: altsyncram_00g1 File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_00g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_00g1" for hierarchy "my_top_controller:u1|my_datapath:u1|gameStart:gameStart|altsyncram:altsyncram_component|altsyncram_00g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a0" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 42
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a1" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 64
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a2" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 86
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a3" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 108
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a4" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 130
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a5" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 152
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a6" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 174
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a7" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 196
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a8" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 218
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a9" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 240
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a10" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 262
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a11" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 284
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a12" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 306
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a13" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 328
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a14" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 350
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a15" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 372
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a16" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 394
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player2:player2select|altsyncram:altsyncram_component|altsyncram_bpf1:auto_generated|ram_block1a17" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_bpf1.tdf Line: 416
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a0" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 42
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a1" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 64
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a2" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 86
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a3" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 108
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a4" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 130
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a5" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 152
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a6" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 174
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a7" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 196
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a8" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 218
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a9" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 240
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a10" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 262
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a11" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 284
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a12" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 306
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a13" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 328
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a14" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 350
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a15" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 372
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a16" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 394
        Warning (14320): Synthesized away node "my_top_controller:u1|my_datapath:u1|player1select:player1select|altsyncram:altsyncram_component|altsyncram_pkf1:auto_generated|ram_block1a17" File: C:/Users/mengjohn/rip_all_nighter/db/altsyncram_pkf1.tdf Line: 416
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md2|effective has unsafe behavior File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 752
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_top_controller:u1|my_datapath:u1|chosen_one[0] File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 190
Warning (13012): Latch my_top_controller:u1|my_datapath:u1|specialMoveDamageP1:md1|effective has unsafe behavior File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 752
    Warning (13013): Ports D and ENA on the latch are fed by the same signal my_top_controller:u1|my_datapath:u1|chosen_two[0] File: C:/Users/mengjohn/rip_all_nighter/my_datapath.v Line: 190
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 16
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 3 assignments for entity "start_screen" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mem_if_ddr3_emif -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity start_screen -sip start_screen.sip -library lib_start_screen was ignored
Info (144001): Generated suppressed messages file C:/Users/mengjohn/rip_all_nighter/output_files/pokemon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/mengjohn/rip_all_nighter/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/mengjohn/rip_all_nighter/PokemonGame.v Line: 14
Info (21057): Implemented 1550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 1049 logic cells
    Info (21064): Implemented 432 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 203 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Thu Nov 30 03:21:49 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mengjohn/rip_all_nighter/output_files/pokemon.map.smsg.


