****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:44:01 2023
****************************************


  Startpoint: in_b[2] (input port clocked by clk)
  Endpoint: mac_out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_b[2] (in)                            0.000      0.000 f
  U548/ZN (OR2_X1)                        0.061      0.061 f
  U550/ZN (AOI21_X2)                      0.066      0.127 r
  U572/ZN (XNOR2_X1)                      0.082      0.209 r
  U352/Z (BUF_X2)                         0.057      0.265 r
  U582/ZN (OAI21_X1)                      0.052      0.317 f
  U640/ZN (AND2_X1)                       0.051      0.368 f
  U641/Z (MUX2_X1)                        0.068      0.436 f
  U653/ZN (INV_X1)                        0.028      0.464 r
  U537/ZN (NAND4_X1)                      0.052      0.515 f
  U654/ZN (NAND2_X1)                      0.038      0.554 r
  U538/ZN (AND2_X1)                       0.043      0.597 r
  U514/ZN (OAI211_X1)                     0.039      0.636 f
  U511/ZN (AND2_X1)                       0.041      0.677 f
  U302/ZN (NAND4_X1)                      0.037      0.714 r
  U301/ZN (NAND3_X2)                      0.063      0.776 f
  U466/Z (MUX2_X1)                        0.090      0.867 r
  U461/ZN (OR2_X1)                        0.039      0.906 r
  U471/ZN (OAI211_X1)                     0.050      0.956 f
  U802/ZN (INV_X1)                        0.061      1.017 r
  U833/Z (MUX2_X1)                        0.085      1.102 f
  U834/Z (MUX2_X1)                        0.073      1.175 f
  U836/ZN (OAI21_X1)                      0.055      1.231 r
  U857/ZN (AND2_X1)                       0.047      1.278 r
  U462/ZN (NAND3_X1)                      0.034      1.312 f
  U322/ZN (AND2_X1)                       0.047      1.359 f
  U955/ZN (OR2_X1)                        0.060      1.419 f
  U956/ZN (AND2_X1)                       0.039      1.458 f
  U958/ZN (XNOR2_X1)                      0.059      1.516 f
  U965/ZN (OAI22_X1)                      0.036      1.552 r
  mac_out[5] (out)                        0.002      1.554 r
  data arrival time                                  1.554

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.554
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -1.554


1
