`timescale 1ns / 1ps


module test_traffic_control; 
    reg clk,rst;
    wire [2:0]A;
    wire [2:0]B;
    wire [2:0]C;
    wire [2:0]D;
    traffic_control sig(.clk(clk),.rst(rst),.light_A(A),.light_B(B),.light_C(C),.light_D(D));
    initial
    begin
    $dumpfile("traffic_control.vcd");
    $dumpvars(0,test_traffic_control);
    clk = 1'b0;
    forever clk = ~clk;            
    end
    initial
    begin
    rst = 0;
    #10000000;
    rst = 1;
    #10000000;
    rst = 0;
    #10000000;
    $finish;
    end

    initial
    begin
    $monitor("A=%b,B=%b,C=%b",A,B,C);
    end
endmodule