(ns rtl.vhdl-adapter-test
  (:require [clojure.test :refer [deftest is testing]]
            [rtl.hdl :as hdl]
            [rtl.vhdl-adapter :as adapter]))

(deftest vhdl-mode->rtl-direction-test
  (testing "the 3 VHDL modes with a direct rtl.hdl equivalent map 1:1"
    (is (= :input (adapter/vhdl-mode->rtl-direction :in)))
    (is (= :output (adapter/vhdl-mode->rtl-direction :out)))
    (is (= :inout (adapter/vhdl-mode->rtl-direction :inout))))
  (testing "`:buffer` collapses to `:output` -- rtl.hdl has no 4th direction,
            and a buffer port is still single-driver (driven only by this
            entity) just like `:out`; the VHDL-specific difference (its
            driven value may be read back inside the architecture) has no
            synthesis-pin-direction meaning, so it is NOT treated as :inout"
    (is (= :output (adapter/vhdl-mode->rtl-direction :buffer))))
  (testing "every mapped direction is a real member of rtl.hdl's own direction set"
    (doseq [mode [:in :out :inout :buffer]]
      (is (contains? hdl/port-directions (adapter/vhdl-mode->rtl-direction mode))))))

(deftest vhdl-entity->rtl-module-test
  (testing "converts a mixed scalar+vector VHDL entity into the exact rtl-module/rtl-port shape"
    (let [vhdl-entity {:name "adder"
                        :ports [{:name "a" :mode :in :type "std_logic_vector(7 downto 0)"}
                                {:name "cin" :mode :in :type "std_logic"}
                                {:name "sum" :mode :out :type "std_logic_vector(7 downto 0)"}]}
          expected (hdl/rtl-module
                    {:name "adder"
                     :ports [(hdl/rtl-port {:name "a" :direction :input :width 8 :signal-type :logic})
                             (hdl/rtl-port {:name "cin" :direction :input :width 1 :signal-type :logic})
                             (hdl/rtl-port {:name "sum" :direction :output :width 8 :signal-type :logic})]
                     :parameters []
                     :instances []
                     :always-blocks []
                     :assigns []})]
      (is (= expected (adapter/vhdl-entity->rtl-module vhdl-entity))))))

(def ^:private and-gate-src
  "entity and_gate is
     port (
       a : in std_logic;
       b : in std_logic;
       y : out std_logic;
     );
   end entity;")

(def ^:private counter-src
  "entity counter is
     port (
       clk : in std_logic;
       rst : in std_logic;
       q : out std_logic_vector(7 downto 0);
     );
   end entity;")

(deftest parse-vhdl-source-ok-test
  (testing "a well-formed small entity (adapted from org-ieee-vhdl's own parser_test fixture) parses end-to-end"
    (let [[status module] (adapter/parse-vhdl-source and-gate-src)]
      (is (= :ok status))
      (is (= "and_gate" (:name module)))
      (is (= 3 (count (:ports module))))
      (is (= ["a" "b" "y"] (mapv :name (:ports module))))
      (is (= [:input :input :output] (mapv :direction (:ports module))))
      (is (= [1 1 1] (mapv :width (:ports module))))))
  (testing "a well-formed entity with a vector port reports the correct width"
    (let [[status module] (adapter/parse-vhdl-source counter-src)]
      (is (= :ok status))
      (is (= "counter" (:name module)))
      (is (= 3 (count (:ports module))))
      (is (= 8 (:width (last (:ports module))))))))

(deftest parse-vhdl-source-error-test
  (testing "text with no entity declaration at all fails to parse"
    (let [[status msg] (adapter/parse-vhdl-source
                        "architecture rtl of nothing is
                         begin
                         end architecture;")]
      (is (= :error status))
      (is (string? msg))))
  (testing "an entity declaration missing its closing 'end entity' fails to parse"
    (let [[status msg] (adapter/parse-vhdl-source
                        "entity broken is
                           port (
                             a : in std_logic;
                           );")]
      (is (= :error status))
      (is (string? msg)))))

(def ^:private sample-architecture
  "Hand-built vhdl.architecture-shaped fixture: 2 combinational processes
  (sensitivity lists with no clock-like signal name) and 2 sequential/
  clocked processes (sensitivity list includes a clk/clock-like name),
  matching vhdl.architecture/combinational?'s heuristic."
  {:name "rtl"
   :entity-name "mixed"
   :signals []
   :processes [{:name "comb0" :sensitivity-list ["a" "b"] :statement-count 1}
               {:name "seq0" :sensitivity-list ["clk" "rst"] :statement-count 2}
               {:name "comb1" :sensitivity-list ["sel"] :statement-count 1}
               {:name "seq1" :sensitivity-list ["clock"] :statement-count 3}]})

(deftest architecture->process-count-test
  (testing "counts combinational vs. sequential (clock-sensitive) processes"
    (is (= {:combinational 2 :sequential 2}
           (adapter/architecture->process-count sample-architecture))))
  (testing "an architecture with only combinational processes reports 0 sequential"
    (is (= {:combinational 2 :sequential 0}
           (adapter/architecture->process-count
            (update sample-architecture :processes
                     (fn [ps] (filterv #(#{"comb0" "comb1"} (:name %)) ps)))))))
  (testing "an architecture with no processes reports zero/zero"
    (is (= {:combinational 0 :sequential 0}
           (adapter/architecture->process-count (assoc sample-architecture :processes []))))))
