

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'
================================================================
* Date:           Mon Sep  5 13:09:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.610 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  40.000 ns|  40.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|     0|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     31|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|     33|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |axi_data_V_out            |  13|          3|   24|         72|
    |s_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  31|          7|   26|         76|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |axi_last_V_fu_48  |  1|   0|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  3|   0|    3|          0|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start|  return value|
|s_axis_video_TVALID    |   in|    1|        axis|                                 s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA     |   in|   24|        axis|                                 s_axis_video_V_data_V|       pointer|
|s_axis_video_TREADY    |  out|    1|        axis|                                 s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST     |   in|    1|        axis|                                 s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP     |   in|    3|        axis|                                 s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB     |   in|    3|        axis|                                 s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER     |   in|    1|        axis|                                 s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST     |   in|    1|        axis|                                 s_axis_video_V_last_V|       pointer|
|s_axis_video_TID       |   in|    1|        axis|                                   s_axis_video_V_id_V|       pointer|
|axi_data_V_out         |  out|   24|      ap_vld|                                        axi_data_V_out|       pointer|
|axi_data_V_out_ap_vld  |  out|    1|      ap_vld|                                        axi_data_V_out|       pointer|
|axi_last_V_out         |  out|    1|      ap_vld|                                        axi_last_V_out|       pointer|
|axi_last_V_out_ap_vld  |  out|    1|      ap_vld|                                        axi_last_V_out|       pointer|
+-----------------------+-----+-----+------------+------------------------------------------------------+--------------+

