Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 16:34:24 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file music_adc_top_level_control_sets_placed.rpt
| Design       : music_adc_top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             125 |           44 |
| Yes          | No                    | No                     |              32 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             522 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                    |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | bin_to_bcd_inst/bcd_out[12]_i_1_n_0                 | adc_ave_data_scalar/SR[0]                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                     | adc_ave_data_scalar/SR[0]                             |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                                     | MUSIC_PLAYER/cur_pitch_mux/cur_pitch[6]               |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sar_inst/pwm_update_en         | pwm_adc_inst/pwm_adc_sar_inst/sarry_one[7]_i_1__0_n_0 |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | r2r_adc_inst/r2r_adc_sar_inst/r2r_update_en         | r2r_adc_inst/r2r_adc_sar_inst/p_1_in[6]               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sar_inst/pwm_adc_sar_ready     | reset_IBUF                                            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sar_inst/sarry_shift_en        | pwm_adc_inst/pwm_adc_sar_inst/sarry_one[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_wait/update | pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_wait/SR[0]    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sweep_inst/pwm_adc_wait/E[0]   |                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | r2r_adc_inst/r2r_adc_sar_inst/r2r_adc_sar_ready     | reset_IBUF                                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | r2r_adc_inst/r2r_adc_sar_inst/sarry_shift_en        | r2r_adc_inst/r2r_adc_sar_inst/p_1_in[6]               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | r2r_adc_inst/r2r_adc_sweep_inst/update              | r2r_adc_inst/r2r_adc_sweep_inst/r2r_out[7]_i_1_n_0    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | r2r_adc_inst/r2r_adc_sweep_inst/data_out[7]_i_1_n_0 |                                                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | bin_to_bcd_inst/bcd_out[15]_i_1_n_0                 | reset_IBUF                                            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG |                                                     | r2r_adc_inst/r2r_adc_sweep_inst/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                     |                                                       |               12 |             23 |         1.92 |
|  clk_IBUF_BUFG | MUSIC_PLAYER/buzzer_enable                          | reset_IBUF                                            |               11 |             25 |         2.27 |
|  clk_IBUF_BUFG | switches_inputs_IBUF[3]                             | MUSIC_PLAYER/player/dur_counter[0]_i_1_n_0            |                8 |             29 |         3.62 |
|  clk_IBUF_BUFG | bin_to_bcd_inst/scratch[31]_i_1_n_0                 | adc_ave_data_scalar/SR[0]                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | MUSIC_PLAYER/player/cur_note_index                  | reset_IBUF                                            |               43 |             63 |         1.47 |
|  clk_IBUF_BUFG |                                                     | reset_IBUF                                            |               34 |             99 |         2.91 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sweep_inst/ready_pulse         |                                                       |               32 |            144 |         4.50 |
|  clk_IBUF_BUFG | pwm_adc_inst/pwm_adc_sweep_inst/ready_pulse         | reset_IBUF                                            |               60 |            295 |         4.92 |
+----------------+-----------------------------------------------------+-------------------------------------------------------+------------------+----------------+--------------+


