
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001194                       # Number of seconds simulated
sim_ticks                                  1193506000                       # Number of ticks simulated
final_tick                                 1193506000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116920                       # Simulator instruction rate (inst/s)
host_op_rate                                   227113                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80771926                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449796                       # Number of bytes of host memory used
host_seconds                                    14.78                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2198528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2297408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       213696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          213696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          82848348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1842075365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1924923712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     82848348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82848348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179048953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179048953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179048953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82848348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1842075365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2103972665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     32127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000402176750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               70442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35898                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4374                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4374                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2152384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  145088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  167616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2297472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               279936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2267                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1734                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1193504000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4374                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    610.316399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.905724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.005969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          674     17.74%     17.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          560     14.74%     32.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          284      7.48%     39.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          172      4.53%     44.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          121      3.19%     47.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           94      2.47%     50.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           89      2.34%     52.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           89      2.34%     54.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1716     45.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3799                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     210.168750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.971418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    461.176650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            121     75.62%     75.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           14      8.75%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.62%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.62%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      1.88%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            2      1.25%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.62%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.62%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      1.88%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.62%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      1.88%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      1.25%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.62%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.62%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.62%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            3      1.88%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.368750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.349852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.813579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              131     81.88%     81.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.25%     83.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     15.62%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.62%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2056128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 80649783.076080054045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1722763019.205600976944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140440014.545381426811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4374                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59598750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1053355000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29296788750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38550.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30663.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6697939.81                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    482372500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1112953750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  168155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14343.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33093.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1803.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1924.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    30277                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.82                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      29636.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    89.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16543380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8770245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               118295520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            173709210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3101280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       354409470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8806560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          1594140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              789095085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            661.157200                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            804363500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1261000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      4340750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     22939750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     348217000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    777227500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 10681440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5646960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               121822680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3231180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            192061500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3349920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       309247230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20028000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9640320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              766675950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            642.372933                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            763667750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3610250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      38480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     33265250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     52159750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     387748000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    678242750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  186019                       # Number of BP lookups
system.cpu.branchPred.condPredicted            186019                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8822                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                92208                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25567                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           92208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              79824                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12384                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1781                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      747726                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121370                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           674                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           112                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      208129                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           537                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2387013                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             255411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1986101                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      186019                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             105391                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2034715                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  402                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3385                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          302                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    207704                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3239                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2303550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.676521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.067377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1709068     74.19%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13771      0.60%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51629      2.24%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    34284      1.49%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    38800      1.68%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31061      1.35%     81.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    22561      0.98%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22810      0.99%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   379566     16.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2303550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.077930                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.832044                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   219349                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1538234                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    455083                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 81703                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9181                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3755304                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9181                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   255518                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  729821                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6425                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    492903                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                809702                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3714740                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4561                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 124058                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 624439                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79882                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             4285537                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8267007                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3783922                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2560512                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   442834                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                167                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            125                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    477382                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               690537                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126267                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             39470                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12150                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3655797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 288                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3615300                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4375                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          300211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       462009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            224                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2303550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.569447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.398770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1401258     60.83%     60.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              124444      5.40%     66.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              165259      7.17%     73.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              132868      5.77%     79.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              133570      5.80%     84.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              103320      4.49%     89.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               81591      3.54%     93.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               68612      2.98%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               92628      4.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2303550                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11013     10.75%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1648      1.61%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    199      0.19%     12.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.02%     12.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 13691     13.37%     25.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     25.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             30697     29.97%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            15529     15.16%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    996      0.97%     72.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   626      0.61%     72.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             27938     27.28%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               64      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6281      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1534270     42.44%     42.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9076      0.25%     42.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1931      0.05%     42.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429289     11.87%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  647      0.02%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19605      0.54%     55.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1604      0.04%     55.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296936      8.21%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                669      0.02%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.53%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8023      0.22%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.75%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               237416      6.57%     82.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96513      2.67%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          503146     13.92%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25816      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3615300                       # Type of FU issued
system.cpu.iq.rate                           1.514571                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      102423                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028330                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5564090                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1992112                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1595916                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4076858                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1964278                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922726                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1629443                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2081999                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           110249                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        48724                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9497                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1015                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         61821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9181                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  416667                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                189267                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3656085                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                690537                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126267                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                172                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9742                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                174428                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            102                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3410                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7413                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10823                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3596752                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                734821                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18548                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       856181                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   145027                       # Number of branches executed
system.cpu.iew.exec_stores                     121360                       # Number of stores executed
system.cpu.iew.exec_rate                     1.506800                       # Inst execution rate
system.cpu.iew.wb_sent                        3522635                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3518642                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2214672                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3622453                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.474077                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611374                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          300359                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9099                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2256895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.486942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.865974                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1635637     72.47%     72.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       108653      4.81%     77.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        60635      2.69%     79.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        56378      2.50%     82.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28933      1.28%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16570      0.73%     84.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11692      0.52%     85.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19094      0.85%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       319303     14.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2256895                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                319303                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5593824                       # The number of ROB reads
system.cpu.rob.rob_writes                     7359585                       # The number of ROB writes
system.cpu.timesIdled                             867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.381668                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.381668                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.723763                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.723763                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3580419                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1366965                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538678                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896643                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    612084                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   768662                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1153799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.514777                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.420115                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.514777                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1417076                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1417076                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       486168                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          486168                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       114622                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         114622                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       600790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           600790                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       600790                       # number of overall hits
system.cpu.dcache.overall_hits::total          600790                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88421                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2151                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        90572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          90572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90572                       # number of overall misses
system.cpu.dcache.overall_misses::total         90572                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5018576000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5018576000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102594474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102594474                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5121170474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5121170474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5121170474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5121170474                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       574589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       574589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       691362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       691362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       691362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       691362                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.153886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.153886                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018420                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.131005                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.131005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.131005                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.131005                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56757.738546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56757.738546                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47696.175732                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47696.175732                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56542.534934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56542.534934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56542.534934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56542.534934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       441852                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          258                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9886                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.694720                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           43                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3339                       # number of writebacks
system.cpu.dcache.writebacks::total              3339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        55603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55603                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          617                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          617                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        56220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56220                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32818                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32818                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1534                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1534                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        34352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34352                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2041777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2041777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     85451979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     85451979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2127229479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2127229479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2127229479                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2127229479                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.057116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.049687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049687                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62215.171552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62215.171552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55705.331812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55705.331812                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61924.472491                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61924.472491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61924.472491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61924.472491                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34224                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.162019                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73506                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             71.020290                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.162019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            416953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           416953                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       205562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205562                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       205562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205562                       # number of overall hits
system.cpu.icache.overall_hits::total          205562                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2141                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2141                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2141                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2141                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2141                       # number of overall misses
system.cpu.icache.overall_misses::total          2141                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142240999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142240999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142240999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142240999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142240999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142240999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       207703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207703                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207703                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010308                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010308                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010308                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010308                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010308                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010308                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66436.711350                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66436.711350                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66436.711350                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66436.711350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66436.711350                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66436.711350                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          978                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.529412                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1035                       # number of writebacks
system.cpu.icache.writebacks::total              1035                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          593                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          593                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          593                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1548                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1548                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109240999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109240999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109240999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109240999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109240999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109240999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007453                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007453                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70569.120801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70569.120801                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70569.120801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70569.120801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70569.120801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70569.120801                       # average overall mshr miss latency
system.cpu.icache.replacements                   1035                       # number of replacements
system.membus.snoop_filter.tot_requests         71159                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1193506000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3339                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1035                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30885                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1564                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1564                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32788                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       102928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2412224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2412224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2577344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35900                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000390                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.019744                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35886     99.96%     99.96% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35900                       # Request fanout histogram
system.membus.reqLayer2.occupancy            95168000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8226746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          178911247                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             15.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
