Analysis & Synthesis report for Basic_Organ_Solution
Mon Jan 21 22:04:51 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk
 15. Source assignments for LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst
 16. Source assignments for Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk
 17. Source assignments for async_trap_and_reset_gen_1_pulse:make_speedup_pulse
 18. Source assignments for async_trap_and_reset_gen_1_pulse:make_speedown_pulse
 19. Source assignments for speed_reg_control:speed_reg_control_inst
 20. Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0
 21. Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1
 22. Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2
 23. Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3
 24. Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4
 25. Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5
 26. Source assignments for Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk
 27. Source assignments for to_slow_clk_interface:interface_actual_audio_data_right
 28. Source assignments for to_slow_clk_interface:interface_actual_audio_data_left
 29. Source assignments for audio_controller:audio_control
 30. Source assignments for Top-level Entity: |Basic_Organ_Solution
 31. Source assignments for sld_signaltap:auto_signaltap_0
 32. Parameter Settings for User Entity Instance: Top-level Entity: |Basic_Organ_Solution
 33. Parameter Settings for User Entity Instance: scope_capture:LCD_scope_channelA
 34. Parameter Settings for User Entity Instance: scope_capture:LCD_scope_channelB
 35. Parameter Settings for User Entity Instance: speed_reg_control:speed_reg_control_inst
 36. Parameter Settings for User Entity Instance: to_slow_clk_interface:interface_actual_audio_data_right
 37. Parameter Settings for User Entity Instance: to_slow_clk_interface:interface_actual_audio_data_left
 38. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 39. Port Connectivity Checks: "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk"
 40. Port Connectivity Checks: "doublesync:key2_doublsync"
 41. Port Connectivity Checks: "doublesync:key1_doublsync"
 42. Port Connectivity Checks: "doublesync:key0_doublsync"
 43. Port Connectivity Checks: "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk"
 44. Port Connectivity Checks: "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope"
 45. Port Connectivity Checks: "scope_capture:LCD_scope_channelB"
 46. Port Connectivity Checks: "scope_capture:LCD_scope_channelA|doublesync:sync_enable"
 47. Port Connectivity Checks: "scope_capture:LCD_scope_channelA"
 48. Port Connectivity Checks: "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk"
 49. Port Connectivity Checks: "doublesync:user_scope_enable_sync1"
 50. Port Connectivity Checks: "Clock_Divider:Clock_Divider_LED"
 51. Port Connectivity Checks: "Clock_Divider:Clock_Divider_General_1"
 52. SignalTap II Logic Analyzer Settings
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 55. Elapsed Time Per Partition
 56. Connections to In-System Debugging Instance "auto_signaltap_0"
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 21 22:04:50 2019      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; Basic_Organ_Solution                       ;
; Top-level Entity Name           ; Basic_Organ_Solution                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 5428                                       ;
; Total pins                      ; 147                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 55,552                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6         ;                      ;
; Top-level entity name                                                           ; Basic_Organ_Solution ; Basic_Organ_Solution ;
; Family name                                                                     ; Cyclone V            ; Cyclone IV GX        ;
; Create Debugging Nodes for IP Cores                                             ; On                   ; Off                  ;
; Preserve fewer node names                                                       ; Off                  ; On                   ;
; Verilog Show LMF Mapping Messages                                               ; On                   ;                      ;
; Verilog Version                                                                 ; SystemVerilog_2005   ; Verilog_2001         ;
; State Machine Processing                                                        ; User-Encoded         ; Auto                 ;
; Extract Verilog State Machines                                                  ; Off                  ; On                   ;
; Iteration limit for non-constant Verilog loops                                  ; 5000                 ; 250                  ;
; Power-Up Don't Care                                                             ; Off                  ; On                   ;
; Auto ROM Replacement                                                            ; Off                  ; On                   ;
; Auto RAM Replacement                                                            ; Off                  ; On                   ;
; Auto Clock Enable Replacement                                                   ; Off                  ; On                   ;
; Synchronization Register Chain Length                                           ; 2                    ; 3                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 1000                 ; 100                  ;
; SDC constraint protection                                                       ; On                   ; Off                  ;
; Use smart compilation                                                           ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                  ; Off                  ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Synthesis Seed                                                                  ; 1                    ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                    ; Library     ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+
; LiangZhu_Module.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/LiangZhu_Module.v                                      ;             ;
; Clock_Divider.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/Clock_Divider.v                                        ;             ;
; SevenSegmentDisplayDecoder.qxp                         ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp                         ;             ;
; speed_reg_control.qxp                                  ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/speed_reg_control.qxp                                  ;             ;
; var_clk_div32.qxp                                      ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/var_clk_div32.qxp                                      ;             ;
; to_slow_clk_interface.qxp                              ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/to_slow_clk_interface.qxp                              ;             ;
; LCD_Scope_Encapsulated_pacoblaze.qxp                   ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp                   ;             ;
; audio_controller.qxp                                   ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/audio_controller.qxp                                   ;             ;
; async_trap_and_reset_gen_1_pulse.qxp                   ; yes             ; User File                                    ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp                   ;             ;
; Basic_Organ_Solution.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/Basic_Organ_Solution.v                                 ;             ;
; led_control.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/led_control.v                                          ;             ;
; doublesync.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/doublesync.v                                           ;             ;
; generate_arbitrary_divided_clk32.v                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/generate_arbitrary_divided_clk32.v                     ;             ;
; scope_capture.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/scope_capture.v                                        ;             ;
; lcd_scope_encapsulated_pacoblaze_wrapper.v             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v             ;             ;
; sld_signaltap.vhd                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                ;             ;
; sld_signaltap_impl.vhd                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                           ;             ;
; sld_ela_control.vhd                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                              ;             ;
; lpm_shiftreg.tdf                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                 ;             ;
; lpm_constant.inc                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                 ;             ;
; dffeea.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffeea.inc                                                                       ;             ;
; aglobal141.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                   ;             ;
; sld_mbpmg.vhd                                          ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                     ;             ;
; sld_buffer_manager.vhd                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                           ;             ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_88e4.tdf                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/altsyncram_88e4.tdf                                 ;             ;
; altdpram.tdf                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                                                                     ;             ;
; memmodes.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                   ;             ;
; a_hdffe.inc                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                      ;             ;
; alt_le_rden_reg.inc                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                              ;             ;
; altsyncram.inc                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                                                                   ;             ;
; lpm_mux.tdf                                            ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                      ;             ;
; muxlut.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                                                                       ;             ;
; bypassff.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                                                     ;             ;
; altshift.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                                                     ;             ;
; db/mux_elc.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/mux_elc.tdf                                         ;             ;
; lpm_decode.tdf                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                   ;             ;
; declut.inc                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/declut.inc                                                                       ;             ;
; lpm_compare.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                  ;             ;
; db/decode_vnf.tdf                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/decode_vnf.tdf                                      ;             ;
; lpm_counter.tdf                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                  ;             ;
; lpm_add_sub.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;             ;
; cmpconst.inc                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/cmpconst.inc                                                                     ;             ;
; lpm_counter.inc                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                  ;             ;
; alt_counter_stratix.inc                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                          ;             ;
; db/cntr_qai.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cntr_qai.tdf                                        ;             ;
; db/cmpr_h9c.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cmpr_h9c.tdf                                        ;             ;
; db/cntr_4vi.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cntr_4vi.tdf                                        ;             ;
; db/cntr_09i.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cntr_09i.tdf                                        ;             ;
; db/cmpr_c9c.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cmpr_c9c.tdf                                        ;             ;
; db/cntr_kri.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cntr_kri.tdf                                        ;             ;
; db/cmpr_99c.tdf                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/cmpr_99c.tdf                                        ;             ;
; sld_rom_sr.vhd                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; sld_hub.vhd                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; work        ;
; db/ip/sld59a4f0a5/alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v                        ; alt_sld_fab ;
; db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; ALTERA_lcdscp2.hex.mif                                 ; yes             ; Auto-Found Memory Initialization File        ; ALTERA_lcdscp2.hex.mif                                                                                                          ;             ;
+--------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3208                                                                                 ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 2262                                                                                 ;
;     -- 7 input functions                    ; 22                                                                                   ;
;     -- 6 input functions                    ; 852                                                                                  ;
;     -- 5 input functions                    ; 475                                                                                  ;
;     -- 4 input functions                    ; 172                                                                                  ;
;     -- <=3 input functions                  ; 741                                                                                  ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 5428                                                                                 ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 147                                                                                  ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 55552                                                                                ;
;                                             ;                                                                                      ;
; Total DSP Blocks                            ; 0                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; Maximum fan-out                             ; 2712                                                                                 ;
; Total fan-out                               ; 32352                                                                                ;
; Average fan-out                             ; 3.86                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Basic_Organ_Solution                                                                                   ; 2262 (70)         ; 5428 (50)    ; 55552             ; 0          ; 147  ; 0            ; |Basic_Organ_Solution                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Clock_Divider:Clock_Divider_General_1|                                                              ; 76 (76)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Clock_Divider:Clock_Divider_General_1                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Clock_Divider:Clock_Divider_LED|                                                                    ; 41 (41)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Clock_Divider:Clock_Divider_LED                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Control_Music_Output:music_switch|                                                                  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Control_Music_Output:music_switch                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|                                                      ; 48 (0)            ; 39 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk                                                                                                                                                                                                                                                                                         ; work         ;
;       |var_clk_div32:Div_Clk|                                                                           ; 48 (48)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                                   ; work         ;
;    |Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|                                                       ; 48 (0)            ; 39 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk                                                                                                                                                                                                                                                                                          ; work         ;
;       |var_clk_div32:Div_Clk|                                                                           ; 48 (48)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                                    ; work         ;
;    |Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|                                            ; 48 (0)            ; 39 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk                                                                                                                                                                                                                                                                               ; work         ;
;       |var_clk_div32:Div_Clk|                                                                           ; 48 (48)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                         ; work         ;
;    |LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|                                             ; 776 (0)           ; 1020 (0)     ; 18432             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope                                                                                                                                                                                                                                                                                ; work         ;
;       |LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|                          ; 776 (0)           ; 1020 (0)     ; 18432             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst                                                                                                                                                                                                         ; work         ;
;          |LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|                                               ; 776 (115)         ; 1020 (38)    ; 18432             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope                                                                                                                                                          ; work         ;
;             |general_rom:pracpico_block_ROM_instrucciones|                                              ; 0 (0)             ; 0 (0)        ; 18432             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones                                                                                                             ; work         ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 18432             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component                                                                             ; work         ;
;                   |altsyncram_o8h1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 18432             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated                                              ; work         ;
;             |pacoblaze3:led_8seg_kcpsm|                                                                 ; 661 (386)         ; 982 (17)     ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm                                                                                                                                ; work         ;
;                |pacoblaze3_alu:alu|                                                                     ; 42 (42)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu                                                                                                             ; work         ;
;                |pacoblaze3_register:register|                                                           ; 56 (56)           ; 128 (128)    ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register                                                                                                   ; work         ;
;                |pacoblaze3_scratch:scratch|                                                             ; 128 (128)         ; 512 (512)    ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch                                                                                                     ; work         ;
;                |pacoblaze3_stack:stack|                                                                 ; 49 (49)           ; 325 (325)    ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack                                                                                                         ; work         ;
;    |LED_Control:LED_Control|                                                                            ; 10 (10)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|LED_Control:LED_Control                                                                                                                                                                                                                                                                                                               ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                                                                                                                                                                                                                           ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                                                                                                                                                                                                           ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                                                                                                                                                                                                           ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                                                                                                                                                                                                           ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                                                                                                                                                                                                           ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                                                                                                                                                                                                           ; work         ;
;    |async_trap_and_reset_gen_1_pulse:make_speedown_pulse|                                               ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|async_trap_and_reset_gen_1_pulse:make_speedown_pulse                                                                                                                                                                                                                                                                                  ; work         ;
;    |async_trap_and_reset_gen_1_pulse:make_speedup_pulse|                                                ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|async_trap_and_reset_gen_1_pulse:make_speedup_pulse                                                                                                                                                                                                                                                                                   ; work         ;
;    |audio_controller:audio_control|                                                                     ; 148 (3)           ; 115 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control                                                                                                                                                                                                                                                                                                        ; work         ;
;       |I2C_AV_Config:u3|                                                                                ; 91 (54)           ; 74 (44)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                       ; work         ;
;          |I2C_Controller:u0|                                                                            ; 37 (37)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                     ; work         ;
;       |Reset_Delay:r0|                                                                                  ; 24 (24)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|Reset_Delay:r0                                                                                                                                                                                                                                                                                         ; work         ;
;       |TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|                 ; 2 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk                                                                                                                                                                                                                        ; work         ;
;          |widereg:div_reg_top|                                                                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top                                                                                                                                                                                                    ; work         ;
;          |widereg:div_regs_gen[1].div_reg|                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg                                                                                                                                                                                        ; work         ;
;       |audio_clock:u4|                                                                                  ; 16 (16)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|audio_clock:u4                                                                                                                                                                                                                                                                                         ; work         ;
;       |audio_converter:u5|                                                                              ; 12 (12)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|audio_controller:audio_control|audio_converter:u5                                                                                                                                                                                                                                                                                     ; work         ;
;    |doublesync:key0_doublsync|                                                                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|doublesync:key0_doublsync                                                                                                                                                                                                                                                                                                             ; work         ;
;    |doublesync:key1_doublsync|                                                                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|doublesync:key1_doublsync                                                                                                                                                                                                                                                                                                             ; work         ;
;    |doublesync:key2_doublsync|                                                                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|doublesync:key2_doublsync                                                                                                                                                                                                                                                                                                             ; work         ;
;    |doublesync:user_scope_enable_sync1|                                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|doublesync:user_scope_enable_sync1                                                                                                                                                                                                                                                                                                    ; work         ;
;    |liangzhu_player:Liang_Zhu_Generator|                                                                ; 113 (113)         ; 91 (91)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|liangzhu_player:Liang_Zhu_Generator                                                                                                                                                                                                                                                                                                   ; work         ;
;    |scope_capture:LCD_scope_channelA|                                                                   ; 0 (0)             ; 18 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|scope_capture:LCD_scope_channelA                                                                                                                                                                                                                                                                                                      ; work         ;
;       |doublesync:sync_enable|                                                                          ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|scope_capture:LCD_scope_channelA|doublesync:sync_enable                                                                                                                                                                                                                                                                               ; work         ;
;    |scope_capture:LCD_scope_channelB|                                                                   ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|scope_capture:LCD_scope_channelB                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 143 (1)           ; 100 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 142 (0)           ; 100 (5)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                          ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                              ; 142 (0)           ; 95 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                          ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                              ; 142 (106)         ; 95 (67)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                             ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                                ; 17 (17)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                     ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                              ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                   ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 636 (2)           ; 3756 (580)   ; 37120             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 634 (0)           ; 3176 (0)     ; 37120             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 634 (110)         ; 3176 (1234)  ; 37120             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 37120             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_88e4:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 37120             ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 3 (3)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 82 (82)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 354 (1)           ; 1466 (1)     ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 290 (0)           ; 1450 (0)     ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 870 (870)    ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 290 (0)           ; 580 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 63 (63)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 39 (10)           ; 341 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_qai:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qai:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 290 (290)    ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 27 (27)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |speed_reg_control:speed_reg_control_inst|                                                           ; 53 (53)           ; 18 (14)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|speed_reg_control:speed_reg_control_inst                                                                                                                                                                                                                                                                                              ; work         ;
;       |async_trap_and_reset:make_song_restart_signal|                                                   ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal                                                                                                                                                                                                                                                ; work         ;
;    |to_slow_clk_interface:interface_actual_audio_data_left|                                             ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|to_slow_clk_interface:interface_actual_audio_data_left                                                                                                                                                                                                                                                                                ; work         ;
;    |to_slow_clk_interface:interface_actual_audio_data_right|                                            ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |Basic_Organ_Solution|to_slow_clk_interface:interface_actual_audio_data_right                                                                                                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 20           ; --           ; --           ; 20480 ; ALTERA_lcdscp2.hex.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 290          ; 128          ; 290          ; 37120 ; None                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+
; regd_actual_7seg_output[16..23]                              ; Stuck at GND due to stuck port data_in                                   ;
; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2 ; Merged with scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2 ;
; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ; Merged with scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ;
; liangzhu_player:Liang_Zhu_Generator|note[4]                  ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 11                       ;                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5428  ;
; Number of registers using Synchronous Clear  ; 248   ;
; Number of registers using Synchronous Load   ; 1579  ;
; Number of registers using Asynchronous Clear ; 1455  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 962   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LED_Control:LED_Control|LEDR[0]                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                            ; 2       ;
; Total number of inverted registers = 12                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Basic_Organ_Solution|LED_Control:LED_Control|LEDR[6]                                                                                                                                                                                                   ;
; 256:1              ; 4 bits    ; 680 LEs       ; 100 LEs              ; 580 LEs                ; Yes        ; |Basic_Organ_Solution|liangzhu_player:Liang_Zhu_Generator|note[2]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |Basic_Organ_Solution|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk            ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ;
+--------------------------------------------------------------------------------+--------------------+------+-----------------------------------------+
; Assignment                                                                     ; Value              ; From ; To                                      ;
+--------------------------------------------------------------------------------+--------------------+------+-----------------------------------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;                                         ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;                                         ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;                                         ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;                                         ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;                                         ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;                                         ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;                                         ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;                                         ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;                                         ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;                                         ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;                                         ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;                                         ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;                                         ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;                                         ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;                                         ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;                                         ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;                                         ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;                                         ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;                                         ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;                                         ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;                                         ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;                                         ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;                                         ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;                                         ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;                                         ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;                                         ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;                                         ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;                                         ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;                                         ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;                                         ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;                                         ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;                                         ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;                                         ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;                                         ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;                                         ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;                                         ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;                                         ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;                                         ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;                                         ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;                                         ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;                                         ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;                                         ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;                                         ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                                         ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;                                         ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                         ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;                                         ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;                                         ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;                                         ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                                         ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;                                         ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;                                         ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;                                         ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;                                         ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;                                         ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;                                         ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;                                         ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;                                         ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;                                         ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;                                         ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;                                         ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;                                         ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;                                         ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;                                         ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;                                         ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;                                         ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;                                         ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;                                         ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;                                         ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;                                         ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;                                         ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;                                         ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;                                         ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;                                         ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;                                         ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;                                         ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                                         ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;                                         ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;                                         ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;                                         ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;                                         ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;                                         ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;                                         ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;                                         ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;                                         ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;                                         ;
; PRPOF_ID                                                                       ; OFF                ;      ;                                         ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;                                         ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;                                         ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;                                         ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;                                         ;
; PCI_IO                                                                         ; OFF                ;      ;                                         ;
; TURBO_BIT                                                                      ; ON                 ;      ;                                         ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;                                         ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;                                         ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;                                         ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;                                         ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;                                         ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;                                         ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;                                         ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;                                         ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;                                         ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;                                         ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;                                         ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;                                         ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;                                         ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;                                         ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;                                         ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;                                         ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;                                         ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION ;      ;                                         ;
+--------------------------------------------------------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk                      ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for async_trap_and_reset_gen_1_pulse:make_speedup_pulse                                      ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for async_trap_and_reset_gen_1_pulse:make_speedown_pulse                                     ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for speed_reg_control:speed_reg_control_inst                                                 ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                              ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                              ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                              ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                              ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                              ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                              ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk                       ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for to_slow_clk_interface:interface_actual_audio_data_right                                  ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for to_slow_clk_interface:interface_actual_audio_data_left                                   ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_controller:audio_control                                                           ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; Assignment                                                                     ; Value              ; From ; To ;
+--------------------------------------------------------------------------------+--------------------+------+----+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                ;      ;    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                  ;      ;    ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION ;      ;    ;
; TXPMA_SLEW_RATE                                                                ; LOW                ;      ;    ;
; ADCE_ENABLED                                                                   ; AUTO               ;      ;    ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                 ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO               ;      ;    ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE               ;      ;    ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                ;      ;    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; ON                 ;      ;    ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                ;      ;    ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                 ;      ;    ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                ;      ;    ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                ;      ;    ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                ;      ;    ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                ;      ;    ;
; MUX_RESTRUCTURE                                                                ; AUTO               ;      ;    ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                ;      ;    ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO               ;      ;    ;
; SAFE_STATE_MACHINE                                                             ; OFF                ;      ;    ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                ;      ;    ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000               ;      ;    ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 5000               ;      ;    ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                 ;      ;    ;
; DSP_BLOCK_BALANCING                                                            ; AUTO               ;      ;    ;
; NOT_GATE_PUSH_BACK                                                             ; ON                 ;      ;    ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                ;      ;    ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                 ;      ;    ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                ;      ;    ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                ;      ;    ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                ;      ;    ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                ;      ;    ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                ;      ;    ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO               ;      ;    ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                 ;      ;    ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                ;      ;    ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                 ;      ;    ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                 ;      ;    ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                ;      ;    ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                ;      ;    ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED           ;      ;    ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED           ;      ;    ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED           ;      ;    ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED              ;      ;    ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED           ;      ;    ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA               ;      ;    ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA               ;      ;    ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                 ;      ;    ;
; AUTO_LCELL_INSERTION                                                           ; ON                 ;      ;    ;
; CARRY_CHAIN_LENGTH                                                             ; 48                 ;      ;    ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                 ;      ;    ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                 ;      ;    ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                 ;      ;    ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                 ;      ;    ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                 ;      ;    ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                  ;      ;    ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                 ;      ;    ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                  ;      ;    ;
; AUTO_CARRY_CHAINS                                                              ; ON                 ;      ;    ;
; AUTO_CASCADE_CHAINS                                                            ; ON                 ;      ;    ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                 ;      ;    ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                 ;      ;    ;
; AUTO_ROM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_RAM_RECOGNITION                                                           ; OFF                ;      ;    ;
; AUTO_DSP_RECOGNITION                                                           ; ON                 ;      ;    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO               ;      ;    ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO               ;      ;    ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; OFF                ;      ;    ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                ;      ;    ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                 ;      ;    ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                ;      ;    ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                ;      ;    ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                ;      ;    ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                ;      ;    ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                ;      ;    ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                ;      ;    ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                 ;      ;    ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                ;      ;    ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO               ;      ;    ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                ;      ;    ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO               ;      ;    ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                 ;      ;    ;
; PRPOF_ID                                                                       ; OFF                ;      ;    ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                ;      ;    ;
; AUTO_MERGE_PLLS                                                                ; ON                 ;      ;    ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                ;      ;    ;
; SLOW_SLEW_RATE                                                                 ; OFF                ;      ;    ;
; PCI_IO                                                                         ; OFF                ;      ;    ;
; TURBO_BIT                                                                      ; ON                 ;      ;    ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                ;      ;    ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                ;      ;    ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                ;      ;    ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO               ;      ;    ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO               ;      ;    ;
; NORMAL_LCELL_INSERT                                                            ; ON                 ;      ;    ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                 ;      ;    ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                ;      ;    ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                ;      ;    ;
; AUTO_TURBO_BIT                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                 ;      ;    ;
; AUTO_GLOBAL_OE                                                                 ; ON                 ;      ;    ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                 ;      ;    ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO               ;      ;    ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                ;      ;    ;
; CLAMPING_DIODE                                                                 ; OFF                ;      ;    ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                ;      ;    ;
+--------------------------------------------------------------------------------+--------------------+------+----+


+-------------------------------------------------------------------+
; Source assignments for Top-level Entity: |Basic_Organ_Solution    ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ScopeChannelASignal ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ScopeChannelASignal ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ScopeChannelBSignal ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ScopeChannelBSignal ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; scope_clk           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; scope_clk           ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Basic_Organ_Solution ;
+---------------------------------------+------------------+---------------------------+
; Parameter Name                        ; Value            ; Type                      ;
+---------------------------------------+------------------+---------------------------+
; character_0                           ; 00110000         ; Unsigned Binary           ;
; character_1                           ; 00110001         ; Unsigned Binary           ;
; character_2                           ; 00110010         ; Unsigned Binary           ;
; character_3                           ; 00110011         ; Unsigned Binary           ;
; character_4                           ; 00110100         ; Unsigned Binary           ;
; character_5                           ; 00110101         ; Unsigned Binary           ;
; character_6                           ; 00110110         ; Unsigned Binary           ;
; character_7                           ; 00110111         ; Unsigned Binary           ;
; character_8                           ; 00111000         ; Unsigned Binary           ;
; character_9                           ; 00111001         ; Unsigned Binary           ;
; character_A                           ; 01000001         ; Unsigned Binary           ;
; character_B                           ; 01000010         ; Unsigned Binary           ;
; character_C                           ; 01000011         ; Unsigned Binary           ;
; character_D                           ; 01000100         ; Unsigned Binary           ;
; character_E                           ; 01000101         ; Unsigned Binary           ;
; character_F                           ; 01000110         ; Unsigned Binary           ;
; character_G                           ; 01000111         ; Unsigned Binary           ;
; character_H                           ; 01001000         ; Unsigned Binary           ;
; character_I                           ; 01001001         ; Unsigned Binary           ;
; character_J                           ; 01001010         ; Unsigned Binary           ;
; character_K                           ; 01001011         ; Unsigned Binary           ;
; character_L                           ; 01001100         ; Unsigned Binary           ;
; character_M                           ; 01001101         ; Unsigned Binary           ;
; character_N                           ; 01001110         ; Unsigned Binary           ;
; character_O                           ; 01001111         ; Unsigned Binary           ;
; character_P                           ; 01010000         ; Unsigned Binary           ;
; character_Q                           ; 01010001         ; Unsigned Binary           ;
; character_R                           ; 01010010         ; Unsigned Binary           ;
; character_S                           ; 01010011         ; Unsigned Binary           ;
; character_T                           ; 01010100         ; Unsigned Binary           ;
; character_U                           ; 01010101         ; Unsigned Binary           ;
; character_V                           ; 01010110         ; Unsigned Binary           ;
; character_W                           ; 01010111         ; Unsigned Binary           ;
; character_X                           ; 01011000         ; Unsigned Binary           ;
; character_Y                           ; 01011001         ; Unsigned Binary           ;
; character_Z                           ; 01011010         ; Unsigned Binary           ;
; character_lowercase_a                 ; 01100001         ; Unsigned Binary           ;
; character_lowercase_b                 ; 01100010         ; Unsigned Binary           ;
; character_lowercase_c                 ; 01100011         ; Unsigned Binary           ;
; character_lowercase_d                 ; 01100100         ; Unsigned Binary           ;
; character_lowercase_e                 ; 01100101         ; Unsigned Binary           ;
; character_lowercase_f                 ; 01100110         ; Unsigned Binary           ;
; character_lowercase_g                 ; 01100111         ; Unsigned Binary           ;
; character_lowercase_h                 ; 01101000         ; Unsigned Binary           ;
; character_lowercase_i                 ; 01101001         ; Unsigned Binary           ;
; character_lowercase_j                 ; 01101010         ; Unsigned Binary           ;
; character_lowercase_k                 ; 01101011         ; Unsigned Binary           ;
; character_lowercase_l                 ; 01101100         ; Unsigned Binary           ;
; character_lowercase_m                 ; 01101101         ; Unsigned Binary           ;
; character_lowercase_n                 ; 01101110         ; Unsigned Binary           ;
; character_lowercase_o                 ; 01101111         ; Unsigned Binary           ;
; character_lowercase_p                 ; 01110000         ; Unsigned Binary           ;
; character_lowercase_q                 ; 01110001         ; Unsigned Binary           ;
; character_lowercase_r                 ; 01110010         ; Unsigned Binary           ;
; character_lowercase_s                 ; 01110011         ; Unsigned Binary           ;
; character_lowercase_t                 ; 01110100         ; Unsigned Binary           ;
; character_lowercase_u                 ; 01110101         ; Unsigned Binary           ;
; character_lowercase_v                 ; 01110110         ; Unsigned Binary           ;
; character_lowercase_w                 ; 01110111         ; Unsigned Binary           ;
; character_lowercase_x                 ; 01111000         ; Unsigned Binary           ;
; character_lowercase_y                 ; 01111001         ; Unsigned Binary           ;
; character_lowercase_z                 ; 01111010         ; Unsigned Binary           ;
; character_colon                       ; 00111010         ; Unsigned Binary           ;
; character_stop                        ; 00101110         ; Unsigned Binary           ;
; character_semi_colon                  ; 00111011         ; Unsigned Binary           ;
; character_minus                       ; 00101101         ; Unsigned Binary           ;
; character_divide                      ; 00101111         ; Unsigned Binary           ;
; character_plus                        ; 00101011         ; Unsigned Binary           ;
; character_comma                       ; 00101100         ; Unsigned Binary           ;
; character_less_than                   ; 00111100         ; Unsigned Binary           ;
; character_greater_than                ; 00111110         ; Unsigned Binary           ;
; character_equals                      ; 00111101         ; Unsigned Binary           ;
; character_question                    ; 00111111         ; Unsigned Binary           ;
; character_dollar                      ; 00100100         ; Unsigned Binary           ;
; character_space                       ; 00100000         ; Unsigned Binary           ;
; character_exclaim                     ; 00100001         ; Unsigned Binary           ;
; num_updown_events_per_sec             ; 10               ; Signed Integer            ;
; num_1KHZ_clocks_between_updown_events ; 100              ; Signed Integer            ;
; oscilloscope_speed_step               ; 100              ; Signed Integer            ;
; default_scope_sampling_clock_count    ; 0011000011010011 ; Unsigned Binary           ;
+---------------------------------------+------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scope_capture:LCD_scope_channelA ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; scope_bits     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scope_capture:LCD_scope_channelB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; scope_bits     ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speed_reg_control:speed_reg_control_inst ;
+----------------+----------------------------------+-----------------------------------+
; Parameter Name ; Value                            ; Type                              ;
+----------------+----------------------------------+-----------------------------------+
; speed_step     ; 100                              ; Signed Integer                    ;
; max_speed      ; 00000000000000001100111100100010 ; Unsigned Binary                   ;
; min_speed      ; 11111111111111111100111100110110 ; Unsigned Binary                   ;
+----------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: to_slow_clk_interface:interface_actual_audio_data_right ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: to_slow_clk_interface:interface_actual_audio_data_left ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 290                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 290                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 891                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 290                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk" ;
+-----------------------+--------+----------+------------------------------+
; Port                  ; Type   ; Severity ; Details                      ;
+-----------------------+--------+----------+------------------------------+
; outclk_Not            ; Output ; Info     ; Explicitly unconnected       ;
; div_clk_count[21..17] ; Input  ; Info     ; Stuck at VCC                 ;
; div_clk_count[13..10] ; Input  ; Info     ; Stuck at VCC                 ;
; div_clk_count[31..24] ; Input  ; Info     ; Stuck at GND                 ;
; div_clk_count[9..6]   ; Input  ; Info     ; Stuck at GND                 ;
; div_clk_count[4..0]   ; Input  ; Info     ; Stuck at GND                 ;
; div_clk_count[23]     ; Input  ; Info     ; Stuck at VCC                 ;
; div_clk_count[22]     ; Input  ; Info     ; Stuck at GND                 ;
; div_clk_count[16]     ; Input  ; Info     ; Stuck at GND                 ;
; div_clk_count[15]     ; Input  ; Info     ; Stuck at VCC                 ;
; div_clk_count[14]     ; Input  ; Info     ; Stuck at GND                 ;
; div_clk_count[5]      ; Input  ; Info     ; Stuck at VCC                 ;
; Reset                 ; Input  ; Info     ; Stuck at VCC                 ;
+-----------------------+--------+----------+------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "doublesync:key2_doublsync" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; reset ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "doublesync:key1_doublsync" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; reset ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "doublesync:key0_doublsync" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; reset ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk" ;
+-----------------------+--------+----------+-------------------------------+
; Port                  ; Type   ; Severity ; Details                       ;
+-----------------------+--------+----------+-------------------------------+
; outclk_Not            ; Output ; Info     ; Explicitly unconnected        ;
; div_clk_count[14..13] ; Input  ; Info     ; Stuck at VCC                  ;
; div_clk_count[8..7]   ; Input  ; Info     ; Stuck at VCC                  ;
; div_clk_count[2..1]   ; Input  ; Info     ; Stuck at VCC                  ;
; div_clk_count[31..15] ; Input  ; Info     ; Stuck at GND                  ;
; div_clk_count[12..9]  ; Input  ; Info     ; Stuck at GND                  ;
; div_clk_count[4..3]   ; Input  ; Info     ; Stuck at GND                  ;
; div_clk_count[6]      ; Input  ; Info     ; Stuck at GND                  ;
; div_clk_count[5]      ; Input  ; Info     ; Stuck at VCC                  ;
; div_clk_count[0]      ; Input  ; Info     ; Stuck at GND                  ;
; Reset                 ; Input  ; Info     ; Stuck at VCC                  ;
+-----------------------+--------+----------+-------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope" ;
+--------------------+-------+----------+--------------------------------------------+
; Port               ; Type  ; Severity ; Details                                    ;
+--------------------+-------+----------+--------------------------------------------+
; InH[7..5]          ; Input ; Info     ; Stuck at GND                               ;
; InH[3..1]          ; Input ; Info     ; Stuck at GND                               ;
; InG[7..5]          ; Input ; Info     ; Stuck at GND                               ;
; InG[3..0]          ; Input ; Info     ; Stuck at GND                               ;
; InF                ; Input ; Info     ; Stuck at GND                               ;
; InE                ; Input ; Info     ; Stuck at GND                               ;
; InD                ; Input ; Info     ; Stuck at GND                               ;
; InC                ; Input ; Info     ; Stuck at GND                               ;
; InB[7..5]          ; Input ; Info     ; Stuck at GND                               ;
; InfoH[6..5]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoH[13..11]      ; Input ; Info     ; Stuck at GND                               ;
; InfoH[9..7]        ; Input ; Info     ; Stuck at GND                               ;
; InfoH[4..1]        ; Input ; Info     ; Stuck at GND                               ;
; InfoH[15]          ; Input ; Info     ; Stuck at GND                               ;
; InfoH[14]          ; Input ; Info     ; Stuck at VCC                               ;
; InfoH[10]          ; Input ; Info     ; Stuck at VCC                               ;
; InfoH[0]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoG[14..13]      ; Input ; Info     ; Stuck at VCC                               ;
; InfoG[11..9]       ; Input ; Info     ; Stuck at VCC                               ;
; InfoG[6..5]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoG[8..7]        ; Input ; Info     ; Stuck at GND                               ;
; InfoG[2..1]        ; Input ; Info     ; Stuck at GND                               ;
; InfoG[15]          ; Input ; Info     ; Stuck at GND                               ;
; InfoG[12]          ; Input ; Info     ; Stuck at GND                               ;
; InfoG[4]           ; Input ; Info     ; Stuck at GND                               ;
; InfoG[3]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoG[0]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoF[14..13]      ; Input ; Info     ; Stuck at VCC                               ;
; InfoF[6..5]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoF[3..2]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoF[12..11]      ; Input ; Info     ; Stuck at GND                               ;
; InfoF[1..0]        ; Input ; Info     ; Stuck at GND                               ;
; InfoF[15]          ; Input ; Info     ; Stuck at GND                               ;
; InfoF[10]          ; Input ; Info     ; Stuck at VCC                               ;
; InfoF[9]           ; Input ; Info     ; Stuck at GND                               ;
; InfoF[8]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoF[7]           ; Input ; Info     ; Stuck at GND                               ;
; InfoF[4]           ; Input ; Info     ; Stuck at GND                               ;
; InfoE[15..14]      ; Input ; Info     ; Stuck at GND                               ;
; InfoE[12..7]       ; Input ; Info     ; Stuck at GND                               ;
; InfoE[5..1]        ; Input ; Info     ; Stuck at GND                               ;
; InfoE[13]          ; Input ; Info     ; Stuck at VCC                               ;
; InfoE[6]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoE[0]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoD[14..12]      ; Input ; Info     ; Stuck at VCC                               ;
; InfoD[10..8]       ; Input ; Info     ; Stuck at VCC                               ;
; InfoD[6..5]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoD[4..3]        ; Input ; Info     ; Stuck at GND                               ;
; InfoD[15]          ; Input ; Info     ; Stuck at GND                               ;
; InfoD[11]          ; Input ; Info     ; Stuck at GND                               ;
; InfoD[7]           ; Input ; Info     ; Stuck at GND                               ;
; InfoD[2]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoD[1]           ; Input ; Info     ; Stuck at GND                               ;
; InfoD[0]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoC[14..12]      ; Input ; Info     ; Stuck at VCC                               ;
; InfoC[9..8]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoC[6..5]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoC[3..0]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoC[11..10]      ; Input ; Info     ; Stuck at GND                               ;
; InfoC[15]          ; Input ; Info     ; Stuck at GND                               ;
; InfoC[7]           ; Input ; Info     ; Stuck at GND                               ;
; InfoC[4]           ; Input ; Info     ; Stuck at GND                               ;
; InfoB[14..13]      ; Input ; Info     ; Stuck at VCC                               ;
; InfoB[11..10]      ; Input ; Info     ; Stuck at VCC                               ;
; InfoB[6..5]        ; Input ; Info     ; Stuck at VCC                               ;
; InfoB[4..3]        ; Input ; Info     ; Stuck at GND                               ;
; InfoB[15]          ; Input ; Info     ; Stuck at GND                               ;
; InfoB[12]          ; Input ; Info     ; Stuck at GND                               ;
; InfoB[9]           ; Input ; Info     ; Stuck at GND                               ;
; InfoB[8]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoB[7]           ; Input ; Info     ; Stuck at GND                               ;
; InfoB[2]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoB[1]           ; Input ; Info     ; Stuck at GND                               ;
; InfoB[0]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoA[15..14]      ; Input ; Info     ; Stuck at GND                               ;
; InfoA[12..9]       ; Input ; Info     ; Stuck at GND                               ;
; InfoA[7..6]        ; Input ; Info     ; Stuck at GND                               ;
; InfoA[4..1]        ; Input ; Info     ; Stuck at GND                               ;
; InfoA[13]          ; Input ; Info     ; Stuck at VCC                               ;
; InfoA[8]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoA[5]           ; Input ; Info     ; Stuck at VCC                               ;
; InfoA[0]           ; Input ; Info     ; Stuck at VCC                               ;
; ScopeInfoA[10..6]  ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[4..0]   ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[31]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[23]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[20]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[15]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[12]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoA[5]      ; Input ; Info     ; Stuck at VCC                               ;
; ScopeInfoB[27..24] ; Input ; Info     ; Stuck at VCC                               ;
; ScopeInfoB[18..17] ; Input ; Info     ; Stuck at VCC                               ;
; ScopeInfoB[29..28] ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[21..20] ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[16..15] ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[12..11] ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[8..6]   ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[4..0]   ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[31]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[30]     ; Input ; Info     ; Stuck at VCC                               ;
; ScopeInfoB[23]     ; Input ; Info     ; Stuck at GND                               ;
; ScopeInfoB[22]     ; Input ; Info     ; Stuck at VCC                               ;
; ScopeInfoB[5]      ; Input ; Info     ; Stuck at VCC                               ;
+--------------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "scope_capture:LCD_scope_channelB" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                      ;
+-------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scope_capture:LCD_scope_channelA|doublesync:sync_enable" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                                             ;
+-------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "scope_capture:LCD_scope_channelA" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                      ;
+-------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk"                                                                                                           ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; outclk_Not    ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; div_clk_count ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "div_clk_count[31..16]" will be connected to GND. ;
; Reset         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "doublesync:user_scope_enable_sync1" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; reset ; Input ; Info     ; Stuck at VCC                        ;
+-------+-------+----------+-------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:Clock_Divider_LED" ;
+-------------------+-------+----------+----------------------+
; Port              ; Type  ; Severity ; Details              ;
+-------------------+-------+----------+----------------------+
; count_end[22..18] ; Input ; Info     ; Stuck at VCC         ;
; count_end[14..11] ; Input ; Info     ; Stuck at VCC         ;
; count_end[31..25] ; Input ; Info     ; Stuck at GND         ;
; count_end[10..7]  ; Input ; Info     ; Stuck at GND         ;
; count_end[5..0]   ; Input ; Info     ; Stuck at GND         ;
; count_end[24]     ; Input ; Info     ; Stuck at VCC         ;
; count_end[23]     ; Input ; Info     ; Stuck at GND         ;
; count_end[17]     ; Input ; Info     ; Stuck at GND         ;
; count_end[16]     ; Input ; Info     ; Stuck at VCC         ;
; count_end[15]     ; Input ; Info     ; Stuck at GND         ;
; count_end[6]      ; Input ; Info     ; Stuck at VCC         ;
+-------------------+-------+----------+----------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_Divider:Clock_Divider_General_1" ;
+-------------------+-------+----------+----------------------------+
; Port              ; Type  ; Severity ; Details                    ;
+-------------------+-------+----------+----------------------------+
; reset             ; Input ; Info     ; Stuck at GND               ;
; count_end[31..16] ; Input ; Info     ; Stuck at GND               ;
; count_end[1]      ; Input ; Info     ; Stuck at GND               ;
+-------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 290                 ; 290              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                                   ;
+-------------------------------------------------------------------------------+-------+
; Type                                                                          ; Count ;
+-------------------------------------------------------------------------------+-------+
; arriav_ff                                                                     ; 258   ;
;     SCLR                                                                      ; 136   ;
;     SLD                                                                       ; 46    ;
;     plain                                                                     ; 76    ;
; arriav_io_obuf                                                                ; 60    ;
; arriav_lcell_comb                                                             ; 315   ;
;     arith                                                                     ; 183   ;
;         0 data inputs                                                         ; 2     ;
;         1 data inputs                                                         ; 167   ;
;         2 data inputs                                                         ; 1     ;
;         3 data inputs                                                         ; 13    ;
;     normal                                                                    ; 132   ;
;         0 data inputs                                                         ; 2     ;
;         1 data inputs                                                         ; 10    ;
;         2 data inputs                                                         ; 7     ;
;         3 data inputs                                                         ; 23    ;
;         4 data inputs                                                         ; 34    ;
;         5 data inputs                                                         ; 22    ;
;         6 data inputs                                                         ; 34    ;
; blackbox                                                                      ; 16    ;
;         ar_clk_div32:Div_Clk                                                  ; 1     ;
;         ar_clk_div32:Div_Clk                                                  ; 1     ;
;         ar_clk_div32:Div_Clk                                                  ; 1     ;
;         CD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ; 1     ;
;     SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0               ; 1     ;
;     SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1               ; 1     ;
;     SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2               ; 1     ;
;     SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3               ; 1     ;
;     SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4               ; 1     ;
;     SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5               ; 1     ;
;     async_trap_and_reset_gen_1_pulse:make_speedown_pulse                      ; 1     ;
;     async_trap_and_reset_gen_1_pulse:make_speedup_pulse                       ; 1     ;
;     audio_controller:audio_control                                            ; 1     ;
;     speed_reg_control:speed_reg_control_inst                                  ; 1     ;
;     to_slow_clk_interface:interface_actual_audio_data_left                    ; 1     ;
;     to_slow_clk_interface:interface_actual_audio_data_right                   ; 1     ;
; boundary_port                                                                 ; 438   ;
;                                                                               ;       ;
; Max LUT depth                                                                 ; 7.30  ;
; Average LUT depth                                                             ; 2.12  ;
+-------------------------------------------------------------------------------+-------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 100                                      ;
;     CLR               ; 40                                       ;
;     CLR SLD           ; 8                                        ;
;     SCLR              ; 9                                        ;
;     SLD               ; 3                                        ;
;     plain             ; 40                                       ;
; arriav_lcell_comb     ; 143                                      ;
;     extend            ; 10                                       ;
;         7 data inputs ; 10                                       ;
;     normal            ; 133                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 29                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 28                                       ;
;         6 data inputs ; 34                                       ;
; boundary_port         ; 106                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.72                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                              ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name                                                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr25~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr25~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr24~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr24~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr23~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr23~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency3[3]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency3[3]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency3[3]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency3[3]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decoder36~0                                                                          ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decoder36~0                                                                          ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency2[2]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency2[2]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr22~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InA[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr22~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr21~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr21~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr20~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr20~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr19~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WideOr19~0                                                                           ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency1[3]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Frequency1[3]~0                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decoder29~0                                                                          ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Decoder29~0                                                                          ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InB[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InC[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InD[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InE[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InF[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InG[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InH[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoA[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoB[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoC[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoD[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoE[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoF[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoG[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|InfoH[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[11]~0_wirecell                                                        ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[11]~0_wirecell                                                        ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[11]~0                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[11]~0                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[11]~0_wirecell                                                        ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[11]~0_wirecell                                                        ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[17]~1                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[17]~1                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[18]~2                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[18]~2                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[19]~3                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[19]~3                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[24]~4                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[24]~4                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[25]~5                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[25]~5                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[26]~6                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[26]~6                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[27]~7                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[27]~7                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[28]~8                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; display_output[28]~8                                                                 ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoA[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                                                                ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                  ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|ScopeInfoB[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]~_wirecell                                                                      ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[0]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[0]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[10]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[10]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[11]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[11]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[12]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[12]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[13]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[13]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[14]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[14]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[15]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[15]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[1]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[1]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[2]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[2]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[3]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[3]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[4]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[4]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[5]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[5]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[6]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[6]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[7]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[7]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[8]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[8]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[9]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelA[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelA|captured_data[9]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[0]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[0]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[10]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[10]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[11]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[11]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[12]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[12]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[13]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[13]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[14]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[14]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[15]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[15]                                   ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[1]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[1]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[2]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[2]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[3]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[3]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[4]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[4]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[5]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[5]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[6]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[6]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[7]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[7]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[8]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[8]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[9]                                    ; N/A     ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|scope_channelB[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; scope_capture:LCD_scope_channelB|captured_data[9]                                    ; N/A     ;
; ScopeChannelASignal                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ScopeChannelASignal                                                                  ; N/A     ;
; ScopeChannelASignal                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ScopeChannelASignal                                                                  ; N/A     ;
; ScopeChannelBSignal                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                ; N/A     ;
; ScopeChannelBSignal                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                                                                ; N/A     ;
; scope_clk                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
+---------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jan 21 22:03:33 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 2 entities, in source file liangzhu_module.v
    Info (12023): Found entity 1: Control_Music_Output
    Info (12023): Found entity 2: liangzhu_player
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: Clock_Divider
Info (12021): Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder
Info (12021): Found 1 design units, including 1 entities, in source file speed_reg_control.qxp
    Info (12023): Found entity 1: speed_reg_control
Info (12021): Found 1 design units, including 1 entities, in source file var_clk_div32.qxp
    Info (12023): Found entity 1: var_clk_div32
Info (12021): Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp
    Info (12023): Found entity 1: to_slow_clk_interface
Info (12021): Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp
    Info (12023): Found entity 1: LCD_Scope_Encapsulated_pacoblaze
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller.qxp
    Info (12023): Found entity 1: audio_controller
Info (12021): Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp
    Info (12023): Found entity 1: async_trap_and_reset_gen_1_pulse
Warning (10238): Verilog Module Declaration warning at Basic_Organ_Solution.v(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Basic_Organ_Solution"
Info (12021): Found 1 design units, including 1 entities, in source file basic_organ_solution.v
    Info (12023): Found entity 1: Basic_Organ_Solution
Info (12127): Elaborating entity "Basic_Organ_Solution" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(246): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(488): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(546): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(561): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(562): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(563): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(564): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(565): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at Basic_Organ_Solution.v(566): truncated value with size 8 to match size of target (7)
Warning (10034): Output port "LEDR[9..8]" at Basic_Organ_Solution.v(50) has no driver
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:Clock_Divider_General_1"
Info (12128): Elaborating entity "liangzhu_player" for hierarchy "liangzhu_player:Liang_Zhu_Generator"
Warning (10230): Verilog HDL assignment warning at LiangZhu_Module.v(66): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at LiangZhu_Module.v(101): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Control_Music_Output" for hierarchy "Control_Music_Output:music_switch"
Warning (12125): Using design file led_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LED_Control
Info (12128): Elaborating entity "LED_Control" for hierarchy "LED_Control:LED_Control"
Warning (12125): Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: doublesync
Info (12128): Elaborating entity "doublesync" for hierarchy "doublesync:user_scope_enable_sync1"
Warning (12125): Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Generate_Arbitrary_Divided_Clk32
Info (12128): Elaborating entity "Generate_Arbitrary_Divided_Clk32" for hierarchy "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk"
Info (12128): Elaborating entity "var_clk_div32" for hierarchy "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk"
Warning (12125): Using design file scope_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scope_capture
Info (12128): Elaborating entity "scope_capture" for hierarchy "scope_capture:LCD_scope_channelA"
Warning (12125): Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper
Info (12128): Elaborating entity "LCD_Scope_Encapsulated_pacoblaze_wrapper" for hierarchy "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope"
Info (12128): Elaborating entity "LCD_Scope_Encapsulated_pacoblaze" for hierarchy "LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst"
Info (12128): Elaborating entity "async_trap_and_reset_gen_1_pulse" for hierarchy "async_trap_and_reset_gen_1_pulse:make_speedup_pulse"
Info (12128): Elaborating entity "speed_reg_control" for hierarchy "speed_reg_control:speed_reg_control_inst"
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0"
Info (12128): Elaborating entity "to_slow_clk_interface" for hierarchy "to_slow_clk_interface:interface_actual_audio_data_right"
Info (12128): Elaborating entity "audio_controller" for hierarchy "audio_controller:audio_control"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf
    Info (12023): Found entity 1: altsyncram_88e4
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf
    Info (12023): Found entity 1: cntr_qai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[9]" is fed by VCC
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "FPGA_I2C_SDAT~synth"
    Warning (13010): Node "GPIO_0[0]~synth"
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[2]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[6]~synth"
    Warning (13010): Node "GPIO_0[7]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "ScopeChannelBSignal"
    Info (17048): Logic cell "scope_clk"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/Basic_Organ_Solution.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 50 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|ssOut[6]"
    Info (35004): Node: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|ssOut[6]"
    Info (35004): Node: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|ssOut[6]"
    Info (35004): Node: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|ssOut[6]"
    Info (35004): Node: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[6]"
    Info (35004): Node: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[6]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[8]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[9]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[10]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[11]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[12]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[13]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[14]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[15]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[8]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[9]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[10]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[11]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[12]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[13]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[14]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_left|outdata[15]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[8]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[9]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[10]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[11]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[12]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[13]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[14]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[15]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[8]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[9]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[10]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[11]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[12]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[13]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[14]"
    Info (35004): Node: "to_slow_clk_interface:interface_actual_audio_data_right|outdata[15]"
    Info (35004): Node: "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_not_reg"
    Info (35004): Node: "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|outclk_not"
    Info (35004): Node: "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_not_reg"
    Info (35004): Node: "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|outclk_not"
    Info (35004): Node: "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_not_reg"
    Info (35004): Node: "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|outclk_not"
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 7159 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 56 output pins
    Info (21060): Implemented 76 bidirectional pins
    Info (21061): Implemented 6699 logic cells
    Info (21064): Implemented 308 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4985 megabytes
    Info: Processing ended: Mon Jan 21 22:04:51 2019
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:02:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/13358/Dropbox/CPEN311_Lab_Assignment/Lab 1/lab1_template_de1soc/Basic_Organ_Solution.map.smsg.


