// generated by newgenasym  Wed Mar  8 11:13:26 2023


module \02_#20power  (fpga_pg, power);
    input fpga_pg;
    inout [5:0] power;


    initial
        begin
        end

endmodule
