read -sv run_verilog_mid/adder_32b_16_94_7ffa48988870434f78a80d0b60bc495f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_94_7ffa48988870434f78a80d0b60bc495f_yosys.v
