ARM GAS  /tmp/ccPQO0dz.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_ll_fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  17              		.align	1
  18              		.global	FMC_NORSRAM_Init
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	FMC_NORSRAM_Init:
  25              	.LFB141:
  26              		.file 1 "Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c"
   1:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
   2:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
   3:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @file    stm32h7xx_ll_fmc.c
   4:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
   7:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  13:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
  14:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
  15:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
  17:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  18:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The NAND memory controller
  20:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller
  21:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  22:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        memories and SDRAM memories. Its main purposes are:
  24:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  27:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        only one access at a time to an external device.
  30:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  31:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  32:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
ARM GAS  /tmp/ccPQO0dz.s 			page 2


  33:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  37:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 data
  38:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  39:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  40:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  41:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  42:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @endverbatim
  43:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
  44:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @attention
  45:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  46:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  47:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  48:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  49:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * the "License"; You may not use this file except in compliance with the
  50:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * License. You may obtain a copy of the License at:
  51:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *                       opensource.org/licenses/BSD-3-Clause
  52:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  53:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
  54:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  55:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  56:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  57:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #include "stm32h7xx_hal.h"
  58:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  59:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup STM32H7xx_HAL_Driver
  60:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  61:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  62:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  63:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  64:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief FMC driver modules
  65:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  66:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  67:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  68:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  69:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  70:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  71:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  72:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  73:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  74:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  75:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  76:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  77:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BCR Register ---*/
  78:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BCR register clear mask */
  79:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  80:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BTR Register ---*/
  81:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BTR register clear mask */
  82:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\
  83:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\
  84:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\
  85:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_ACCMOD))
  86:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  87:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BWTR Register ---*/
  88:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BWTR register clear mask */
  89:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
ARM GAS  /tmp/ccPQO0dz.s 			page 3


  90:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\
  91:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BWTRx_ACCMOD))
  92:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  93:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PCR Register ---*/
  94:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PCR register clear mask */
  95:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
  96:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_PWID    | FMC_PCR_ECCEN  | \
  97:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_TCLR    | FMC_PCR_TAR    | \
  98:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_ECCPS))
  99:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PMEM Register ---*/
 100:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PMEM register clear mask */
 101:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\
 102:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))
 103:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 104:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PATT Register ---*/
 105:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PATT register clear mask */
 106:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\
 107:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))
 108:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 109:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 110:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- SDCR Register ---*/
 111:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* SDCR register clear mask */
 112:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCRx_NC    | FMC_SDCRx_NR     | \
 113:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_MWID  | FMC_SDCRx_NB     | \
 114:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_CAS   | FMC_SDCRx_WP     | \
 115:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_SDCLK | FMC_SDCRx_RBURST | \
 116:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_RPIPE))
 117:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 118:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- SDTR Register ---*/
 119:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* SDTR register clear mask */
 120:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTRx_TMRD  | FMC_SDTRx_TXSR   | \
 121:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TRAS  | FMC_SDTRx_TRC    | \
 122:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TWR   | FMC_SDTRx_TRP    | \
 123:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TRCD))
 124:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 125:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 126:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 127:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 128:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 129:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 130:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
 131:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 132:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 133:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 134:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 135:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 136:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 137:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 138:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 139:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 140:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
 141:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 142:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 143:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 144:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 145:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 146:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
ARM GAS  /tmp/ccPQO0dz.s 			page 4


 147:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 148:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 149:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the NORSRAM external devices.
 150:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 151:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 152:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 153:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 154:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 155:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 156:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 157:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 158:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 159:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 160:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 161:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 162:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 163:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 164:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 165:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 166:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 167:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 168:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 169:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 170:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 171:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 172:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 173:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 174:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 175:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 176:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 177:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 178:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 179:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 180:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 181:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 182:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 183:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 184:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 185:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 186:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 187:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)
 188:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
  27              		.loc 1 188 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33 0000 70B4     		push	{r4, r5, r6}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 6, -4
 189:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t flashaccess;
 190:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 191:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
ARM GAS  /tmp/ccPQO0dz.s 			page 5


 192:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 193:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
 194:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
 195:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
 196:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 197:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
 198:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 199:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 200:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
 201:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
 202:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
 203:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
 204:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
 205:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
 206:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 207:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
 208:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 209:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 210:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  39              		.loc 1 210 0
  40 0002 0A68     		ldr	r2, [r1]
  41 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  42 0008 23F00103 		bic	r3, r3, #1
  43 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 211:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 212:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 213:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  44              		.loc 1 213 0
  45 0010 8B68     		ldr	r3, [r1, #8]
  46 0012 082B     		cmp	r3, #8
  47 0014 30D0     		beq	.L7
 214:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 215:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 216:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 217:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 218:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 219:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
  48              		.loc 1 219 0
  49 0016 0025     		movs	r5, #0
  50              	.L2:
  51              	.LVL1:
 220:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 221:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 222:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank],
  52              		.loc 1 222 0
  53 0018 0C68     		ldr	r4, [r1]
  54 001a 50F82460 		ldr	r6, [r0, r4, lsl #2]
  55 001e 1C4A     		ldr	r2, .L9
  56 0020 3240     		ands	r2, r2, r6
  57 0022 4E68     		ldr	r6, [r1, #4]
  58 0024 3543     		orrs	r5, r5, r6
  59              	.LVL2:
  60 0026 2B43     		orrs	r3, r3, r5
  61 0028 CD68     		ldr	r5, [r1, #12]
  62 002a 2B43     		orrs	r3, r3, r5
  63 002c 0D69     		ldr	r5, [r1, #16]
  64 002e 2B43     		orrs	r3, r3, r5
ARM GAS  /tmp/ccPQO0dz.s 			page 6


  65 0030 4D69     		ldr	r5, [r1, #20]
  66 0032 2B43     		orrs	r3, r3, r5
  67 0034 8D69     		ldr	r5, [r1, #24]
  68 0036 2B43     		orrs	r3, r3, r5
  69 0038 CD69     		ldr	r5, [r1, #28]
  70 003a 2B43     		orrs	r3, r3, r5
  71 003c 0D6A     		ldr	r5, [r1, #32]
  72 003e 2B43     		orrs	r3, r3, r5
  73 0040 4D6A     		ldr	r5, [r1, #36]
  74 0042 2B43     		orrs	r3, r3, r5
  75 0044 8D6A     		ldr	r5, [r1, #40]
  76 0046 2B43     		orrs	r3, r3, r5
  77 0048 CD6A     		ldr	r5, [r1, #44]
  78 004a 2B43     		orrs	r3, r3, r5
  79 004c 0D6B     		ldr	r5, [r1, #48]
  80 004e 2B43     		orrs	r3, r3, r5
  81 0050 4D6B     		ldr	r5, [r1, #52]
  82 0052 2B43     		orrs	r3, r3, r5
  83 0054 8D6B     		ldr	r5, [r1, #56]
  84 0056 2B43     		orrs	r3, r3, r5
  85 0058 1343     		orrs	r3, r3, r2
  86 005a 40F82430 		str	r3, [r0, r4, lsl #2]
 223:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              (FMC_BCRx_MBKEN                |
 224:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_MUXEN                |
 225:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_MTYP                 |
 226:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_MWID                 |
 227:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_FACCEN               |
 228:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_BURSTEN              |
 229:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_WAITPOL              |
 230:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_WAITCFG              |
 231:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_WREN                 |
 232:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_WAITEN               |
 233:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_EXTMOD               |
 234:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_ASYNCWAIT            |
 235:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_CBURSTRW             |
 236:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCR1_CCLKEN               |
 237:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCR1_WFDIS                |
 238:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               FMC_BCRx_CPSIZE),
 239:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              (flashaccess                   |
 240:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          |
 241:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryType              |
 242:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryDataWidth         |
 243:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->BurstAccessMode         |
 244:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalPolarity      |
 245:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalActive        |
 246:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteOperation          |
 247:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignal              |
 248:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->ExtendedMode            |
 249:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->AsynchronousWait        |
 250:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteBurst              |
 251:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->ContinuousClock         |
 252:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteFifo               |
 253:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->PageSize));
 254:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 255:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 256:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
  87              		.loc 1 256 0
ARM GAS  /tmp/ccPQO0dz.s 			page 7


  88 005e 0B6B     		ldr	r3, [r1, #48]
  89 0060 B3F5801F 		cmp	r3, #1048576
  90 0064 0AD0     		beq	.L8
  91              	.L3:
 257:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 258:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 259:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 260:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 261:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
  92              		.loc 1 261 0
  93 0066 0B68     		ldr	r3, [r1]
  94 0068 1BB1     		cbz	r3, .L4
 262:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 263:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 264:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  95              		.loc 1 264 0
  96 006a 0368     		ldr	r3, [r0]
  97 006c 4A6B     		ldr	r2, [r1, #52]
  98 006e 1343     		orrs	r3, r3, r2
  99 0070 0360     		str	r3, [r0]
 100              	.L4:
 265:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 266:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 267:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 268:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 101              		.loc 1 268 0
 102 0072 0020     		movs	r0, #0
 103              	.LVL3:
 104 0074 70BC     		pop	{r4, r5, r6}
 105              	.LCFI1:
 106              		.cfi_remember_state
 107              		.cfi_restore 6
 108              		.cfi_restore 5
 109              		.cfi_restore 4
 110              		.cfi_def_cfa_offset 0
 111 0076 7047     		bx	lr
 112              	.LVL4:
 113              	.L7:
 114              	.LCFI2:
 115              		.cfi_restore_state
 215:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 116              		.loc 1 215 0
 117 0078 4025     		movs	r5, #64
 118 007a CDE7     		b	.L2
 119              	.L8:
 256:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 120              		.loc 1 256 0 discriminator 1
 121 007c 0A68     		ldr	r2, [r1]
 122 007e 002A     		cmp	r2, #0
 123 0080 F1D0     		beq	.L3
 258:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 124              		.loc 1 258 0
 125 0082 0268     		ldr	r2, [r0]
 126 0084 22F48012 		bic	r2, r2, #1048576
 127 0088 1343     		orrs	r3, r3, r2
 128 008a 0360     		str	r3, [r0]
 129 008c EBE7     		b	.L3
ARM GAS  /tmp/ccPQO0dz.s 			page 8


 130              	.L10:
 131 008e 00BF     		.align	2
 132              	.L9:
 133 0090 8004C0FF 		.word	-4193152
 134              		.cfi_endproc
 135              	.LFE141:
 137              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 138              		.align	1
 139              		.global	FMC_NORSRAM_DeInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu fpv5-d16
 145              	FMC_NORSRAM_DeInit:
 146              	.LFB142:
 269:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 270:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 271:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 272:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 273:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 274:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 275:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 276:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 277:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 278:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 279:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 147              		.loc 1 279 0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 152              	.LVL5:
 153 0000 10B4     		push	{r4}
 154              	.LCFI3:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 4, -4
 280:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 281:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 282:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 283:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 284:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 285:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 286:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 157              		.loc 1 286 0
 158 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 159 0006 23F00103 		bic	r3, r3, #1
 160 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 287:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 288:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 289:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 290:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 161              		.loc 1 290 0
 162 000e 72B1     		cbz	r2, .L15
 291:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 292:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 293:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 294:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
ARM GAS  /tmp/ccPQO0dz.s 			page 9


 295:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 296:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 297:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 163              		.loc 1 297 0
 164 0010 43F2D203 		movw	r3, #12498
 165 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 166              	.L13:
 298:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 299:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 300:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 167              		.loc 1 300 0
 168 0018 541C     		adds	r4, r2, #1
 169 001a 6FF07043 		mvn	r3, #-268435456
 170 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 301:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 171              		.loc 1 301 0
 172 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 302:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 303:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 304:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 173              		.loc 1 304 0
 174 0026 0020     		movs	r0, #0
 175              	.LVL6:
 176 0028 5DF8044B 		ldr	r4, [sp], #4
 177              	.LCFI4:
 178              		.cfi_remember_state
 179              		.cfi_restore 4
 180              		.cfi_def_cfa_offset 0
 181 002c 7047     		bx	lr
 182              	.LVL7:
 183              	.L15:
 184              	.LCFI5:
 185              		.cfi_restore_state
 292:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 186              		.loc 1 292 0
 187 002e 43F2DB03 		movw	r3, #12507
 188 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 189 0036 EFE7     		b	.L13
 190              		.cfi_endproc
 191              	.LFE142:
 193              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 194              		.align	1
 195              		.global	FMC_NORSRAM_Timing_Init
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv5-d16
 201              	FMC_NORSRAM_Timing_Init:
 202              	.LFB143:
 305:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 306:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 307:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 308:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 309:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 310:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 311:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 312:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
ARM GAS  /tmp/ccPQO0dz.s 			page 10


 313:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 314:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 315:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 316:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 203              		.loc 1 316 0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 208              	.LVL8:
 209 0000 30B4     		push	{r4, r5}
 210              	.LCFI6:
 211              		.cfi_def_cfa_offset 8
 212              		.cfi_offset 4, -8
 213              		.cfi_offset 5, -4
 317:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tmpr;
 318:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 319:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 320:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 321:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 322:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 323:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 324:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 325:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 326:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 327:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 328:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 329:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 330:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 331:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                    
 214              		.loc 1 331 0
 215 0002 0132     		adds	r2, r2, #1
 216              	.LVL9:
 217 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 218 0008 04F04044 		and	r4, r4, #-1073741824
 219 000c 0B68     		ldr	r3, [r1]
 220 000e 4D68     		ldr	r5, [r1, #4]
 221 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 222 0014 8D68     		ldr	r5, [r1, #8]
 223 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 224 001a CD68     		ldr	r5, [r1, #12]
 225 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 226 0020 0D69     		ldr	r5, [r1, #16]
 227 0022 013D     		subs	r5, r5, #1
 228 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 229 0028 4D69     		ldr	r5, [r1, #20]
 230 002a 023D     		subs	r5, r5, #2
 231 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 232 0030 8D69     		ldr	r5, [r1, #24]
 233 0032 2B43     		orrs	r3, r3, r5
 234 0034 2343     		orrs	r3, r3, r4
 235 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 332:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       ((Timing->AddressHoldTime)        << FMC_BTRx
 333:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       ((Timing->DataSetupTime)          << FMC_BTRx
 334:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       ((Timing->BusTurnAroundDuration)  << FMC_BTRx
 335:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx
 336:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx
ARM GAS  /tmp/ccPQO0dz.s 			page 11


 337:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       (Timing->AccessMode)));
 338:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 339:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 340:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 236              		.loc 1 340 0
 237 003a 0368     		ldr	r3, [r0]
 238 003c 13F4801F 		tst	r3, #1048576
 239 0040 0BD0     		beq	.L17
 341:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 342:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(((uint32_t)0x0F) << FMC_BTRx_CLKDIV_
 240              		.loc 1 342 0
 241 0042 4368     		ldr	r3, [r0, #4]
 242 0044 23F47003 		bic	r3, r3, #15728640
 243              	.LVL10:
 343:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 244              		.loc 1 343 0
 245 0048 0A69     		ldr	r2, [r1, #16]
 246              	.LVL11:
 247 004a 013A     		subs	r2, r2, #1
 248 004c 43EA0253 		orr	r3, r3, r2, lsl #20
 249              	.LVL12:
 344:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 250              		.loc 1 344 0
 251 0050 4268     		ldr	r2, [r0, #4]
 252 0052 22F47002 		bic	r2, r2, #15728640
 253 0056 1343     		orrs	r3, r3, r2
 254              	.LVL13:
 255 0058 4360     		str	r3, [r0, #4]
 256              	.L17:
 345:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 346:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 347:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 348:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 257              		.loc 1 348 0
 258 005a 0020     		movs	r0, #0
 259              	.LVL14:
 260 005c 30BC     		pop	{r4, r5}
 261              	.LCFI7:
 262              		.cfi_restore 5
 263              		.cfi_restore 4
 264              		.cfi_def_cfa_offset 0
 265 005e 7047     		bx	lr
 266              		.cfi_endproc
 267              	.LFE143:
 269              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 270              		.align	1
 271              		.global	FMC_NORSRAM_Extended_Timing_Init
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv5-d16
 277              	FMC_NORSRAM_Extended_Timing_Init:
 278              	.LFB144:
 349:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 350:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 351:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 352:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
ARM GAS  /tmp/ccPQO0dz.s 			page 12


 353:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 354:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 355:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 356:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 357:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          This parameter can be one of the following values:
 358:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 359:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
 360:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 361:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 362:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRA
 363:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 279              		.loc 1 363 0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 284              	.LVL15:
 364:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 365:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 366:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 367:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 368:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 285              		.loc 1 368 0
 286 0000 B3F5804F 		cmp	r3, #16384
 287 0004 05D0     		beq	.L26
 369:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 370:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Check the parameters */
 371:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 372:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 373:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 374:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 375:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 376:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 377:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 378:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 379:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 380:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 381:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 382:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTRx
 383:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 384:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTRx
 385:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 386:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 387:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 388:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 288              		.loc 1 388 0
 289 0006 6FF07043 		mvn	r3, #-268435456
 290              	.LVL16:
 291 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 389:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 390:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 391:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 392:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 292              		.loc 1 392 0
 293 000e 0020     		movs	r0, #0
 294              	.LVL17:
 295 0010 7047     		bx	lr
ARM GAS  /tmp/ccPQO0dz.s 			page 13


 296              	.LVL18:
 297              	.L26:
 363:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 298              		.loc 1 363 0
 299 0012 30B4     		push	{r4, r5}
 300              	.LCFI8:
 301              		.cfi_def_cfa_offset 8
 302              		.cfi_offset 4, -8
 303              		.cfi_offset 5, -4
 380:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 304              		.loc 1 380 0
 305 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 306              	.LVL19:
 307 0018 094C     		ldr	r4, .L27
 308 001a 1C40     		ands	r4, r4, r3
 309 001c 0B68     		ldr	r3, [r1]
 310 001e 4D68     		ldr	r5, [r1, #4]
 311 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 312 0024 8D68     		ldr	r5, [r1, #8]
 313 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 314 002a 8D69     		ldr	r5, [r1, #24]
 315 002c 2B43     		orrs	r3, r3, r5
 316 002e C968     		ldr	r1, [r1, #12]
 317              	.LVL20:
 318 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 319 0034 2343     		orrs	r3, r3, r4
 320 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 321              		.loc 1 392 0
 322 003a 0020     		movs	r0, #0
 323              	.LVL21:
 324 003c 30BC     		pop	{r4, r5}
 325              	.LCFI9:
 326              		.cfi_restore 5
 327              		.cfi_restore 4
 328              		.cfi_def_cfa_offset 0
 329 003e 7047     		bx	lr
 330              	.L28:
 331              		.align	2
 332              	.L27:
 333 0040 0000F0CF 		.word	-806354944
 334              		.cfi_endproc
 335              	.LFE144:
 337              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 338              		.align	1
 339              		.global	FMC_NORSRAM_WriteOperation_Enable
 340              		.syntax unified
 341              		.thumb
 342              		.thumb_func
 343              		.fpu fpv5-d16
 345              	FMC_NORSRAM_WriteOperation_Enable:
 346              	.LFB145:
 393:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 394:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 395:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 396:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 397:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 398:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****  *  @brief   management functions
ARM GAS  /tmp/ccPQO0dz.s 			page 14


 399:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****  *
 400:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 401:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 402:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 403:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 404:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 405:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 406:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 407:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 408:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 409:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 410:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 411:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 412:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 413:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 414:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 415:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 416:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 417:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 418:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 419:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 347              		.loc 1 419 0
 348              		.cfi_startproc
 349              		@ args = 0, pretend = 0, frame = 0
 350              		@ frame_needed = 0, uses_anonymous_args = 0
 351              		@ link register save eliminated.
 352              	.LVL22:
 420:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 421:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 422:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 423:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 424:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable write operation */
 425:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 353              		.loc 1 425 0
 354 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 355 0004 43F48053 		orr	r3, r3, #4096
 356 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 426:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 427:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 428:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 357              		.loc 1 428 0
 358 000c 0020     		movs	r0, #0
 359              	.LVL23:
 360 000e 7047     		bx	lr
 361              		.cfi_endproc
 362              	.LFE145:
 364              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 365              		.align	1
 366              		.global	FMC_NORSRAM_WriteOperation_Disable
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 370              		.fpu fpv5-d16
 372              	FMC_NORSRAM_WriteOperation_Disable:
 373              	.LFB146:
 429:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 430:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
ARM GAS  /tmp/ccPQO0dz.s 			page 15


 431:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 432:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 433:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 434:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 435:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 436:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 437:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 374              		.loc 1 437 0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 379              	.LVL24:
 438:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 439:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 440:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 441:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 442:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable write operation */
 443:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 380              		.loc 1 443 0
 381 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 382 0004 23F48053 		bic	r3, r3, #4096
 383 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 444:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 445:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 446:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 384              		.loc 1 446 0
 385 000c 0020     		movs	r0, #0
 386              	.LVL25:
 387 000e 7047     		bx	lr
 388              		.cfi_endproc
 389              	.LFE146:
 391              		.section	.text.FMC_NAND_Init,"ax",%progbits
 392              		.align	1
 393              		.global	FMC_NAND_Init
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv5-d16
 399              	FMC_NAND_Init:
 400              	.LFB147:
 447:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 448:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 449:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 450:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 451:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 452:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 453:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 454:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 455:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 456:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 457:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 458:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    NAND Controller functions
 459:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 460:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 461:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 462:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
ARM GAS  /tmp/ccPQO0dz.s 			page 16


 463:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 464:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 465:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 466:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the NAND external devices.
 467:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 468:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 469:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 470:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 471:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 472:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 473:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 474:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 475:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 476:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
 477:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 478:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 479:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 480:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 481:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 482:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 483:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions
 484:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****  *
 485:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 486:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 487:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 488:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 489:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 490:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 491:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 492:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 493:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 494:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 495:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 496:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 497:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 498:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 499:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 500:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 501:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 502:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 503:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 504:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 505:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 506:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 507:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 401              		.loc 1 507 0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406              	.LVL26:
 407 0000 10B4     		push	{r4}
 408              	.LCFI10:
 409              		.cfi_def_cfa_offset 4
 410              		.cfi_offset 4, -4
 508:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 509:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
ARM GAS  /tmp/ccPQO0dz.s 			page 17


 510:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 511:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 512:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 513:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 514:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 515:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 516:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 517:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 518:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 519:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 411              		.loc 1 519 0
 412 0002 0368     		ldr	r3, [r0]
 413 0004 0B4A     		ldr	r2, .L33
 414 0006 1A40     		ands	r2, r2, r3
 415 0008 4B68     		ldr	r3, [r1, #4]
 416 000a 8C68     		ldr	r4, [r1, #8]
 417 000c 2343     		orrs	r3, r3, r4
 418 000e CC68     		ldr	r4, [r1, #12]
 419 0010 2343     		orrs	r3, r3, r4
 420 0012 0C69     		ldr	r4, [r1, #16]
 421 0014 2343     		orrs	r3, r3, r4
 422 0016 4C69     		ldr	r4, [r1, #20]
 423 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 424 001c 8969     		ldr	r1, [r1, #24]
 425              	.LVL27:
 426 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 427 0022 1343     		orrs	r3, r3, r2
 428 0024 43F00803 		orr	r3, r3, #8
 429 0028 0360     		str	r3, [r0]
 520:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 521:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 522:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->EccComputation                         |
 523:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 524:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
 525:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 526:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 527:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 528:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 430              		.loc 1 528 0
 431 002a 0020     		movs	r0, #0
 432              	.LVL28:
 433 002c 5DF8044B 		ldr	r4, [sp], #4
 434              	.LCFI11:
 435              		.cfi_restore 4
 436              		.cfi_def_cfa_offset 0
 437 0030 7047     		bx	lr
 438              	.L34:
 439 0032 00BF     		.align	2
 440              	.L33:
 441 0034 8901F0FF 		.word	-1048183
 442              		.cfi_endproc
 443              	.LFE147:
 445              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 446              		.align	1
 447              		.global	FMC_NAND_CommonSpace_Timing_Init
 448              		.syntax unified
 449              		.thumb
ARM GAS  /tmp/ccPQO0dz.s 			page 18


 450              		.thumb_func
 451              		.fpu fpv5-d16
 453              	FMC_NAND_CommonSpace_Timing_Init:
 454              	.LFB148:
 529:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 530:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 531:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 532:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 533:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 534:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 535:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 536:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 537:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 538:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 539:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 455              		.loc 1 539 0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 0
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 459              		@ link register save eliminated.
 460              	.LVL29:
 540:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 541:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 542:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 543:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 544:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 545:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 546:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 547:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 548:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 549:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM, PMEM_CLEAR_MASK, (Timing->SetupTime                                 |
 461              		.loc 1 549 0
 462 0000 8368     		ldr	r3, [r0, #8]
 463 0002 0B68     		ldr	r3, [r1]
 464 0004 4A68     		ldr	r2, [r1, #4]
 465              	.LVL30:
 466 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 467 000a 8A68     		ldr	r2, [r1, #8]
 468 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 469 0010 CA68     		ldr	r2, [r1, #12]
 470 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 471 0016 8360     		str	r3, [r0, #8]
 550:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 551:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 552:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PMEM_MEMHIZ_Pos)));
 553:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 554:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 555:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 472              		.loc 1 555 0
 473 0018 0020     		movs	r0, #0
 474              	.LVL31:
 475 001a 7047     		bx	lr
 476              		.cfi_endproc
 477              	.LFE148:
 479              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 480              		.align	1
 481              		.global	FMC_NAND_AttributeSpace_Timing_Init
ARM GAS  /tmp/ccPQO0dz.s 			page 19


 482              		.syntax unified
 483              		.thumb
 484              		.thumb_func
 485              		.fpu fpv5-d16
 487              	FMC_NAND_AttributeSpace_Timing_Init:
 488              	.LFB149:
 556:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 557:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 558:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 559:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 560:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 561:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 562:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 563:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 564:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 565:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 566:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 489              		.loc 1 566 0
 490              		.cfi_startproc
 491              		@ args = 0, pretend = 0, frame = 0
 492              		@ frame_needed = 0, uses_anonymous_args = 0
 493              		@ link register save eliminated.
 494              	.LVL32:
 567:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 568:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 569:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 570:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 571:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 572:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 573:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 574:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 575:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 576:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PATT, PATT_CLEAR_MASK, (Timing->SetupTime                                 |
 495              		.loc 1 576 0
 496 0000 C368     		ldr	r3, [r0, #12]
 497 0002 0B68     		ldr	r3, [r1]
 498 0004 4A68     		ldr	r2, [r1, #4]
 499              	.LVL33:
 500 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 501 000a 8A68     		ldr	r2, [r1, #8]
 502 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 503 0010 CA68     		ldr	r2, [r1, #12]
 504 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 505 0016 C360     		str	r3, [r0, #12]
 577:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 578:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 579:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ_Pos)));
 580:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 581:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 582:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 506              		.loc 1 582 0
 507 0018 0020     		movs	r0, #0
 508              	.LVL34:
 509 001a 7047     		bx	lr
 510              		.cfi_endproc
 511              	.LFE149:
 513              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
ARM GAS  /tmp/ccPQO0dz.s 			page 20


 514              		.align	1
 515              		.global	FMC_NAND_DeInit
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv5-d16
 521              	FMC_NAND_DeInit:
 522              	.LFB150:
 583:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 584:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 585:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 586:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 587:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 588:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 589:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 590:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 591:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 523              		.loc 1 591 0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 528              	.LVL35:
 592:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 593:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 594:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 595:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 596:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 597:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 529              		.loc 1 597 0
 530 0000 0368     		ldr	r3, [r0]
 531 0002 23F00403 		bic	r3, r3, #4
 532 0006 0360     		str	r3, [r0]
 598:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 599:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 600:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 601:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 533              		.loc 1 601 0
 534 0008 1823     		movs	r3, #24
 535 000a 0360     		str	r3, [r0]
 602:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 536              		.loc 1 602 0
 537 000c 4023     		movs	r3, #64
 538 000e 4360     		str	r3, [r0, #4]
 603:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 539              		.loc 1 603 0
 540 0010 4FF0FC33 		mov	r3, #-50529028
 541 0014 8360     		str	r3, [r0, #8]
 604:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 542              		.loc 1 604 0
 543 0016 C360     		str	r3, [r0, #12]
 605:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 606:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 607:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 544              		.loc 1 607 0
 545 0018 0020     		movs	r0, #0
 546              	.LVL36:
ARM GAS  /tmp/ccPQO0dz.s 			page 21


 547 001a 7047     		bx	lr
 548              		.cfi_endproc
 549              	.LFE150:
 551              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 552              		.align	1
 553              		.global	FMC_NAND_ECC_Enable
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu fpv5-d16
 559              	FMC_NAND_ECC_Enable:
 560              	.LFB151:
 608:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 609:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 610:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 611:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 612:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 613:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 614:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 615:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 616:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 617:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 618:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 619:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 620:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 621:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 622:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC NAND interface.
 623:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 624:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 625:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 626:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 627:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 628:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 629:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 630:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 631:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 632:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 633:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 634:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 635:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 636:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 561              		.loc 1 636 0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566              	.LVL37:
 637:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 638:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 639:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 640:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 641:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable ECC feature */
 642:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 567              		.loc 1 642 0
 568 0000 0368     		ldr	r3, [r0]
 569 0002 43F04003 		orr	r3, r3, #64
 570 0006 0360     		str	r3, [r0]
ARM GAS  /tmp/ccPQO0dz.s 			page 22


 643:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 644:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 645:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 571              		.loc 1 645 0
 572 0008 0020     		movs	r0, #0
 573              	.LVL38:
 574 000a 7047     		bx	lr
 575              		.cfi_endproc
 576              	.LFE151:
 578              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 579              		.align	1
 580              		.global	FMC_NAND_ECC_Disable
 581              		.syntax unified
 582              		.thumb
 583              		.thumb_func
 584              		.fpu fpv5-d16
 586              	FMC_NAND_ECC_Disable:
 587              	.LFB152:
 646:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 647:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 648:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 649:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 650:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 651:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 652:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 653:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 654:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 655:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 588              		.loc 1 655 0
 589              		.cfi_startproc
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592              		@ link register save eliminated.
 593              	.LVL39:
 656:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 657:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 658:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 659:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 660:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable ECC feature */
 661:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 594              		.loc 1 661 0
 595 0000 0368     		ldr	r3, [r0]
 596 0002 23F04003 		bic	r3, r3, #64
 597 0006 0360     		str	r3, [r0]
 662:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 663:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 664:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 598              		.loc 1 664 0
 599 0008 0020     		movs	r0, #0
 600              	.LVL40:
 601 000a 7047     		bx	lr
 602              		.cfi_endproc
 603              	.LFE152:
 605              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 606              		.align	1
 607              		.global	FMC_NAND_GetECC
 608              		.syntax unified
ARM GAS  /tmp/ccPQO0dz.s 			page 23


 609              		.thumb
 610              		.thumb_func
 611              		.fpu fpv5-d16
 613              	FMC_NAND_GetECC:
 614              	.LFB153:
 665:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 666:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 667:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 668:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 669:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 670:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 671:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 672:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 673:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 674:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 675:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 615              		.loc 1 675 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 619              	.LVL41:
 620 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 621              	.LCFI12:
 622              		.cfi_def_cfa_offset 24
 623              		.cfi_offset 3, -24
 624              		.cfi_offset 4, -20
 625              		.cfi_offset 5, -16
 626              		.cfi_offset 6, -12
 627              		.cfi_offset 7, -8
 628              		.cfi_offset 14, -4
 629 0002 0446     		mov	r4, r0
 630 0004 0E46     		mov	r6, r1
 631 0006 1D46     		mov	r5, r3
 676:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tickstart;
 677:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 678:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 679:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 680:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 681:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 682:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get tick */
 683:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 632              		.loc 1 683 0
 633 0008 FFF7FEFF 		bl	HAL_GetTick
 634              	.LVL42:
 635 000c 0746     		mov	r7, r0
 636              	.LVL43:
 637              	.L42:
 684:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 685:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 686:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 638              		.loc 1 686 0
 639 000e 6368     		ldr	r3, [r4, #4]
 640 0010 13F0400F 		tst	r3, #64
 641 0014 0BD1     		bne	.L48
 687:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 688:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Check for the Timeout */
 689:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
ARM GAS  /tmp/ccPQO0dz.s 			page 24


 642              		.loc 1 689 0
 643 0016 B5F1FF3F 		cmp	r5, #-1
 644 001a F8D0     		beq	.L42
 690:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     {
 691:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 645              		.loc 1 691 0
 646 001c FFF7FEFF 		bl	HAL_GetTick
 647              	.LVL44:
 648 0020 C01B     		subs	r0, r0, r7
 649 0022 8542     		cmp	r5, r0
 650 0024 07D3     		bcc	.L45
 651              		.loc 1 691 0 is_stmt 0 discriminator 1
 652 0026 002D     		cmp	r5, #0
 653 0028 F1D1     		bne	.L42
 692:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       {
 693:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 654              		.loc 1 693 0 is_stmt 1
 655 002a 0320     		movs	r0, #3
 694:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       }
 695:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     }
 696:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 697:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 698:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get the ECCR register value */
 699:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 700:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 701:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 702:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 656              		.loc 1 702 0
 657 002c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 658              	.LVL45:
 659              	.L48:
 699:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 660              		.loc 1 699 0
 661 002e 6369     		ldr	r3, [r4, #20]
 662 0030 3360     		str	r3, [r6]
 701:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 663              		.loc 1 701 0
 664 0032 0020     		movs	r0, #0
 665 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 666              	.LVL46:
 667              	.L45:
 693:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       }
 668              		.loc 1 693 0
 669 0036 0320     		movs	r0, #3
 670 0038 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 671              		.cfi_endproc
 672              	.LFE153:
 674              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 675              		.align	1
 676              		.global	FMC_SDRAM_Init
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 680              		.fpu fpv5-d16
 682              	FMC_SDRAM_Init:
 683              	.LFB154:
 703:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
ARM GAS  /tmp/ccPQO0dz.s 			page 25


 704:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 705:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 706:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 707:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 708:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 709:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 710:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 711:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions
 712:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 713:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 714:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 715:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 716:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 717:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 718:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 719:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the SDRAM external devices.
 720:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 721:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit()
 722:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 723:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 724:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 725:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()
 726:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()
 727:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 728:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 729:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 730:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 731:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 732:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 733:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 734:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 735:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 736:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 737:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 738:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 739:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 740:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 741:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 742:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface
 743:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 744:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 745:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 746:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 747:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 748:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 749:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 750:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 751:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 752:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 753:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure
 754:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 755:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 756:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 757:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 684              		.loc 1 757 0
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccPQO0dz.s 			page 26


 687              		@ frame_needed = 0, uses_anonymous_args = 0
 688              		@ link register save eliminated.
 689              	.LVL47:
 690 0000 10B4     		push	{r4}
 691              	.LCFI13:
 692              		.cfi_def_cfa_offset 4
 693              		.cfi_offset 4, -4
 758:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 759:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 760:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 761:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 762:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 763:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 764:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 765:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 766:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 767:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 768:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 769:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));
 770:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 771:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 772:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->SDBank == FMC_SDRAM_BANK1)
 694              		.loc 1 772 0
 695 0002 0B68     		ldr	r3, [r1]
 696 0004 EBB1     		cbz	r3, .L53
 773:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 774:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 775:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 776:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 777:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 778:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 779:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 780:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->CASLatency         |
 781:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->WriteProtection    |
 782:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->SDClockPeriod      |
 783:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadBurst          |
 784:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 785:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 786:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 787:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 788:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 697              		.loc 1 788 0
 698 0006 0368     		ldr	r3, [r0]
 699 0008 23F4F843 		bic	r3, r3, #31744
 700 000c CA69     		ldr	r2, [r1, #28]
 701 000e 0C6A     		ldr	r4, [r1, #32]
 702 0010 2243     		orrs	r2, r2, r4
 703 0012 4C6A     		ldr	r4, [r1, #36]
 704 0014 2243     		orrs	r2, r2, r4
 705 0016 1343     		orrs	r3, r3, r2
 706 0018 0360     		str	r3, [r0]
 789:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_SDCLK           |
 790:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_RBURST          |
 791:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_RPIPE,
 792:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->SDClockPeriod      |
 793:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadBurst          |
 794:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
ARM GAS  /tmp/ccPQO0dz.s 			page 27


 795:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 796:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 707              		.loc 1 796 0
 708 001a 4368     		ldr	r3, [r0, #4]
 709 001c 144A     		ldr	r2, .L54
 710 001e 1A40     		ands	r2, r2, r3
 711 0020 4B68     		ldr	r3, [r1, #4]
 712 0022 8C68     		ldr	r4, [r1, #8]
 713 0024 2343     		orrs	r3, r3, r4
 714 0026 CC68     		ldr	r4, [r1, #12]
 715 0028 2343     		orrs	r3, r3, r4
 716 002a 0C69     		ldr	r4, [r1, #16]
 717 002c 2343     		orrs	r3, r3, r4
 718 002e 4C69     		ldr	r4, [r1, #20]
 719 0030 2343     		orrs	r3, r3, r4
 720 0032 8969     		ldr	r1, [r1, #24]
 721              	.LVL48:
 722 0034 0B43     		orrs	r3, r3, r1
 723 0036 1343     		orrs	r3, r3, r2
 724 0038 4360     		str	r3, [r0, #4]
 725              	.L51:
 797:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 798:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 799:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 800:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 801:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 802:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->CASLatency         |
 803:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->WriteProtection));
 804:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 805:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 806:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 807:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 726              		.loc 1 807 0
 727 003a 0020     		movs	r0, #0
 728              	.LVL49:
 729 003c 5DF8044B 		ldr	r4, [sp], #4
 730              	.LCFI14:
 731              		.cfi_remember_state
 732              		.cfi_restore 4
 733              		.cfi_def_cfa_offset 0
 734 0040 7047     		bx	lr
 735              	.LVL50:
 736              	.L53:
 737              	.LCFI15:
 738              		.cfi_restore_state
 774:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 739              		.loc 1 774 0
 740 0042 0368     		ldr	r3, [r0]
 741 0044 0A4A     		ldr	r2, .L54
 742 0046 1A40     		ands	r2, r2, r3
 743 0048 4B68     		ldr	r3, [r1, #4]
 744 004a 8C68     		ldr	r4, [r1, #8]
 745 004c 2343     		orrs	r3, r3, r4
 746 004e CC68     		ldr	r4, [r1, #12]
 747 0050 2343     		orrs	r3, r3, r4
 748 0052 0C69     		ldr	r4, [r1, #16]
 749 0054 2343     		orrs	r3, r3, r4
ARM GAS  /tmp/ccPQO0dz.s 			page 28


 750 0056 4C69     		ldr	r4, [r1, #20]
 751 0058 2343     		orrs	r3, r3, r4
 752 005a 8C69     		ldr	r4, [r1, #24]
 753 005c 2343     		orrs	r3, r3, r4
 754 005e CC69     		ldr	r4, [r1, #28]
 755 0060 2343     		orrs	r3, r3, r4
 756 0062 0C6A     		ldr	r4, [r1, #32]
 757 0064 2343     		orrs	r3, r3, r4
 758 0066 496A     		ldr	r1, [r1, #36]
 759              	.LVL51:
 760 0068 0B43     		orrs	r3, r3, r1
 761 006a 1343     		orrs	r3, r3, r2
 762 006c 0360     		str	r3, [r0]
 763 006e E4E7     		b	.L51
 764              	.L55:
 765              		.align	2
 766              	.L54:
 767 0070 0080FFFF 		.word	-32768
 768              		.cfi_endproc
 769              	.LFE154:
 771              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 772              		.align	1
 773              		.global	FMC_SDRAM_Timing_Init
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 777              		.fpu fpv5-d16
 779              	FMC_SDRAM_Timing_Init:
 780              	.LFB155:
 808:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 809:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 810:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 811:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 812:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 813:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 814:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 815:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 816:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 817:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 818:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing,
 819:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 781              		.loc 1 819 0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785              		@ link register save eliminated.
 786              	.LVL52:
 787 0000 10B4     		push	{r4}
 788              	.LCFI16:
 789              		.cfi_def_cfa_offset 4
 790              		.cfi_offset 4, -4
 820:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 821:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 822:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 823:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 824:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 825:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
ARM GAS  /tmp/ccPQO0dz.s 			page 29


 826:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 827:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 828:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 829:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 830:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 831:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */
 832:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 791              		.loc 1 832 0
 792 0002 32B3     		cbz	r2, .L60
 833:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 834:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 835:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 836:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 837:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTRx_TXSR_Pos) |
 838:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
 839:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RowCycleDelay) - 1U)        << FMC_SDTRx_TRC_Pos)  |
 840:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
 841:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
 842:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
 843:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 844:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 845:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 846:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 793              		.loc 1 846 0
 794 0004 8368     		ldr	r3, [r0, #8]
 795 0006 234A     		ldr	r2, .L61
 796              	.LVL53:
 797 0008 1A40     		ands	r2, r2, r3
 798 000a CB68     		ldr	r3, [r1, #12]
 799 000c 5C1E     		subs	r4, r3, #1
 800 000e 4B69     		ldr	r3, [r1, #20]
 801 0010 013B     		subs	r3, r3, #1
 802 0012 1B05     		lsls	r3, r3, #20
 803 0014 43EA0433 		orr	r3, r3, r4, lsl #12
 804 0018 1343     		orrs	r3, r3, r2
 805 001a 8360     		str	r3, [r0, #8]
 847:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRC |
 848:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRP,
 849:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
 850:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));
 851:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 852:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 806              		.loc 1 852 0
 807 001c C268     		ldr	r2, [r0, #12]
 808 001e 02F07042 		and	r2, r2, #-268435456
 809 0022 0B68     		ldr	r3, [r1]
 810 0024 013B     		subs	r3, r3, #1
 811 0026 4C68     		ldr	r4, [r1, #4]
 812 0028 013C     		subs	r4, r4, #1
 813 002a 43EA0413 		orr	r3, r3, r4, lsl #4
 814 002e 8C68     		ldr	r4, [r1, #8]
 815 0030 013C     		subs	r4, r4, #1
 816 0032 43EA0423 		orr	r3, r3, r4, lsl #8
 817 0036 0C69     		ldr	r4, [r1, #16]
 818 0038 013C     		subs	r4, r4, #1
 819 003a 43EA0443 		orr	r3, r3, r4, lsl #16
 820 003e 8969     		ldr	r1, [r1, #24]
ARM GAS  /tmp/ccPQO0dz.s 			page 30


 821              	.LVL54:
 822 0040 0139     		subs	r1, r1, #1
 823 0042 43EA0163 		orr	r3, r3, r1, lsl #24
 824 0046 1343     		orrs	r3, r3, r2
 825 0048 C360     		str	r3, [r0, #12]
 826              	.L58:
 853:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 854:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 855:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTRx_TXSR_Pos) |
 856:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
 857:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
 858:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
 859:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 860:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 861:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 862:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 827              		.loc 1 862 0
 828 004a 0020     		movs	r0, #0
 829              	.LVL55:
 830 004c 5DF8044B 		ldr	r4, [sp], #4
 831              	.LCFI17:
 832              		.cfi_remember_state
 833              		.cfi_restore 4
 834              		.cfi_def_cfa_offset 0
 835 0050 7047     		bx	lr
 836              	.LVL56:
 837              	.L60:
 838              	.LCFI18:
 839              		.cfi_restore_state
 834:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 840              		.loc 1 834 0
 841 0052 8268     		ldr	r2, [r0, #8]
 842              	.LVL57:
 843 0054 02F07042 		and	r2, r2, #-268435456
 844 0058 0B68     		ldr	r3, [r1]
 845 005a 013B     		subs	r3, r3, #1
 846 005c 4C68     		ldr	r4, [r1, #4]
 847 005e 013C     		subs	r4, r4, #1
 848 0060 43EA0413 		orr	r3, r3, r4, lsl #4
 849 0064 8C68     		ldr	r4, [r1, #8]
 850 0066 013C     		subs	r4, r4, #1
 851 0068 43EA0423 		orr	r3, r3, r4, lsl #8
 852 006c CC68     		ldr	r4, [r1, #12]
 853 006e 013C     		subs	r4, r4, #1
 854 0070 43EA0433 		orr	r3, r3, r4, lsl #12
 855 0074 0C69     		ldr	r4, [r1, #16]
 856 0076 013C     		subs	r4, r4, #1
 857 0078 43EA0443 		orr	r3, r3, r4, lsl #16
 858 007c 4C69     		ldr	r4, [r1, #20]
 859 007e 013C     		subs	r4, r4, #1
 860 0080 43EA0453 		orr	r3, r3, r4, lsl #20
 861 0084 8969     		ldr	r1, [r1, #24]
 862              	.LVL58:
 863 0086 0139     		subs	r1, r1, #1
 864 0088 43EA0163 		orr	r3, r3, r1, lsl #24
 865 008c 1343     		orrs	r3, r3, r2
 866 008e 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccPQO0dz.s 			page 31


 867 0090 DBE7     		b	.L58
 868              	.L62:
 869 0092 00BF     		.align	2
 870              	.L61:
 871 0094 FF0F0FFF 		.word	-15790081
 872              		.cfi_endproc
 873              	.LFE155:
 875              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 876              		.align	1
 877              		.global	FMC_SDRAM_DeInit
 878              		.syntax unified
 879              		.thumb
 880              		.thumb_func
 881              		.fpu fpv5-d16
 883              	FMC_SDRAM_DeInit:
 884              	.LFB156:
 863:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 864:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 865:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral
 866:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 867:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 868:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 869:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 870:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 885              		.loc 1 870 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 0
 888              		@ frame_needed = 0, uses_anonymous_args = 0
 889              		@ link register save eliminated.
 890              	.LVL59:
 891 0000 0346     		mov	r3, r0
 871:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 872:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 873:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 874:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 875:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 876:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0U;
 892              		.loc 1 876 0
 893 0002 4FF43472 		mov	r2, #720
 894 0006 40F82120 		str	r2, [r0, r1, lsl #2]
 877:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFFU;
 895              		.loc 1 877 0
 896 000a 0231     		adds	r1, r1, #2
 897              	.LVL60:
 898 000c 6FF07042 		mvn	r2, #-268435456
 899 0010 40F82120 		str	r2, [r0, r1, lsl #2]
 878:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000U;
 900              		.loc 1 878 0
 901 0014 0020     		movs	r0, #0
 902              	.LVL61:
 903 0016 1861     		str	r0, [r3, #16]
 879:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000U;
 904              		.loc 1 879 0
 905 0018 5861     		str	r0, [r3, #20]
 880:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000U;
 906              		.loc 1 880 0
 907 001a 9861     		str	r0, [r3, #24]
ARM GAS  /tmp/ccPQO0dz.s 			page 32


 881:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 882:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 883:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 908              		.loc 1 883 0
 909 001c 7047     		bx	lr
 910              		.cfi_endproc
 911              	.LFE156:
 913              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 914              		.align	1
 915              		.global	FMC_SDRAM_WriteProtection_Enable
 916              		.syntax unified
 917              		.thumb
 918              		.thumb_func
 919              		.fpu fpv5-d16
 921              	FMC_SDRAM_WriteProtection_Enable:
 922              	.LFB157:
 884:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 885:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 886:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 887:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 888:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 889:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 890:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 891:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 892:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 893:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 894:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 895:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 896:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 897:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 898:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC SDRAM interface.
 899:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 900:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 901:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 902:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 903:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 904:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 905:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 906:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 907:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 908:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 909:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 910:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 911:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 923              		.loc 1 911 0
 924              		.cfi_startproc
 925              		@ args = 0, pretend = 0, frame = 0
 926              		@ frame_needed = 0, uses_anonymous_args = 0
 927              		@ link register save eliminated.
 928              	.LVL62:
 912:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 913:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 914:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 915:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 916:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable write protection */
 917:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 929              		.loc 1 917 0
ARM GAS  /tmp/ccPQO0dz.s 			page 33


 930 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 931 0004 43F40073 		orr	r3, r3, #512
 932 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 918:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 919:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 920:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 933              		.loc 1 920 0
 934 000c 0020     		movs	r0, #0
 935              	.LVL63:
 936 000e 7047     		bx	lr
 937              		.cfi_endproc
 938              	.LFE157:
 940              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 941              		.align	1
 942              		.global	FMC_SDRAM_WriteProtection_Disable
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 946              		.fpu fpv5-d16
 948              	FMC_SDRAM_WriteProtection_Disable:
 949              	.LFB158:
 921:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 922:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 923:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
 924:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
 925:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 926:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 927:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 928:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 950              		.loc 1 928 0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954              		@ link register save eliminated.
 955              	.LVL64:
 929:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 930:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 931:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 932:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 933:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable write protection */
 934:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 956              		.loc 1 934 0
 957 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 958 0004 23F40073 		bic	r3, r3, #512
 959 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 935:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 936:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 937:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 960              		.loc 1 937 0
 961 000c 0020     		movs	r0, #0
 962              	.LVL65:
 963 000e 7047     		bx	lr
 964              		.cfi_endproc
 965              	.LFE158:
 967              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 968              		.align	1
 969              		.global	FMC_SDRAM_SendCommand
ARM GAS  /tmp/ccPQO0dz.s 			page 34


 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu fpv5-d16
 975              	FMC_SDRAM_SendCommand:
 976              	.LFB159:
 938:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 939:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 940:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 941:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 942:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure
 943:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 944:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 945:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL state
 946:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 947:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Comman
 948:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 977              		.loc 1 948 0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 982              	.LVL66:
 983 0000 10B4     		push	{r4}
 984              	.LCFI19:
 985              		.cfi_def_cfa_offset 4
 986              		.cfi_offset 4, -4
 949:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 950:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 951:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 952:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 953:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 954:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));
 955:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 956:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set command register */
 957:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->SDCMR, ((Command->CommandMode)                                                 |
 987              		.loc 1 957 0
 988 0002 0269     		ldr	r2, [r0, #16]
 989              	.LVL67:
 990 0004 0B68     		ldr	r3, [r1]
 991 0006 4C68     		ldr	r4, [r1, #4]
 992 0008 2343     		orrs	r3, r3, r4
 993 000a 8C68     		ldr	r4, [r1, #8]
 994 000c 013C     		subs	r4, r4, #1
 995 000e 43EA4413 		orr	r3, r3, r4, lsl #5
 996 0012 C968     		ldr	r1, [r1, #12]
 997              	.LVL68:
 998 0014 43EA4123 		orr	r3, r3, r1, lsl #9
 999 0018 1343     		orrs	r3, r3, r2
 1000 001a 0361     		str	r3, [r0, #16]
 958:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                           (Command->CommandTarget)                                               |
 959:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                           (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)   |
 960:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                           ((Command->ModeRegisterDefinition)   << FMC_SDCMR_MRD_Pos)));
 961:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning */
 962:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Timeout);
 963:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 964:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
ARM GAS  /tmp/ccPQO0dz.s 			page 35


 1001              		.loc 1 964 0
 1002 001c 0020     		movs	r0, #0
 1003              	.LVL69:
 1004 001e 5DF8044B 		ldr	r4, [sp], #4
 1005              	.LCFI20:
 1006              		.cfi_restore 4
 1007              		.cfi_def_cfa_offset 0
 1008 0022 7047     		bx	lr
 1009              		.cfi_endproc
 1010              	.LFE159:
 1012              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1013              		.align	1
 1014              		.global	FMC_SDRAM_ProgramRefreshRate
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1018              		.fpu fpv5-d16
 1020              	FMC_SDRAM_ProgramRefreshRate:
 1021              	.LFB160:
 965:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 966:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 967:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
 968:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 969:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.
 970:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL state
 971:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 972:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
 973:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1022              		.loc 1 973 0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 1027              	.LVL70:
 974:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 975:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 976:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
 977:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 978:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
 979:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 1028              		.loc 1 979 0
 1029 0000 4269     		ldr	r2, [r0, #20]
 1030 0002 034B     		ldr	r3, .L69
 1031 0004 1340     		ands	r3, r3, r2
 1032 0006 43EA4101 		orr	r1, r3, r1, lsl #1
 1033              	.LVL71:
 1034 000a 4161     		str	r1, [r0, #20]
 980:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 981:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 982:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1035              		.loc 1 982 0
 1036 000c 0020     		movs	r0, #0
 1037              	.LVL72:
 1038 000e 7047     		bx	lr
 1039              	.L70:
 1040              		.align	2
 1041              	.L69:
ARM GAS  /tmp/ccPQO0dz.s 			page 36


 1042 0010 01C0FFFF 		.word	-16383
 1043              		.cfi_endproc
 1044              	.LFE160:
 1046              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1047              		.align	1
 1048              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1049              		.syntax unified
 1050              		.thumb
 1051              		.thumb_func
 1052              		.fpu fpv5-d16
 1054              	FMC_SDRAM_SetAutoRefreshNumber:
 1055              	.LFB161:
 983:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 984:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 985:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
 986:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 987:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.
 988:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval None
 989:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 990:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNum
 991:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1056              		.loc 1 991 0
 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 0
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060              		@ link register save eliminated.
 1061              	.LVL73:
 992:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 993:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 994:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
 995:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 996:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
 997:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, FMC_SDCMR_NRFS, ((AutoRefreshNumber - 1U) << FMC_SDCMR_NRFS_Pos));
 1062              		.loc 1 997 0
 1063 0000 0369     		ldr	r3, [r0, #16]
 1064 0002 23F4F073 		bic	r3, r3, #480
 1065 0006 0139     		subs	r1, r1, #1
 1066              	.LVL74:
 1067 0008 43EA4113 		orr	r3, r3, r1, lsl #5
 1068 000c 0361     		str	r3, [r0, #16]
 998:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 999:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
1000:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1069              		.loc 1 1000 0
 1070 000e 0020     		movs	r0, #0
 1071              	.LVL75:
 1072 0010 7047     		bx	lr
 1073              		.cfi_endproc
 1074              	.LFE161:
 1076              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1077              		.align	1
 1078              		.global	FMC_SDRAM_GetModeStatus
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1082              		.fpu fpv5-d16
 1084              	FMC_SDRAM_GetModeStatus:
ARM GAS  /tmp/ccPQO0dz.s 			page 37


 1085              	.LFB162:
1001:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1002:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1003:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1004:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1005:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be
1006:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.
1007:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1008:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or
1009:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.
1010:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1011:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1012:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1086              		.loc 1 1012 0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
 1091              	.LVL76:
1013:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tmpreg;
1014:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1015:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1016:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1017:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1018:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1019:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1020:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1092              		.loc 1 1020 0
 1093 0000 21B1     		cbz	r1, .L75
1021:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
1022:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1);
1023:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
1024:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
1025:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
1026:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 1094              		.loc 1 1026 0
 1095 0002 8069     		ldr	r0, [r0, #24]
 1096              	.LVL77:
 1097 0004 8008     		lsrs	r0, r0, #2
 1098 0006 00F00600 		and	r0, r0, #6
 1099              	.LVL78:
1027:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
1028:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1029:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Return the mode status */
1030:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return tmpreg;
1031:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1100              		.loc 1 1031 0
 1101 000a 7047     		bx	lr
 1102              	.LVL79:
 1103              	.L75:
1022:Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 1104              		.loc 1 1022 0
 1105 000c 8069     		ldr	r0, [r0, #24]
 1106              	.LVL80:
 1107 000e 00F00600 		and	r0, r0, #6
 1108              	.LVL81:
 1109 0012 7047     		bx	lr
ARM GAS  /tmp/ccPQO0dz.s 			page 38


 1110              		.cfi_endproc
 1111              	.LFE162:
 1113              		.text
 1114              	.Letext0:
 1115              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1116              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1117              		.file 4 "Libraries/CMSIS/Include/core_cm7.h"
 1118              		.file 5 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1119              		.file 6 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1120              		.file 7 "/usr/include/newlib/sys/lock.h"
 1121              		.file 8 "/usr/include/newlib/sys/_types.h"
 1122              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 1123              		.file 10 "/usr/include/newlib/sys/reent.h"
 1124              		.file 11 "/usr/include/newlib/math.h"
 1125              		.file 12 "Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1126              		.file 13 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1127              		.file 14 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1128              		.file 15 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 1129              		.file 16 "Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccPQO0dz.s 			page 39


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_ll_fmc.c
     /tmp/ccPQO0dz.s:17     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:24     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/ccPQO0dz.s:133    .text.FMC_NORSRAM_Init:0000000000000090 $d
     /tmp/ccPQO0dz.s:138    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/ccPQO0dz.s:145    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/ccPQO0dz.s:194    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:201    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/ccPQO0dz.s:270    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:277    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/ccPQO0dz.s:333    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/ccPQO0dz.s:338    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/ccPQO0dz.s:345    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/ccPQO0dz.s:365    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/ccPQO0dz.s:372    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/ccPQO0dz.s:392    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:399    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/ccPQO0dz.s:441    .text.FMC_NAND_Init:0000000000000034 $d
     /tmp/ccPQO0dz.s:446    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:453    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/ccPQO0dz.s:480    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:487    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccPQO0dz.s:514    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/ccPQO0dz.s:521    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/ccPQO0dz.s:552    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/ccPQO0dz.s:559    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/ccPQO0dz.s:579    .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/ccPQO0dz.s:586    .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/ccPQO0dz.s:606    .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/ccPQO0dz.s:613    .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/ccPQO0dz.s:675    .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:682    .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/ccPQO0dz.s:767    .text.FMC_SDRAM_Init:0000000000000070 $d
     /tmp/ccPQO0dz.s:772    .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/ccPQO0dz.s:779    .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/ccPQO0dz.s:871    .text.FMC_SDRAM_Timing_Init:0000000000000094 $d
     /tmp/ccPQO0dz.s:876    .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/ccPQO0dz.s:883    .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/ccPQO0dz.s:914    .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/ccPQO0dz.s:921    .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/ccPQO0dz.s:941    .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/ccPQO0dz.s:948    .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/ccPQO0dz.s:968    .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/ccPQO0dz.s:975    .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/ccPQO0dz.s:1013   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/ccPQO0dz.s:1020   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/ccPQO0dz.s:1042   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000010 $d
     /tmp/ccPQO0dz.s:1047   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/ccPQO0dz.s:1054   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/ccPQO0dz.s:1077   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/ccPQO0dz.s:1084   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
