// Seed: 3964008535
`timescale 1 ps / 1 ps
module module_0;
  wire  id_1 = id_1[1'h0&1 : 1'b0];
  logic id_2;
endmodule
