-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    inputs : IN STD_LOGIC_VECTOR (1823 downto 0);
    layer8_out_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer8_out_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer8_out_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inputs_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer8_out_0_ap_vld : OUT STD_LOGIC;
    layer8_out_1_ap_vld : OUT STD_LOGIC;
    layer8_out_2_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-e,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=13.494188,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=9754,HLS_SYN_LUT=143110,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_layer2_out_31 : STD_LOGIC;
    signal layer2_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_31 : STD_LOGIC;
    signal ap_channel_done_layer2_out_30 : STD_LOGIC;
    signal layer2_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_30 : STD_LOGIC;
    signal ap_channel_done_layer2_out_29 : STD_LOGIC;
    signal layer2_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_29 : STD_LOGIC;
    signal ap_channel_done_layer2_out_28 : STD_LOGIC;
    signal layer2_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_28 : STD_LOGIC;
    signal ap_channel_done_layer2_out_27 : STD_LOGIC;
    signal layer2_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_27 : STD_LOGIC;
    signal ap_channel_done_layer2_out_26 : STD_LOGIC;
    signal layer2_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_26 : STD_LOGIC;
    signal ap_channel_done_layer2_out_25 : STD_LOGIC;
    signal layer2_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_25 : STD_LOGIC;
    signal ap_channel_done_layer2_out_24 : STD_LOGIC;
    signal layer2_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_24 : STD_LOGIC;
    signal ap_channel_done_layer2_out_23 : STD_LOGIC;
    signal layer2_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_23 : STD_LOGIC;
    signal ap_channel_done_layer2_out_22 : STD_LOGIC;
    signal layer2_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_22 : STD_LOGIC;
    signal ap_channel_done_layer2_out_21 : STD_LOGIC;
    signal layer2_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_21 : STD_LOGIC;
    signal ap_channel_done_layer2_out_20 : STD_LOGIC;
    signal layer2_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_20 : STD_LOGIC;
    signal ap_channel_done_layer2_out_19 : STD_LOGIC;
    signal layer2_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_19 : STD_LOGIC;
    signal ap_channel_done_layer2_out_18 : STD_LOGIC;
    signal layer2_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_18 : STD_LOGIC;
    signal ap_channel_done_layer2_out_17 : STD_LOGIC;
    signal layer2_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_17 : STD_LOGIC;
    signal ap_channel_done_layer2_out_16 : STD_LOGIC;
    signal layer2_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_16 : STD_LOGIC;
    signal ap_channel_done_layer2_out_15 : STD_LOGIC;
    signal layer2_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_15 : STD_LOGIC;
    signal ap_channel_done_layer2_out_14 : STD_LOGIC;
    signal layer2_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_14 : STD_LOGIC;
    signal ap_channel_done_layer2_out_13 : STD_LOGIC;
    signal layer2_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_13 : STD_LOGIC;
    signal ap_channel_done_layer2_out_12 : STD_LOGIC;
    signal layer2_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_12 : STD_LOGIC;
    signal ap_channel_done_layer2_out_11 : STD_LOGIC;
    signal layer2_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_11 : STD_LOGIC;
    signal ap_channel_done_layer2_out_10 : STD_LOGIC;
    signal layer2_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_10 : STD_LOGIC;
    signal ap_channel_done_layer2_out_9 : STD_LOGIC;
    signal layer2_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_9 : STD_LOGIC;
    signal ap_channel_done_layer2_out_8 : STD_LOGIC;
    signal layer2_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_8 : STD_LOGIC;
    signal ap_channel_done_layer2_out_7 : STD_LOGIC;
    signal layer2_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_7 : STD_LOGIC;
    signal ap_channel_done_layer2_out_6 : STD_LOGIC;
    signal layer2_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_6 : STD_LOGIC;
    signal ap_channel_done_layer2_out_5 : STD_LOGIC;
    signal layer2_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_5 : STD_LOGIC;
    signal ap_channel_done_layer2_out_4 : STD_LOGIC;
    signal layer2_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_4 : STD_LOGIC;
    signal ap_channel_done_layer2_out_3 : STD_LOGIC;
    signal layer2_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_3 : STD_LOGIC;
    signal ap_channel_done_layer2_out_2 : STD_LOGIC;
    signal layer2_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_2 : STD_LOGIC;
    signal ap_channel_done_layer2_out_1 : STD_LOGIC;
    signal layer2_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_1 : STD_LOGIC;
    signal ap_channel_done_layer2_out : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_channel_done_layer4_out_31 : STD_LOGIC;
    signal layer4_out_31_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_31 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_31 : STD_LOGIC;
    signal ap_channel_done_layer4_out_30 : STD_LOGIC;
    signal layer4_out_30_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_30 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_30 : STD_LOGIC;
    signal ap_channel_done_layer4_out_29 : STD_LOGIC;
    signal layer4_out_29_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_29 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_29 : STD_LOGIC;
    signal ap_channel_done_layer4_out_28 : STD_LOGIC;
    signal layer4_out_28_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_28 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_28 : STD_LOGIC;
    signal ap_channel_done_layer4_out_27 : STD_LOGIC;
    signal layer4_out_27_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_27 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_27 : STD_LOGIC;
    signal ap_channel_done_layer4_out_26 : STD_LOGIC;
    signal layer4_out_26_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_26 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_26 : STD_LOGIC;
    signal ap_channel_done_layer4_out_25 : STD_LOGIC;
    signal layer4_out_25_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_25 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_25 : STD_LOGIC;
    signal ap_channel_done_layer4_out_24 : STD_LOGIC;
    signal layer4_out_24_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_24 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_24 : STD_LOGIC;
    signal ap_channel_done_layer4_out_23 : STD_LOGIC;
    signal layer4_out_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_23 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_23 : STD_LOGIC;
    signal ap_channel_done_layer4_out_22 : STD_LOGIC;
    signal layer4_out_22_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_22 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_22 : STD_LOGIC;
    signal ap_channel_done_layer4_out_21 : STD_LOGIC;
    signal layer4_out_21_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_21 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_21 : STD_LOGIC;
    signal ap_channel_done_layer4_out_20 : STD_LOGIC;
    signal layer4_out_20_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_20 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_20 : STD_LOGIC;
    signal ap_channel_done_layer4_out_19 : STD_LOGIC;
    signal layer4_out_19_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_19 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_19 : STD_LOGIC;
    signal ap_channel_done_layer4_out_18 : STD_LOGIC;
    signal layer4_out_18_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_18 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_18 : STD_LOGIC;
    signal ap_channel_done_layer4_out_17 : STD_LOGIC;
    signal layer4_out_17_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_17 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_17 : STD_LOGIC;
    signal ap_channel_done_layer4_out_16 : STD_LOGIC;
    signal layer4_out_16_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_16 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_16 : STD_LOGIC;
    signal ap_channel_done_layer4_out_15 : STD_LOGIC;
    signal layer4_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_15 : STD_LOGIC;
    signal ap_channel_done_layer4_out_14 : STD_LOGIC;
    signal layer4_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_14 : STD_LOGIC;
    signal ap_channel_done_layer4_out_13 : STD_LOGIC;
    signal layer4_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_13 : STD_LOGIC;
    signal ap_channel_done_layer4_out_12 : STD_LOGIC;
    signal layer4_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_12 : STD_LOGIC;
    signal ap_channel_done_layer4_out_11 : STD_LOGIC;
    signal layer4_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_11 : STD_LOGIC;
    signal ap_channel_done_layer4_out_10 : STD_LOGIC;
    signal layer4_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_10 : STD_LOGIC;
    signal ap_channel_done_layer4_out_9 : STD_LOGIC;
    signal layer4_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_9 : STD_LOGIC;
    signal ap_channel_done_layer4_out_8 : STD_LOGIC;
    signal layer4_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_8 : STD_LOGIC;
    signal ap_channel_done_layer4_out_7 : STD_LOGIC;
    signal layer4_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_7 : STD_LOGIC;
    signal ap_channel_done_layer4_out_6 : STD_LOGIC;
    signal layer4_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_6 : STD_LOGIC;
    signal ap_channel_done_layer4_out_5 : STD_LOGIC;
    signal layer4_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_5 : STD_LOGIC;
    signal ap_channel_done_layer4_out_4 : STD_LOGIC;
    signal layer4_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_4 : STD_LOGIC;
    signal ap_channel_done_layer4_out_3 : STD_LOGIC;
    signal layer4_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_3 : STD_LOGIC;
    signal ap_channel_done_layer4_out_2 : STD_LOGIC;
    signal layer4_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_2 : STD_LOGIC;
    signal ap_channel_done_layer4_out_1 : STD_LOGIC;
    signal layer4_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_1 : STD_LOGIC;
    signal ap_channel_done_layer4_out : STD_LOGIC;
    signal layer4_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_layer5_out_15 : STD_LOGIC;
    signal layer5_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_15 : STD_LOGIC;
    signal ap_channel_done_layer5_out_14 : STD_LOGIC;
    signal layer5_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_14 : STD_LOGIC;
    signal ap_channel_done_layer5_out_13 : STD_LOGIC;
    signal layer5_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_13 : STD_LOGIC;
    signal ap_channel_done_layer5_out_12 : STD_LOGIC;
    signal layer5_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_12 : STD_LOGIC;
    signal ap_channel_done_layer5_out_11 : STD_LOGIC;
    signal layer5_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_11 : STD_LOGIC;
    signal ap_channel_done_layer5_out_10 : STD_LOGIC;
    signal layer5_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_10 : STD_LOGIC;
    signal ap_channel_done_layer5_out_9 : STD_LOGIC;
    signal layer5_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_9 : STD_LOGIC;
    signal ap_channel_done_layer5_out_8 : STD_LOGIC;
    signal layer5_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_8 : STD_LOGIC;
    signal ap_channel_done_layer5_out_7 : STD_LOGIC;
    signal layer5_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_7 : STD_LOGIC;
    signal ap_channel_done_layer5_out_6 : STD_LOGIC;
    signal layer5_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_6 : STD_LOGIC;
    signal ap_channel_done_layer5_out_5 : STD_LOGIC;
    signal layer5_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_5 : STD_LOGIC;
    signal ap_channel_done_layer5_out_4 : STD_LOGIC;
    signal layer5_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_4 : STD_LOGIC;
    signal ap_channel_done_layer5_out_3 : STD_LOGIC;
    signal layer5_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_3 : STD_LOGIC;
    signal ap_channel_done_layer5_out_2 : STD_LOGIC;
    signal layer5_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_2 : STD_LOGIC;
    signal ap_channel_done_layer5_out_1 : STD_LOGIC;
    signal layer5_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_1 : STD_LOGIC;
    signal ap_channel_done_layer5_out : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_channel_done_layer7_out_15 : STD_LOGIC;
    signal layer7_out_15_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_15 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_15 : STD_LOGIC;
    signal ap_channel_done_layer7_out_14 : STD_LOGIC;
    signal layer7_out_14_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_14 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_14 : STD_LOGIC;
    signal ap_channel_done_layer7_out_13 : STD_LOGIC;
    signal layer7_out_13_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_13 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_13 : STD_LOGIC;
    signal ap_channel_done_layer7_out_12 : STD_LOGIC;
    signal layer7_out_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_12 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_12 : STD_LOGIC;
    signal ap_channel_done_layer7_out_11 : STD_LOGIC;
    signal layer7_out_11_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_11 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_11 : STD_LOGIC;
    signal ap_channel_done_layer7_out_10 : STD_LOGIC;
    signal layer7_out_10_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_10 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_10 : STD_LOGIC;
    signal ap_channel_done_layer7_out_9 : STD_LOGIC;
    signal layer7_out_9_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_9 : STD_LOGIC;
    signal ap_channel_done_layer7_out_8 : STD_LOGIC;
    signal layer7_out_8_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_8 : STD_LOGIC;
    signal ap_channel_done_layer7_out_7 : STD_LOGIC;
    signal layer7_out_7_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_7 : STD_LOGIC;
    signal ap_channel_done_layer7_out_6 : STD_LOGIC;
    signal layer7_out_6_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_6 : STD_LOGIC;
    signal ap_channel_done_layer7_out_5 : STD_LOGIC;
    signal layer7_out_5_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_5 : STD_LOGIC;
    signal ap_channel_done_layer7_out_4 : STD_LOGIC;
    signal layer7_out_4_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_4 : STD_LOGIC;
    signal ap_channel_done_layer7_out_3 : STD_LOGIC;
    signal layer7_out_3_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_3 : STD_LOGIC;
    signal ap_channel_done_layer7_out_2 : STD_LOGIC;
    signal layer7_out_2_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_2 : STD_LOGIC;
    signal ap_channel_done_layer7_out_1 : STD_LOGIC;
    signal layer7_out_1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_1 : STD_LOGIC;
    signal ap_channel_done_layer7_out : STD_LOGIC;
    signal layer7_out_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0_ap_vld : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1_ap_vld : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2_ap_vld : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer2_out_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_1_empty_n : STD_LOGIC;
    signal layer2_out_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_2_empty_n : STD_LOGIC;
    signal layer2_out_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_3_empty_n : STD_LOGIC;
    signal layer2_out_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_4_empty_n : STD_LOGIC;
    signal layer2_out_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_5_empty_n : STD_LOGIC;
    signal layer2_out_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_6_empty_n : STD_LOGIC;
    signal layer2_out_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_7_empty_n : STD_LOGIC;
    signal layer2_out_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_8_empty_n : STD_LOGIC;
    signal layer2_out_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_9_empty_n : STD_LOGIC;
    signal layer2_out_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_10_empty_n : STD_LOGIC;
    signal layer2_out_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_11_empty_n : STD_LOGIC;
    signal layer2_out_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_12_empty_n : STD_LOGIC;
    signal layer2_out_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_13_empty_n : STD_LOGIC;
    signal layer2_out_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_14_empty_n : STD_LOGIC;
    signal layer2_out_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_15_empty_n : STD_LOGIC;
    signal layer2_out_16_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_16_empty_n : STD_LOGIC;
    signal layer2_out_17_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_17_empty_n : STD_LOGIC;
    signal layer2_out_18_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_18_empty_n : STD_LOGIC;
    signal layer2_out_19_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_19_empty_n : STD_LOGIC;
    signal layer2_out_20_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_20_empty_n : STD_LOGIC;
    signal layer2_out_21_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_21_empty_n : STD_LOGIC;
    signal layer2_out_22_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_22_empty_n : STD_LOGIC;
    signal layer2_out_23_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_23_empty_n : STD_LOGIC;
    signal layer2_out_24_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_24_empty_n : STD_LOGIC;
    signal layer2_out_25_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_25_empty_n : STD_LOGIC;
    signal layer2_out_26_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_26_empty_n : STD_LOGIC;
    signal layer2_out_27_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_27_empty_n : STD_LOGIC;
    signal layer2_out_28_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_28_empty_n : STD_LOGIC;
    signal layer2_out_29_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_29_empty_n : STD_LOGIC;
    signal layer2_out_30_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_30_empty_n : STD_LOGIC;
    signal layer2_out_31_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer2_out_31_empty_n : STD_LOGIC;
    signal layer4_out_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_empty_n : STD_LOGIC;
    signal layer4_out_1_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_1_empty_n : STD_LOGIC;
    signal layer4_out_2_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_2_empty_n : STD_LOGIC;
    signal layer4_out_3_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_3_empty_n : STD_LOGIC;
    signal layer4_out_4_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_4_empty_n : STD_LOGIC;
    signal layer4_out_5_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_5_empty_n : STD_LOGIC;
    signal layer4_out_6_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_6_empty_n : STD_LOGIC;
    signal layer4_out_7_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_7_empty_n : STD_LOGIC;
    signal layer4_out_8_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_8_empty_n : STD_LOGIC;
    signal layer4_out_9_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_9_empty_n : STD_LOGIC;
    signal layer4_out_10_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_10_empty_n : STD_LOGIC;
    signal layer4_out_11_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_11_empty_n : STD_LOGIC;
    signal layer4_out_12_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_12_empty_n : STD_LOGIC;
    signal layer4_out_13_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_13_empty_n : STD_LOGIC;
    signal layer4_out_14_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_14_empty_n : STD_LOGIC;
    signal layer4_out_15_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_15_empty_n : STD_LOGIC;
    signal layer4_out_16_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_16_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_16_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_16_empty_n : STD_LOGIC;
    signal layer4_out_17_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_17_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_17_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_17_empty_n : STD_LOGIC;
    signal layer4_out_18_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_18_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_18_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_18_empty_n : STD_LOGIC;
    signal layer4_out_19_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_19_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_19_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_19_empty_n : STD_LOGIC;
    signal layer4_out_20_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_20_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_20_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_20_empty_n : STD_LOGIC;
    signal layer4_out_21_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_21_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_21_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_21_empty_n : STD_LOGIC;
    signal layer4_out_22_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_22_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_22_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_22_empty_n : STD_LOGIC;
    signal layer4_out_23_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_23_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_23_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_23_empty_n : STD_LOGIC;
    signal layer4_out_24_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_24_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_24_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_24_empty_n : STD_LOGIC;
    signal layer4_out_25_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_25_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_25_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_25_empty_n : STD_LOGIC;
    signal layer4_out_26_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_26_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_26_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_26_empty_n : STD_LOGIC;
    signal layer4_out_27_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_27_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_27_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_27_empty_n : STD_LOGIC;
    signal layer4_out_28_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_28_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_28_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_28_empty_n : STD_LOGIC;
    signal layer4_out_29_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_29_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_29_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_29_empty_n : STD_LOGIC;
    signal layer4_out_30_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_30_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_30_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_30_empty_n : STD_LOGIC;
    signal layer4_out_31_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_31_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_31_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer4_out_31_empty_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer5_out_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_1_empty_n : STD_LOGIC;
    signal layer5_out_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_2_empty_n : STD_LOGIC;
    signal layer5_out_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_3_empty_n : STD_LOGIC;
    signal layer5_out_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_4_empty_n : STD_LOGIC;
    signal layer5_out_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_5_empty_n : STD_LOGIC;
    signal layer5_out_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_6_empty_n : STD_LOGIC;
    signal layer5_out_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_7_empty_n : STD_LOGIC;
    signal layer5_out_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_8_empty_n : STD_LOGIC;
    signal layer5_out_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_9_empty_n : STD_LOGIC;
    signal layer5_out_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_10_empty_n : STD_LOGIC;
    signal layer5_out_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_11_empty_n : STD_LOGIC;
    signal layer5_out_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_12_empty_n : STD_LOGIC;
    signal layer5_out_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_13_empty_n : STD_LOGIC;
    signal layer5_out_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_14_empty_n : STD_LOGIC;
    signal layer5_out_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer5_out_15_empty_n : STD_LOGIC;
    signal layer7_out_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_empty_n : STD_LOGIC;
    signal layer7_out_1_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_1_empty_n : STD_LOGIC;
    signal layer7_out_2_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_2_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_2_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_2_empty_n : STD_LOGIC;
    signal layer7_out_3_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_3_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_3_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_3_empty_n : STD_LOGIC;
    signal layer7_out_4_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_4_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_4_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_4_empty_n : STD_LOGIC;
    signal layer7_out_5_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_5_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_5_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_5_empty_n : STD_LOGIC;
    signal layer7_out_6_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_6_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_6_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_6_empty_n : STD_LOGIC;
    signal layer7_out_7_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_7_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_7_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_7_empty_n : STD_LOGIC;
    signal layer7_out_8_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_8_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_8_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_8_empty_n : STD_LOGIC;
    signal layer7_out_9_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_9_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_9_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_9_empty_n : STD_LOGIC;
    signal layer7_out_10_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_10_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_10_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_10_empty_n : STD_LOGIC;
    signal layer7_out_11_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_11_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_11_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_11_empty_n : STD_LOGIC;
    signal layer7_out_12_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_12_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_12_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_12_empty_n : STD_LOGIC;
    signal layer7_out_13_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_13_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_13_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_13_empty_n : STD_LOGIC;
    signal layer7_out_14_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_14_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_14_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_14_empty_n : STD_LOGIC;
    signal layer7_out_15_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_15_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_15_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer7_out_15_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inputs : IN STD_LOGIC_VECTOR (1823 downto 0);
        inputs_ap_vld : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (30 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (30 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (30 downto 0);
        layer8_out_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer8_out_0_ap_vld : OUT STD_LOGIC;
        layer8_out_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer8_out_1_ap_vld : OUT STD_LOGIC;
        layer8_out_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer8_out_2_ap_vld : OUT STD_LOGIC );
    end component;


    component myproject_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w31_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (30 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (30 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 : component myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start,
        ap_done => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready,
        inputs => inputs,
        inputs_ap_vld => inputs_ap_vld,
        ap_return_0 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4,
        ap_return_5 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5,
        ap_return_6 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6,
        ap_return_7 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7,
        ap_return_8 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8,
        ap_return_9 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9,
        ap_return_10 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10,
        ap_return_11 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11,
        ap_return_12 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12,
        ap_return_13 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13,
        ap_return_14 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14,
        ap_return_15 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15,
        ap_return_16 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16,
        ap_return_17 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17,
        ap_return_18 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18,
        ap_return_19 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19,
        ap_return_20 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20,
        ap_return_21 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21,
        ap_return_22 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22,
        ap_return_23 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23,
        ap_return_24 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24,
        ap_return_25 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25,
        ap_return_26 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26,
        ap_return_27 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27,
        ap_return_28 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28,
        ap_return_29 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29,
        ap_return_30 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30,
        ap_return_31 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31);

    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0 : component myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start,
        ap_done => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done,
        ap_continue => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue,
        ap_idle => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle,
        ap_ready => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready,
        p_read => layer2_out_dout,
        p_read1 => layer2_out_1_dout,
        p_read2 => layer2_out_2_dout,
        p_read3 => layer2_out_3_dout,
        p_read4 => layer2_out_4_dout,
        p_read5 => layer2_out_5_dout,
        p_read6 => layer2_out_6_dout,
        p_read7 => layer2_out_7_dout,
        p_read8 => layer2_out_8_dout,
        p_read9 => layer2_out_9_dout,
        p_read10 => layer2_out_10_dout,
        p_read11 => layer2_out_11_dout,
        p_read12 => layer2_out_12_dout,
        p_read13 => layer2_out_13_dout,
        p_read14 => layer2_out_14_dout,
        p_read15 => layer2_out_15_dout,
        p_read16 => layer2_out_16_dout,
        p_read17 => layer2_out_17_dout,
        p_read18 => layer2_out_18_dout,
        p_read19 => layer2_out_19_dout,
        p_read20 => layer2_out_20_dout,
        p_read21 => layer2_out_21_dout,
        p_read22 => layer2_out_22_dout,
        p_read23 => layer2_out_23_dout,
        p_read24 => layer2_out_24_dout,
        p_read25 => layer2_out_25_dout,
        p_read26 => layer2_out_26_dout,
        p_read27 => layer2_out_27_dout,
        p_read28 => layer2_out_28_dout,
        p_read29 => layer2_out_29_dout,
        p_read30 => layer2_out_30_dout,
        p_read31 => layer2_out_31_dout,
        ap_return_0 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23,
        ap_return_24 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24,
        ap_return_25 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25,
        ap_return_26 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26,
        ap_return_27 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27,
        ap_return_28 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28,
        ap_return_29 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29,
        ap_return_30 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30,
        ap_return_31 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31);

    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 : component myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start,
        ap_done => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready,
        p_read => layer4_out_dout,
        p_read1 => layer4_out_1_dout,
        p_read2 => layer4_out_2_dout,
        p_read3 => layer4_out_3_dout,
        p_read4 => layer4_out_4_dout,
        p_read5 => layer4_out_5_dout,
        p_read6 => layer4_out_6_dout,
        p_read7 => layer4_out_7_dout,
        p_read8 => layer4_out_8_dout,
        p_read9 => layer4_out_9_dout,
        p_read10 => layer4_out_10_dout,
        p_read11 => layer4_out_11_dout,
        p_read12 => layer4_out_12_dout,
        p_read13 => layer4_out_13_dout,
        p_read14 => layer4_out_14_dout,
        p_read15 => layer4_out_15_dout,
        p_read16 => layer4_out_16_dout,
        p_read17 => layer4_out_17_dout,
        p_read18 => layer4_out_18_dout,
        p_read19 => layer4_out_19_dout,
        p_read20 => layer4_out_20_dout,
        p_read21 => layer4_out_21_dout,
        p_read22 => layer4_out_22_dout,
        p_read23 => layer4_out_23_dout,
        p_read24 => layer4_out_24_dout,
        p_read25 => layer4_out_25_dout,
        p_read26 => layer4_out_26_dout,
        p_read27 => layer4_out_27_dout,
        p_read28 => layer4_out_28_dout,
        p_read29 => layer4_out_29_dout,
        p_read30 => layer4_out_30_dout,
        p_read31 => layer4_out_31_dout,
        ap_return_0 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4,
        ap_return_5 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5,
        ap_return_6 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6,
        ap_return_7 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7,
        ap_return_8 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8,
        ap_return_9 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9,
        ap_return_10 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10,
        ap_return_11 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11,
        ap_return_12 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12,
        ap_return_13 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13,
        ap_return_14 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14,
        ap_return_15 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15);

    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0 : component myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start,
        ap_done => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done,
        ap_continue => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue,
        ap_idle => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle,
        ap_ready => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready,
        p_read => layer5_out_dout,
        p_read1 => layer5_out_1_dout,
        p_read2 => layer5_out_2_dout,
        p_read3 => layer5_out_3_dout,
        p_read4 => layer5_out_4_dout,
        p_read5 => layer5_out_5_dout,
        p_read6 => layer5_out_6_dout,
        p_read7 => layer5_out_7_dout,
        p_read8 => layer5_out_8_dout,
        p_read9 => layer5_out_9_dout,
        p_read10 => layer5_out_10_dout,
        p_read11 => layer5_out_11_dout,
        p_read12 => layer5_out_12_dout,
        p_read13 => layer5_out_13_dout,
        p_read14 => layer5_out_14_dout,
        p_read15 => layer5_out_15_dout,
        ap_return_0 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15);

    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0 : component myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start,
        ap_done => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready,
        p_read => layer7_out_dout,
        p_read1 => layer7_out_1_dout,
        p_read2 => layer7_out_2_dout,
        p_read3 => layer7_out_3_dout,
        p_read4 => layer7_out_4_dout,
        p_read5 => layer7_out_5_dout,
        p_read6 => layer7_out_6_dout,
        p_read7 => layer7_out_7_dout,
        p_read8 => layer7_out_8_dout,
        p_read9 => layer7_out_9_dout,
        p_read10 => layer7_out_10_dout,
        p_read11 => layer7_out_11_dout,
        p_read12 => layer7_out_12_dout,
        p_read13 => layer7_out_13_dout,
        p_read14 => layer7_out_14_dout,
        p_read15 => layer7_out_15_dout,
        layer8_out_0 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0,
        layer8_out_0_ap_vld => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0_ap_vld,
        layer8_out_1 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1,
        layer8_out_1_ap_vld => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1_ap_vld,
        layer8_out_2 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2,
        layer8_out_2_ap_vld => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2_ap_vld);

    layer2_out_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0,
        if_full_n => layer2_out_full_n,
        if_write => ap_channel_done_layer2_out,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_1_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1,
        if_full_n => layer2_out_1_full_n,
        if_write => ap_channel_done_layer2_out_1,
        if_dout => layer2_out_1_dout,
        if_num_data_valid => layer2_out_1_num_data_valid,
        if_fifo_cap => layer2_out_1_fifo_cap,
        if_empty_n => layer2_out_1_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_2_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2,
        if_full_n => layer2_out_2_full_n,
        if_write => ap_channel_done_layer2_out_2,
        if_dout => layer2_out_2_dout,
        if_num_data_valid => layer2_out_2_num_data_valid,
        if_fifo_cap => layer2_out_2_fifo_cap,
        if_empty_n => layer2_out_2_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_3_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3,
        if_full_n => layer2_out_3_full_n,
        if_write => ap_channel_done_layer2_out_3,
        if_dout => layer2_out_3_dout,
        if_num_data_valid => layer2_out_3_num_data_valid,
        if_fifo_cap => layer2_out_3_fifo_cap,
        if_empty_n => layer2_out_3_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_4_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4,
        if_full_n => layer2_out_4_full_n,
        if_write => ap_channel_done_layer2_out_4,
        if_dout => layer2_out_4_dout,
        if_num_data_valid => layer2_out_4_num_data_valid,
        if_fifo_cap => layer2_out_4_fifo_cap,
        if_empty_n => layer2_out_4_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_5_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5,
        if_full_n => layer2_out_5_full_n,
        if_write => ap_channel_done_layer2_out_5,
        if_dout => layer2_out_5_dout,
        if_num_data_valid => layer2_out_5_num_data_valid,
        if_fifo_cap => layer2_out_5_fifo_cap,
        if_empty_n => layer2_out_5_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_6_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6,
        if_full_n => layer2_out_6_full_n,
        if_write => ap_channel_done_layer2_out_6,
        if_dout => layer2_out_6_dout,
        if_num_data_valid => layer2_out_6_num_data_valid,
        if_fifo_cap => layer2_out_6_fifo_cap,
        if_empty_n => layer2_out_6_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_7_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7,
        if_full_n => layer2_out_7_full_n,
        if_write => ap_channel_done_layer2_out_7,
        if_dout => layer2_out_7_dout,
        if_num_data_valid => layer2_out_7_num_data_valid,
        if_fifo_cap => layer2_out_7_fifo_cap,
        if_empty_n => layer2_out_7_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_8_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8,
        if_full_n => layer2_out_8_full_n,
        if_write => ap_channel_done_layer2_out_8,
        if_dout => layer2_out_8_dout,
        if_num_data_valid => layer2_out_8_num_data_valid,
        if_fifo_cap => layer2_out_8_fifo_cap,
        if_empty_n => layer2_out_8_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_9_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9,
        if_full_n => layer2_out_9_full_n,
        if_write => ap_channel_done_layer2_out_9,
        if_dout => layer2_out_9_dout,
        if_num_data_valid => layer2_out_9_num_data_valid,
        if_fifo_cap => layer2_out_9_fifo_cap,
        if_empty_n => layer2_out_9_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_10_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10,
        if_full_n => layer2_out_10_full_n,
        if_write => ap_channel_done_layer2_out_10,
        if_dout => layer2_out_10_dout,
        if_num_data_valid => layer2_out_10_num_data_valid,
        if_fifo_cap => layer2_out_10_fifo_cap,
        if_empty_n => layer2_out_10_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_11_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11,
        if_full_n => layer2_out_11_full_n,
        if_write => ap_channel_done_layer2_out_11,
        if_dout => layer2_out_11_dout,
        if_num_data_valid => layer2_out_11_num_data_valid,
        if_fifo_cap => layer2_out_11_fifo_cap,
        if_empty_n => layer2_out_11_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_12_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12,
        if_full_n => layer2_out_12_full_n,
        if_write => ap_channel_done_layer2_out_12,
        if_dout => layer2_out_12_dout,
        if_num_data_valid => layer2_out_12_num_data_valid,
        if_fifo_cap => layer2_out_12_fifo_cap,
        if_empty_n => layer2_out_12_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_13_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13,
        if_full_n => layer2_out_13_full_n,
        if_write => ap_channel_done_layer2_out_13,
        if_dout => layer2_out_13_dout,
        if_num_data_valid => layer2_out_13_num_data_valid,
        if_fifo_cap => layer2_out_13_fifo_cap,
        if_empty_n => layer2_out_13_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_14_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14,
        if_full_n => layer2_out_14_full_n,
        if_write => ap_channel_done_layer2_out_14,
        if_dout => layer2_out_14_dout,
        if_num_data_valid => layer2_out_14_num_data_valid,
        if_fifo_cap => layer2_out_14_fifo_cap,
        if_empty_n => layer2_out_14_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_15_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15,
        if_full_n => layer2_out_15_full_n,
        if_write => ap_channel_done_layer2_out_15,
        if_dout => layer2_out_15_dout,
        if_num_data_valid => layer2_out_15_num_data_valid,
        if_fifo_cap => layer2_out_15_fifo_cap,
        if_empty_n => layer2_out_15_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_16_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16,
        if_full_n => layer2_out_16_full_n,
        if_write => ap_channel_done_layer2_out_16,
        if_dout => layer2_out_16_dout,
        if_num_data_valid => layer2_out_16_num_data_valid,
        if_fifo_cap => layer2_out_16_fifo_cap,
        if_empty_n => layer2_out_16_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_17_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17,
        if_full_n => layer2_out_17_full_n,
        if_write => ap_channel_done_layer2_out_17,
        if_dout => layer2_out_17_dout,
        if_num_data_valid => layer2_out_17_num_data_valid,
        if_fifo_cap => layer2_out_17_fifo_cap,
        if_empty_n => layer2_out_17_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_18_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18,
        if_full_n => layer2_out_18_full_n,
        if_write => ap_channel_done_layer2_out_18,
        if_dout => layer2_out_18_dout,
        if_num_data_valid => layer2_out_18_num_data_valid,
        if_fifo_cap => layer2_out_18_fifo_cap,
        if_empty_n => layer2_out_18_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_19_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19,
        if_full_n => layer2_out_19_full_n,
        if_write => ap_channel_done_layer2_out_19,
        if_dout => layer2_out_19_dout,
        if_num_data_valid => layer2_out_19_num_data_valid,
        if_fifo_cap => layer2_out_19_fifo_cap,
        if_empty_n => layer2_out_19_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_20_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20,
        if_full_n => layer2_out_20_full_n,
        if_write => ap_channel_done_layer2_out_20,
        if_dout => layer2_out_20_dout,
        if_num_data_valid => layer2_out_20_num_data_valid,
        if_fifo_cap => layer2_out_20_fifo_cap,
        if_empty_n => layer2_out_20_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_21_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21,
        if_full_n => layer2_out_21_full_n,
        if_write => ap_channel_done_layer2_out_21,
        if_dout => layer2_out_21_dout,
        if_num_data_valid => layer2_out_21_num_data_valid,
        if_fifo_cap => layer2_out_21_fifo_cap,
        if_empty_n => layer2_out_21_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_22_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22,
        if_full_n => layer2_out_22_full_n,
        if_write => ap_channel_done_layer2_out_22,
        if_dout => layer2_out_22_dout,
        if_num_data_valid => layer2_out_22_num_data_valid,
        if_fifo_cap => layer2_out_22_fifo_cap,
        if_empty_n => layer2_out_22_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_23_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23,
        if_full_n => layer2_out_23_full_n,
        if_write => ap_channel_done_layer2_out_23,
        if_dout => layer2_out_23_dout,
        if_num_data_valid => layer2_out_23_num_data_valid,
        if_fifo_cap => layer2_out_23_fifo_cap,
        if_empty_n => layer2_out_23_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_24_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24,
        if_full_n => layer2_out_24_full_n,
        if_write => ap_channel_done_layer2_out_24,
        if_dout => layer2_out_24_dout,
        if_num_data_valid => layer2_out_24_num_data_valid,
        if_fifo_cap => layer2_out_24_fifo_cap,
        if_empty_n => layer2_out_24_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_25_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25,
        if_full_n => layer2_out_25_full_n,
        if_write => ap_channel_done_layer2_out_25,
        if_dout => layer2_out_25_dout,
        if_num_data_valid => layer2_out_25_num_data_valid,
        if_fifo_cap => layer2_out_25_fifo_cap,
        if_empty_n => layer2_out_25_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_26_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26,
        if_full_n => layer2_out_26_full_n,
        if_write => ap_channel_done_layer2_out_26,
        if_dout => layer2_out_26_dout,
        if_num_data_valid => layer2_out_26_num_data_valid,
        if_fifo_cap => layer2_out_26_fifo_cap,
        if_empty_n => layer2_out_26_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_27_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27,
        if_full_n => layer2_out_27_full_n,
        if_write => ap_channel_done_layer2_out_27,
        if_dout => layer2_out_27_dout,
        if_num_data_valid => layer2_out_27_num_data_valid,
        if_fifo_cap => layer2_out_27_fifo_cap,
        if_empty_n => layer2_out_27_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_28_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28,
        if_full_n => layer2_out_28_full_n,
        if_write => ap_channel_done_layer2_out_28,
        if_dout => layer2_out_28_dout,
        if_num_data_valid => layer2_out_28_num_data_valid,
        if_fifo_cap => layer2_out_28_fifo_cap,
        if_empty_n => layer2_out_28_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_29_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29,
        if_full_n => layer2_out_29_full_n,
        if_write => ap_channel_done_layer2_out_29,
        if_dout => layer2_out_29_dout,
        if_num_data_valid => layer2_out_29_num_data_valid,
        if_fifo_cap => layer2_out_29_fifo_cap,
        if_empty_n => layer2_out_29_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_30_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30,
        if_full_n => layer2_out_30_full_n,
        if_write => ap_channel_done_layer2_out_30,
        if_dout => layer2_out_30_dout,
        if_num_data_valid => layer2_out_30_num_data_valid,
        if_fifo_cap => layer2_out_30_fifo_cap,
        if_empty_n => layer2_out_30_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer2_out_31_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31,
        if_full_n => layer2_out_31_full_n,
        if_write => ap_channel_done_layer2_out_31,
        if_dout => layer2_out_31_dout,
        if_num_data_valid => layer2_out_31_num_data_valid,
        if_fifo_cap => layer2_out_31_fifo_cap,
        if_empty_n => layer2_out_31_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_ready);

    layer4_out_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_0,
        if_full_n => layer4_out_full_n,
        if_write => ap_channel_done_layer4_out,
        if_dout => layer4_out_dout,
        if_num_data_valid => layer4_out_num_data_valid,
        if_fifo_cap => layer4_out_fifo_cap,
        if_empty_n => layer4_out_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_1_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_1,
        if_full_n => layer4_out_1_full_n,
        if_write => ap_channel_done_layer4_out_1,
        if_dout => layer4_out_1_dout,
        if_num_data_valid => layer4_out_1_num_data_valid,
        if_fifo_cap => layer4_out_1_fifo_cap,
        if_empty_n => layer4_out_1_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_2_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_2,
        if_full_n => layer4_out_2_full_n,
        if_write => ap_channel_done_layer4_out_2,
        if_dout => layer4_out_2_dout,
        if_num_data_valid => layer4_out_2_num_data_valid,
        if_fifo_cap => layer4_out_2_fifo_cap,
        if_empty_n => layer4_out_2_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_3_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_3,
        if_full_n => layer4_out_3_full_n,
        if_write => ap_channel_done_layer4_out_3,
        if_dout => layer4_out_3_dout,
        if_num_data_valid => layer4_out_3_num_data_valid,
        if_fifo_cap => layer4_out_3_fifo_cap,
        if_empty_n => layer4_out_3_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_4_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_4,
        if_full_n => layer4_out_4_full_n,
        if_write => ap_channel_done_layer4_out_4,
        if_dout => layer4_out_4_dout,
        if_num_data_valid => layer4_out_4_num_data_valid,
        if_fifo_cap => layer4_out_4_fifo_cap,
        if_empty_n => layer4_out_4_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_5_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_5,
        if_full_n => layer4_out_5_full_n,
        if_write => ap_channel_done_layer4_out_5,
        if_dout => layer4_out_5_dout,
        if_num_data_valid => layer4_out_5_num_data_valid,
        if_fifo_cap => layer4_out_5_fifo_cap,
        if_empty_n => layer4_out_5_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_6_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_6,
        if_full_n => layer4_out_6_full_n,
        if_write => ap_channel_done_layer4_out_6,
        if_dout => layer4_out_6_dout,
        if_num_data_valid => layer4_out_6_num_data_valid,
        if_fifo_cap => layer4_out_6_fifo_cap,
        if_empty_n => layer4_out_6_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_7_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_7,
        if_full_n => layer4_out_7_full_n,
        if_write => ap_channel_done_layer4_out_7,
        if_dout => layer4_out_7_dout,
        if_num_data_valid => layer4_out_7_num_data_valid,
        if_fifo_cap => layer4_out_7_fifo_cap,
        if_empty_n => layer4_out_7_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_8_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_8,
        if_full_n => layer4_out_8_full_n,
        if_write => ap_channel_done_layer4_out_8,
        if_dout => layer4_out_8_dout,
        if_num_data_valid => layer4_out_8_num_data_valid,
        if_fifo_cap => layer4_out_8_fifo_cap,
        if_empty_n => layer4_out_8_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_9_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_9,
        if_full_n => layer4_out_9_full_n,
        if_write => ap_channel_done_layer4_out_9,
        if_dout => layer4_out_9_dout,
        if_num_data_valid => layer4_out_9_num_data_valid,
        if_fifo_cap => layer4_out_9_fifo_cap,
        if_empty_n => layer4_out_9_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_10_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_10,
        if_full_n => layer4_out_10_full_n,
        if_write => ap_channel_done_layer4_out_10,
        if_dout => layer4_out_10_dout,
        if_num_data_valid => layer4_out_10_num_data_valid,
        if_fifo_cap => layer4_out_10_fifo_cap,
        if_empty_n => layer4_out_10_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_11_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_11,
        if_full_n => layer4_out_11_full_n,
        if_write => ap_channel_done_layer4_out_11,
        if_dout => layer4_out_11_dout,
        if_num_data_valid => layer4_out_11_num_data_valid,
        if_fifo_cap => layer4_out_11_fifo_cap,
        if_empty_n => layer4_out_11_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_12_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_12,
        if_full_n => layer4_out_12_full_n,
        if_write => ap_channel_done_layer4_out_12,
        if_dout => layer4_out_12_dout,
        if_num_data_valid => layer4_out_12_num_data_valid,
        if_fifo_cap => layer4_out_12_fifo_cap,
        if_empty_n => layer4_out_12_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_13_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_13,
        if_full_n => layer4_out_13_full_n,
        if_write => ap_channel_done_layer4_out_13,
        if_dout => layer4_out_13_dout,
        if_num_data_valid => layer4_out_13_num_data_valid,
        if_fifo_cap => layer4_out_13_fifo_cap,
        if_empty_n => layer4_out_13_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_14_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_14,
        if_full_n => layer4_out_14_full_n,
        if_write => ap_channel_done_layer4_out_14,
        if_dout => layer4_out_14_dout,
        if_num_data_valid => layer4_out_14_num_data_valid,
        if_fifo_cap => layer4_out_14_fifo_cap,
        if_empty_n => layer4_out_14_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_15_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_15,
        if_full_n => layer4_out_15_full_n,
        if_write => ap_channel_done_layer4_out_15,
        if_dout => layer4_out_15_dout,
        if_num_data_valid => layer4_out_15_num_data_valid,
        if_fifo_cap => layer4_out_15_fifo_cap,
        if_empty_n => layer4_out_15_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_16_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_16,
        if_full_n => layer4_out_16_full_n,
        if_write => ap_channel_done_layer4_out_16,
        if_dout => layer4_out_16_dout,
        if_num_data_valid => layer4_out_16_num_data_valid,
        if_fifo_cap => layer4_out_16_fifo_cap,
        if_empty_n => layer4_out_16_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_17_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_17,
        if_full_n => layer4_out_17_full_n,
        if_write => ap_channel_done_layer4_out_17,
        if_dout => layer4_out_17_dout,
        if_num_data_valid => layer4_out_17_num_data_valid,
        if_fifo_cap => layer4_out_17_fifo_cap,
        if_empty_n => layer4_out_17_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_18_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_18,
        if_full_n => layer4_out_18_full_n,
        if_write => ap_channel_done_layer4_out_18,
        if_dout => layer4_out_18_dout,
        if_num_data_valid => layer4_out_18_num_data_valid,
        if_fifo_cap => layer4_out_18_fifo_cap,
        if_empty_n => layer4_out_18_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_19_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_19,
        if_full_n => layer4_out_19_full_n,
        if_write => ap_channel_done_layer4_out_19,
        if_dout => layer4_out_19_dout,
        if_num_data_valid => layer4_out_19_num_data_valid,
        if_fifo_cap => layer4_out_19_fifo_cap,
        if_empty_n => layer4_out_19_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_20_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_20,
        if_full_n => layer4_out_20_full_n,
        if_write => ap_channel_done_layer4_out_20,
        if_dout => layer4_out_20_dout,
        if_num_data_valid => layer4_out_20_num_data_valid,
        if_fifo_cap => layer4_out_20_fifo_cap,
        if_empty_n => layer4_out_20_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_21_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_21,
        if_full_n => layer4_out_21_full_n,
        if_write => ap_channel_done_layer4_out_21,
        if_dout => layer4_out_21_dout,
        if_num_data_valid => layer4_out_21_num_data_valid,
        if_fifo_cap => layer4_out_21_fifo_cap,
        if_empty_n => layer4_out_21_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_22_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_22,
        if_full_n => layer4_out_22_full_n,
        if_write => ap_channel_done_layer4_out_22,
        if_dout => layer4_out_22_dout,
        if_num_data_valid => layer4_out_22_num_data_valid,
        if_fifo_cap => layer4_out_22_fifo_cap,
        if_empty_n => layer4_out_22_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_23_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_23,
        if_full_n => layer4_out_23_full_n,
        if_write => ap_channel_done_layer4_out_23,
        if_dout => layer4_out_23_dout,
        if_num_data_valid => layer4_out_23_num_data_valid,
        if_fifo_cap => layer4_out_23_fifo_cap,
        if_empty_n => layer4_out_23_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_24_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_24,
        if_full_n => layer4_out_24_full_n,
        if_write => ap_channel_done_layer4_out_24,
        if_dout => layer4_out_24_dout,
        if_num_data_valid => layer4_out_24_num_data_valid,
        if_fifo_cap => layer4_out_24_fifo_cap,
        if_empty_n => layer4_out_24_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_25_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_25,
        if_full_n => layer4_out_25_full_n,
        if_write => ap_channel_done_layer4_out_25,
        if_dout => layer4_out_25_dout,
        if_num_data_valid => layer4_out_25_num_data_valid,
        if_fifo_cap => layer4_out_25_fifo_cap,
        if_empty_n => layer4_out_25_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_26_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_26,
        if_full_n => layer4_out_26_full_n,
        if_write => ap_channel_done_layer4_out_26,
        if_dout => layer4_out_26_dout,
        if_num_data_valid => layer4_out_26_num_data_valid,
        if_fifo_cap => layer4_out_26_fifo_cap,
        if_empty_n => layer4_out_26_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_27_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_27,
        if_full_n => layer4_out_27_full_n,
        if_write => ap_channel_done_layer4_out_27,
        if_dout => layer4_out_27_dout,
        if_num_data_valid => layer4_out_27_num_data_valid,
        if_fifo_cap => layer4_out_27_fifo_cap,
        if_empty_n => layer4_out_27_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_28_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_28,
        if_full_n => layer4_out_28_full_n,
        if_write => ap_channel_done_layer4_out_28,
        if_dout => layer4_out_28_dout,
        if_num_data_valid => layer4_out_28_num_data_valid,
        if_fifo_cap => layer4_out_28_fifo_cap,
        if_empty_n => layer4_out_28_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_29_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_29,
        if_full_n => layer4_out_29_full_n,
        if_write => ap_channel_done_layer4_out_29,
        if_dout => layer4_out_29_dout,
        if_num_data_valid => layer4_out_29_num_data_valid,
        if_fifo_cap => layer4_out_29_fifo_cap,
        if_empty_n => layer4_out_29_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_30_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_30,
        if_full_n => layer4_out_30_full_n,
        if_write => ap_channel_done_layer4_out_30,
        if_dout => layer4_out_30_dout,
        if_num_data_valid => layer4_out_30_num_data_valid,
        if_fifo_cap => layer4_out_30_fifo_cap,
        if_empty_n => layer4_out_30_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_31_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_return_31,
        if_full_n => layer4_out_31_full_n,
        if_write => ap_channel_done_layer4_out_31,
        if_dout => layer4_out_31_dout,
        if_num_data_valid => layer4_out_31_num_data_valid,
        if_fifo_cap => layer4_out_31_fifo_cap,
        if_empty_n => layer4_out_31_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer5_out_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0,
        if_full_n => layer5_out_full_n,
        if_write => ap_channel_done_layer5_out,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_1_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1,
        if_full_n => layer5_out_1_full_n,
        if_write => ap_channel_done_layer5_out_1,
        if_dout => layer5_out_1_dout,
        if_num_data_valid => layer5_out_1_num_data_valid,
        if_fifo_cap => layer5_out_1_fifo_cap,
        if_empty_n => layer5_out_1_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_2_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2,
        if_full_n => layer5_out_2_full_n,
        if_write => ap_channel_done_layer5_out_2,
        if_dout => layer5_out_2_dout,
        if_num_data_valid => layer5_out_2_num_data_valid,
        if_fifo_cap => layer5_out_2_fifo_cap,
        if_empty_n => layer5_out_2_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_3_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3,
        if_full_n => layer5_out_3_full_n,
        if_write => ap_channel_done_layer5_out_3,
        if_dout => layer5_out_3_dout,
        if_num_data_valid => layer5_out_3_num_data_valid,
        if_fifo_cap => layer5_out_3_fifo_cap,
        if_empty_n => layer5_out_3_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_4_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4,
        if_full_n => layer5_out_4_full_n,
        if_write => ap_channel_done_layer5_out_4,
        if_dout => layer5_out_4_dout,
        if_num_data_valid => layer5_out_4_num_data_valid,
        if_fifo_cap => layer5_out_4_fifo_cap,
        if_empty_n => layer5_out_4_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_5_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5,
        if_full_n => layer5_out_5_full_n,
        if_write => ap_channel_done_layer5_out_5,
        if_dout => layer5_out_5_dout,
        if_num_data_valid => layer5_out_5_num_data_valid,
        if_fifo_cap => layer5_out_5_fifo_cap,
        if_empty_n => layer5_out_5_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_6_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6,
        if_full_n => layer5_out_6_full_n,
        if_write => ap_channel_done_layer5_out_6,
        if_dout => layer5_out_6_dout,
        if_num_data_valid => layer5_out_6_num_data_valid,
        if_fifo_cap => layer5_out_6_fifo_cap,
        if_empty_n => layer5_out_6_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_7_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7,
        if_full_n => layer5_out_7_full_n,
        if_write => ap_channel_done_layer5_out_7,
        if_dout => layer5_out_7_dout,
        if_num_data_valid => layer5_out_7_num_data_valid,
        if_fifo_cap => layer5_out_7_fifo_cap,
        if_empty_n => layer5_out_7_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_8_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8,
        if_full_n => layer5_out_8_full_n,
        if_write => ap_channel_done_layer5_out_8,
        if_dout => layer5_out_8_dout,
        if_num_data_valid => layer5_out_8_num_data_valid,
        if_fifo_cap => layer5_out_8_fifo_cap,
        if_empty_n => layer5_out_8_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_9_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9,
        if_full_n => layer5_out_9_full_n,
        if_write => ap_channel_done_layer5_out_9,
        if_dout => layer5_out_9_dout,
        if_num_data_valid => layer5_out_9_num_data_valid,
        if_fifo_cap => layer5_out_9_fifo_cap,
        if_empty_n => layer5_out_9_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_10_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10,
        if_full_n => layer5_out_10_full_n,
        if_write => ap_channel_done_layer5_out_10,
        if_dout => layer5_out_10_dout,
        if_num_data_valid => layer5_out_10_num_data_valid,
        if_fifo_cap => layer5_out_10_fifo_cap,
        if_empty_n => layer5_out_10_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_11_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11,
        if_full_n => layer5_out_11_full_n,
        if_write => ap_channel_done_layer5_out_11,
        if_dout => layer5_out_11_dout,
        if_num_data_valid => layer5_out_11_num_data_valid,
        if_fifo_cap => layer5_out_11_fifo_cap,
        if_empty_n => layer5_out_11_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_12_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12,
        if_full_n => layer5_out_12_full_n,
        if_write => ap_channel_done_layer5_out_12,
        if_dout => layer5_out_12_dout,
        if_num_data_valid => layer5_out_12_num_data_valid,
        if_fifo_cap => layer5_out_12_fifo_cap,
        if_empty_n => layer5_out_12_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_13_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13,
        if_full_n => layer5_out_13_full_n,
        if_write => ap_channel_done_layer5_out_13,
        if_dout => layer5_out_13_dout,
        if_num_data_valid => layer5_out_13_num_data_valid,
        if_fifo_cap => layer5_out_13_fifo_cap,
        if_empty_n => layer5_out_13_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_14_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14,
        if_full_n => layer5_out_14_full_n,
        if_write => ap_channel_done_layer5_out_14,
        if_dout => layer5_out_14_dout,
        if_num_data_valid => layer5_out_14_num_data_valid,
        if_fifo_cap => layer5_out_14_fifo_cap,
        if_empty_n => layer5_out_14_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer5_out_15_U : component myproject_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15,
        if_full_n => layer5_out_15_full_n,
        if_write => ap_channel_done_layer5_out_15,
        if_dout => layer5_out_15_dout,
        if_num_data_valid => layer5_out_15_num_data_valid,
        if_fifo_cap => layer5_out_15_fifo_cap,
        if_empty_n => layer5_out_15_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_ready);

    layer7_out_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_0,
        if_full_n => layer7_out_full_n,
        if_write => ap_channel_done_layer7_out,
        if_dout => layer7_out_dout,
        if_num_data_valid => layer7_out_num_data_valid,
        if_fifo_cap => layer7_out_fifo_cap,
        if_empty_n => layer7_out_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_1_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_1,
        if_full_n => layer7_out_1_full_n,
        if_write => ap_channel_done_layer7_out_1,
        if_dout => layer7_out_1_dout,
        if_num_data_valid => layer7_out_1_num_data_valid,
        if_fifo_cap => layer7_out_1_fifo_cap,
        if_empty_n => layer7_out_1_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_2_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_2,
        if_full_n => layer7_out_2_full_n,
        if_write => ap_channel_done_layer7_out_2,
        if_dout => layer7_out_2_dout,
        if_num_data_valid => layer7_out_2_num_data_valid,
        if_fifo_cap => layer7_out_2_fifo_cap,
        if_empty_n => layer7_out_2_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_3_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_3,
        if_full_n => layer7_out_3_full_n,
        if_write => ap_channel_done_layer7_out_3,
        if_dout => layer7_out_3_dout,
        if_num_data_valid => layer7_out_3_num_data_valid,
        if_fifo_cap => layer7_out_3_fifo_cap,
        if_empty_n => layer7_out_3_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_4_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_4,
        if_full_n => layer7_out_4_full_n,
        if_write => ap_channel_done_layer7_out_4,
        if_dout => layer7_out_4_dout,
        if_num_data_valid => layer7_out_4_num_data_valid,
        if_fifo_cap => layer7_out_4_fifo_cap,
        if_empty_n => layer7_out_4_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_5_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_5,
        if_full_n => layer7_out_5_full_n,
        if_write => ap_channel_done_layer7_out_5,
        if_dout => layer7_out_5_dout,
        if_num_data_valid => layer7_out_5_num_data_valid,
        if_fifo_cap => layer7_out_5_fifo_cap,
        if_empty_n => layer7_out_5_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_6_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_6,
        if_full_n => layer7_out_6_full_n,
        if_write => ap_channel_done_layer7_out_6,
        if_dout => layer7_out_6_dout,
        if_num_data_valid => layer7_out_6_num_data_valid,
        if_fifo_cap => layer7_out_6_fifo_cap,
        if_empty_n => layer7_out_6_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_7_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_7,
        if_full_n => layer7_out_7_full_n,
        if_write => ap_channel_done_layer7_out_7,
        if_dout => layer7_out_7_dout,
        if_num_data_valid => layer7_out_7_num_data_valid,
        if_fifo_cap => layer7_out_7_fifo_cap,
        if_empty_n => layer7_out_7_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_8_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_8,
        if_full_n => layer7_out_8_full_n,
        if_write => ap_channel_done_layer7_out_8,
        if_dout => layer7_out_8_dout,
        if_num_data_valid => layer7_out_8_num_data_valid,
        if_fifo_cap => layer7_out_8_fifo_cap,
        if_empty_n => layer7_out_8_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_9_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_9,
        if_full_n => layer7_out_9_full_n,
        if_write => ap_channel_done_layer7_out_9,
        if_dout => layer7_out_9_dout,
        if_num_data_valid => layer7_out_9_num_data_valid,
        if_fifo_cap => layer7_out_9_fifo_cap,
        if_empty_n => layer7_out_9_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_10_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_10,
        if_full_n => layer7_out_10_full_n,
        if_write => ap_channel_done_layer7_out_10,
        if_dout => layer7_out_10_dout,
        if_num_data_valid => layer7_out_10_num_data_valid,
        if_fifo_cap => layer7_out_10_fifo_cap,
        if_empty_n => layer7_out_10_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_11_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_11,
        if_full_n => layer7_out_11_full_n,
        if_write => ap_channel_done_layer7_out_11,
        if_dout => layer7_out_11_dout,
        if_num_data_valid => layer7_out_11_num_data_valid,
        if_fifo_cap => layer7_out_11_fifo_cap,
        if_empty_n => layer7_out_11_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_12_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_12,
        if_full_n => layer7_out_12_full_n,
        if_write => ap_channel_done_layer7_out_12,
        if_dout => layer7_out_12_dout,
        if_num_data_valid => layer7_out_12_num_data_valid,
        if_fifo_cap => layer7_out_12_fifo_cap,
        if_empty_n => layer7_out_12_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_13_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_13,
        if_full_n => layer7_out_13_full_n,
        if_write => ap_channel_done_layer7_out_13,
        if_dout => layer7_out_13_dout,
        if_num_data_valid => layer7_out_13_num_data_valid,
        if_fifo_cap => layer7_out_13_fifo_cap,
        if_empty_n => layer7_out_13_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_14_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_14,
        if_full_n => layer7_out_14_full_n,
        if_write => ap_channel_done_layer7_out_14,
        if_dout => layer7_out_14_dout,
        if_num_data_valid => layer7_out_14_num_data_valid,
        if_fifo_cap => layer7_out_14_fifo_cap,
        if_empty_n => layer7_out_14_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_15_U : component myproject_fifo_w31_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_return_15,
        if_full_n => layer7_out_15_full_n,
        if_write => ap_channel_done_layer7_out_15,
        if_dout => layer7_out_15_dout,
        if_num_data_valid => layer7_out_15_num_data_valid,
        if_fifo_cap => layer7_out_15_fifo_cap,
        if_empty_n => layer7_out_15_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);





    ap_sync_reg_channel_write_layer2_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out <= ap_sync_channel_write_layer2_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_1 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_1 <= ap_sync_channel_write_layer2_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_10 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_10 <= ap_sync_channel_write_layer2_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_11 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_11 <= ap_sync_channel_write_layer2_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_12 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_12 <= ap_sync_channel_write_layer2_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_13 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_13 <= ap_sync_channel_write_layer2_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_14 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_14 <= ap_sync_channel_write_layer2_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_15 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_15 <= ap_sync_channel_write_layer2_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_16 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_16 <= ap_sync_channel_write_layer2_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_17 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_17 <= ap_sync_channel_write_layer2_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_18 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_18 <= ap_sync_channel_write_layer2_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_19 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_19 <= ap_sync_channel_write_layer2_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_2 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_2 <= ap_sync_channel_write_layer2_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_20 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_20 <= ap_sync_channel_write_layer2_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_21 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_21 <= ap_sync_channel_write_layer2_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_22 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_22 <= ap_sync_channel_write_layer2_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_23 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_23 <= ap_sync_channel_write_layer2_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_24 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_24 <= ap_sync_channel_write_layer2_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_25 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_25 <= ap_sync_channel_write_layer2_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_26 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_26 <= ap_sync_channel_write_layer2_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_27 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_27 <= ap_sync_channel_write_layer2_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_28 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_28 <= ap_sync_channel_write_layer2_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_29 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_29 <= ap_sync_channel_write_layer2_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_3 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_3 <= ap_sync_channel_write_layer2_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_30 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_30 <= ap_sync_channel_write_layer2_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_31 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_31 <= ap_sync_channel_write_layer2_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_4 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_4 <= ap_sync_channel_write_layer2_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_5 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_5 <= ap_sync_channel_write_layer2_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_6 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_6 <= ap_sync_channel_write_layer2_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_7 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_7 <= ap_sync_channel_write_layer2_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_8 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_8 <= ap_sync_channel_write_layer2_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_9 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_9 <= ap_sync_channel_write_layer2_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out <= ap_sync_channel_write_layer4_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_1 <= ap_sync_channel_write_layer4_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_10 <= ap_sync_channel_write_layer4_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_11 <= ap_sync_channel_write_layer4_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_12 <= ap_sync_channel_write_layer4_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_13 <= ap_sync_channel_write_layer4_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_14 <= ap_sync_channel_write_layer4_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_15 <= ap_sync_channel_write_layer4_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_16 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_16 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_16 <= ap_sync_channel_write_layer4_out_16;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_17 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_17 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_17 <= ap_sync_channel_write_layer4_out_17;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_18 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_18 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_18 <= ap_sync_channel_write_layer4_out_18;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_19 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_19 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_19 <= ap_sync_channel_write_layer4_out_19;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_2 <= ap_sync_channel_write_layer4_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_20 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_20 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_20 <= ap_sync_channel_write_layer4_out_20;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_21 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_21 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_21 <= ap_sync_channel_write_layer4_out_21;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_22 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_22 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_22 <= ap_sync_channel_write_layer4_out_22;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_23 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_23 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_23 <= ap_sync_channel_write_layer4_out_23;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_24 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_24 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_24 <= ap_sync_channel_write_layer4_out_24;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_25 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_25 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_25 <= ap_sync_channel_write_layer4_out_25;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_26 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_26 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_26 <= ap_sync_channel_write_layer4_out_26;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_27 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_27 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_27 <= ap_sync_channel_write_layer4_out_27;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_28 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_28 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_28 <= ap_sync_channel_write_layer4_out_28;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_29 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_29 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_29 <= ap_sync_channel_write_layer4_out_29;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_3 <= ap_sync_channel_write_layer4_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_30 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_30 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_30 <= ap_sync_channel_write_layer4_out_30;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_31 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_31 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_31 <= ap_sync_channel_write_layer4_out_31;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_4 <= ap_sync_channel_write_layer4_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_5 <= ap_sync_channel_write_layer4_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_6 <= ap_sync_channel_write_layer4_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_7 <= ap_sync_channel_write_layer4_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_8 <= ap_sync_channel_write_layer4_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_9 <= ap_sync_channel_write_layer4_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out <= ap_sync_channel_write_layer5_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_1 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_1 <= ap_sync_channel_write_layer5_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_10 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_10 <= ap_sync_channel_write_layer5_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_11 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_11 <= ap_sync_channel_write_layer5_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_12 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_12 <= ap_sync_channel_write_layer5_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_13 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_13 <= ap_sync_channel_write_layer5_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_14 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_14 <= ap_sync_channel_write_layer5_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_15 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_15 <= ap_sync_channel_write_layer5_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_2 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_2 <= ap_sync_channel_write_layer5_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_3 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_3 <= ap_sync_channel_write_layer5_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_4 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_4 <= ap_sync_channel_write_layer5_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_5 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_5 <= ap_sync_channel_write_layer5_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_6 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_6 <= ap_sync_channel_write_layer5_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_7 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_7 <= ap_sync_channel_write_layer5_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_8 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_8 <= ap_sync_channel_write_layer5_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_9 <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_9 <= ap_sync_channel_write_layer5_out_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out <= ap_sync_channel_write_layer7_out;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_1 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_1 <= ap_sync_channel_write_layer7_out_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_10 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_10 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_10 <= ap_sync_channel_write_layer7_out_10;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_11 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_11 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_11 <= ap_sync_channel_write_layer7_out_11;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_12 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_12 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_12 <= ap_sync_channel_write_layer7_out_12;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_13 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_13 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_13 <= ap_sync_channel_write_layer7_out_13;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_14 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_14 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_14 <= ap_sync_channel_write_layer7_out_14;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_15 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_15 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_15 <= ap_sync_channel_write_layer7_out_15;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_2 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_2 <= ap_sync_channel_write_layer7_out_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_3 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_3 <= ap_sync_channel_write_layer7_out_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_4 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_4 <= ap_sync_channel_write_layer7_out_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_5 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_5 <= ap_sync_channel_write_layer7_out_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_6 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_6 <= ap_sync_channel_write_layer7_out_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_7 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_7 <= ap_sync_channel_write_layer7_out_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_8 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_8 <= ap_sync_channel_write_layer7_out_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_9 <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_9 <= ap_sync_channel_write_layer7_out_9;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_layer2_out <= ((ap_sync_reg_channel_write_layer2_out xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_1 <= ((ap_sync_reg_channel_write_layer2_out_1 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_10 <= ((ap_sync_reg_channel_write_layer2_out_10 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_11 <= ((ap_sync_reg_channel_write_layer2_out_11 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_12 <= ((ap_sync_reg_channel_write_layer2_out_12 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_13 <= ((ap_sync_reg_channel_write_layer2_out_13 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_14 <= ((ap_sync_reg_channel_write_layer2_out_14 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_15 <= ((ap_sync_reg_channel_write_layer2_out_15 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_16 <= ((ap_sync_reg_channel_write_layer2_out_16 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_17 <= ((ap_sync_reg_channel_write_layer2_out_17 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_18 <= ((ap_sync_reg_channel_write_layer2_out_18 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_19 <= ((ap_sync_reg_channel_write_layer2_out_19 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_2 <= ((ap_sync_reg_channel_write_layer2_out_2 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_20 <= ((ap_sync_reg_channel_write_layer2_out_20 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_21 <= ((ap_sync_reg_channel_write_layer2_out_21 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_22 <= ((ap_sync_reg_channel_write_layer2_out_22 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_23 <= ((ap_sync_reg_channel_write_layer2_out_23 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_24 <= ((ap_sync_reg_channel_write_layer2_out_24 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_25 <= ((ap_sync_reg_channel_write_layer2_out_25 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_26 <= ((ap_sync_reg_channel_write_layer2_out_26 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_27 <= ((ap_sync_reg_channel_write_layer2_out_27 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_28 <= ((ap_sync_reg_channel_write_layer2_out_28 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_29 <= ((ap_sync_reg_channel_write_layer2_out_29 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_3 <= ((ap_sync_reg_channel_write_layer2_out_3 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_30 <= ((ap_sync_reg_channel_write_layer2_out_30 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_31 <= ((ap_sync_reg_channel_write_layer2_out_31 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_4 <= ((ap_sync_reg_channel_write_layer2_out_4 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_5 <= ((ap_sync_reg_channel_write_layer2_out_5 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_6 <= ((ap_sync_reg_channel_write_layer2_out_6 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_7 <= ((ap_sync_reg_channel_write_layer2_out_7 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_8 <= ((ap_sync_reg_channel_write_layer2_out_8 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_9 <= ((ap_sync_reg_channel_write_layer2_out_9 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer4_out <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out xor ap_const_logic_1));
    ap_channel_done_layer4_out_1 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_1 xor ap_const_logic_1));
    ap_channel_done_layer4_out_10 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_10 xor ap_const_logic_1));
    ap_channel_done_layer4_out_11 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_11 xor ap_const_logic_1));
    ap_channel_done_layer4_out_12 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_12 xor ap_const_logic_1));
    ap_channel_done_layer4_out_13 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_13 xor ap_const_logic_1));
    ap_channel_done_layer4_out_14 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_14 xor ap_const_logic_1));
    ap_channel_done_layer4_out_15 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_15 xor ap_const_logic_1));
    ap_channel_done_layer4_out_16 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_16 xor ap_const_logic_1));
    ap_channel_done_layer4_out_17 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_17 xor ap_const_logic_1));
    ap_channel_done_layer4_out_18 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_18 xor ap_const_logic_1));
    ap_channel_done_layer4_out_19 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_19 xor ap_const_logic_1));
    ap_channel_done_layer4_out_2 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_2 xor ap_const_logic_1));
    ap_channel_done_layer4_out_20 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_20 xor ap_const_logic_1));
    ap_channel_done_layer4_out_21 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_21 xor ap_const_logic_1));
    ap_channel_done_layer4_out_22 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_22 xor ap_const_logic_1));
    ap_channel_done_layer4_out_23 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_23 xor ap_const_logic_1));
    ap_channel_done_layer4_out_24 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_24 xor ap_const_logic_1));
    ap_channel_done_layer4_out_25 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_25 xor ap_const_logic_1));
    ap_channel_done_layer4_out_26 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_26 xor ap_const_logic_1));
    ap_channel_done_layer4_out_27 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_27 xor ap_const_logic_1));
    ap_channel_done_layer4_out_28 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_28 xor ap_const_logic_1));
    ap_channel_done_layer4_out_29 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_29 xor ap_const_logic_1));
    ap_channel_done_layer4_out_3 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_3 xor ap_const_logic_1));
    ap_channel_done_layer4_out_30 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_30 xor ap_const_logic_1));
    ap_channel_done_layer4_out_31 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_31 xor ap_const_logic_1));
    ap_channel_done_layer4_out_4 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_4 xor ap_const_logic_1));
    ap_channel_done_layer4_out_5 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_5 xor ap_const_logic_1));
    ap_channel_done_layer4_out_6 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_6 xor ap_const_logic_1));
    ap_channel_done_layer4_out_7 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_7 xor ap_const_logic_1));
    ap_channel_done_layer4_out_8 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_8 xor ap_const_logic_1));
    ap_channel_done_layer4_out_9 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_9 xor ap_const_logic_1));
    ap_channel_done_layer5_out <= ((ap_sync_reg_channel_write_layer5_out xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_1 <= ((ap_sync_reg_channel_write_layer5_out_1 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_10 <= ((ap_sync_reg_channel_write_layer5_out_10 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_11 <= ((ap_sync_reg_channel_write_layer5_out_11 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_12 <= ((ap_sync_reg_channel_write_layer5_out_12 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_13 <= ((ap_sync_reg_channel_write_layer5_out_13 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_14 <= ((ap_sync_reg_channel_write_layer5_out_14 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_15 <= ((ap_sync_reg_channel_write_layer5_out_15 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_2 <= ((ap_sync_reg_channel_write_layer5_out_2 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_3 <= ((ap_sync_reg_channel_write_layer5_out_3 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_4 <= ((ap_sync_reg_channel_write_layer5_out_4 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_5 <= ((ap_sync_reg_channel_write_layer5_out_5 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_6 <= ((ap_sync_reg_channel_write_layer5_out_6 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_7 <= ((ap_sync_reg_channel_write_layer5_out_7 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_8 <= ((ap_sync_reg_channel_write_layer5_out_8 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_9 <= ((ap_sync_reg_channel_write_layer5_out_9 xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer7_out <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out xor ap_const_logic_1));
    ap_channel_done_layer7_out_1 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_1 xor ap_const_logic_1));
    ap_channel_done_layer7_out_10 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_10 xor ap_const_logic_1));
    ap_channel_done_layer7_out_11 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_11 xor ap_const_logic_1));
    ap_channel_done_layer7_out_12 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_12 xor ap_const_logic_1));
    ap_channel_done_layer7_out_13 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_13 xor ap_const_logic_1));
    ap_channel_done_layer7_out_14 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_14 xor ap_const_logic_1));
    ap_channel_done_layer7_out_15 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_15 xor ap_const_logic_1));
    ap_channel_done_layer7_out_2 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_2 xor ap_const_logic_1));
    ap_channel_done_layer7_out_3 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_3 xor ap_const_logic_1));
    ap_channel_done_layer7_out_4 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_4 xor ap_const_logic_1));
    ap_channel_done_layer7_out_5 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_5 xor ap_const_logic_1));
    ap_channel_done_layer7_out_6 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_6 xor ap_const_logic_1));
    ap_channel_done_layer7_out_7 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_7 xor ap_const_logic_1));
    ap_channel_done_layer7_out_8 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_8 xor ap_const_logic_1));
    ap_channel_done_layer7_out_9 <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_9 xor ap_const_logic_1));
    ap_done <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;
    ap_idle <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_idle and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_idle and (layer7_out_15_empty_n xor ap_const_logic_1) and (layer7_out_14_empty_n xor ap_const_logic_1) and (layer7_out_13_empty_n xor ap_const_logic_1) and (layer7_out_12_empty_n xor ap_const_logic_1) and (layer7_out_11_empty_n xor ap_const_logic_1) and (layer7_out_10_empty_n xor ap_const_logic_1) and (layer7_out_9_empty_n xor ap_const_logic_1) and (layer7_out_8_empty_n xor ap_const_logic_1) and (layer7_out_7_empty_n xor ap_const_logic_1) and (layer7_out_6_empty_n xor ap_const_logic_1) and (layer7_out_5_empty_n xor ap_const_logic_1) and (layer7_out_4_empty_n xor ap_const_logic_1) and (layer7_out_3_empty_n xor ap_const_logic_1) and (layer7_out_2_empty_n xor ap_const_logic_1) and (layer7_out_1_empty_n xor ap_const_logic_1) and (layer7_out_empty_n xor ap_const_logic_1) and (layer5_out_15_empty_n xor ap_const_logic_1) and (layer5_out_14_empty_n xor ap_const_logic_1) and (layer5_out_13_empty_n 
    xor ap_const_logic_1) and (layer5_out_12_empty_n xor ap_const_logic_1) and (layer5_out_11_empty_n xor ap_const_logic_1) and (layer5_out_10_empty_n xor ap_const_logic_1) and (layer5_out_9_empty_n xor ap_const_logic_1) and (layer5_out_8_empty_n xor ap_const_logic_1) and (layer5_out_7_empty_n xor ap_const_logic_1) and (layer5_out_6_empty_n xor ap_const_logic_1) and (layer5_out_5_empty_n xor ap_const_logic_1) and (layer5_out_4_empty_n xor ap_const_logic_1) and (layer5_out_3_empty_n xor ap_const_logic_1) and (layer5_out_2_empty_n xor ap_const_logic_1) and (layer5_out_1_empty_n xor ap_const_logic_1) and (layer5_out_empty_n xor ap_const_logic_1) and (layer4_out_31_empty_n xor ap_const_logic_1) and (layer4_out_30_empty_n xor ap_const_logic_1) and (layer4_out_29_empty_n xor ap_const_logic_1) and (layer4_out_28_empty_n xor ap_const_logic_1) and (layer4_out_27_empty_n xor ap_const_logic_1) and (layer4_out_26_empty_n xor ap_const_logic_1) and (layer4_out_25_empty_n xor ap_const_logic_1) and (layer4_out_24_empty_n xor ap_const_logic_1) 
    and (layer4_out_23_empty_n xor ap_const_logic_1) and (layer4_out_22_empty_n xor ap_const_logic_1) and (layer4_out_21_empty_n xor ap_const_logic_1) and (layer4_out_20_empty_n xor ap_const_logic_1) and (layer4_out_19_empty_n xor ap_const_logic_1) and (layer4_out_18_empty_n xor ap_const_logic_1) and (layer4_out_17_empty_n xor ap_const_logic_1) and (layer4_out_16_empty_n xor ap_const_logic_1) and (layer4_out_15_empty_n xor ap_const_logic_1) and (layer4_out_14_empty_n xor ap_const_logic_1) and (layer4_out_13_empty_n xor ap_const_logic_1) and (layer4_out_12_empty_n xor ap_const_logic_1) and (layer4_out_11_empty_n xor ap_const_logic_1) and (layer4_out_10_empty_n xor ap_const_logic_1) and (layer4_out_9_empty_n xor ap_const_logic_1) and (layer4_out_8_empty_n xor ap_const_logic_1) and (layer4_out_7_empty_n xor ap_const_logic_1) and (layer4_out_6_empty_n xor ap_const_logic_1) and (layer4_out_5_empty_n xor ap_const_logic_1) and (layer4_out_4_empty_n xor ap_const_logic_1) and (layer4_out_3_empty_n xor ap_const_logic_1) and 
    (layer4_out_2_empty_n xor ap_const_logic_1) and (layer4_out_1_empty_n xor ap_const_logic_1) and (layer4_out_empty_n xor ap_const_logic_1) and (layer2_out_31_empty_n xor ap_const_logic_1) and (layer2_out_30_empty_n xor ap_const_logic_1) and (layer2_out_29_empty_n xor ap_const_logic_1) and (layer2_out_28_empty_n xor ap_const_logic_1) and (layer2_out_27_empty_n xor ap_const_logic_1) and (layer2_out_26_empty_n xor ap_const_logic_1) and (layer2_out_25_empty_n xor ap_const_logic_1) and (layer2_out_24_empty_n xor ap_const_logic_1) and (layer2_out_23_empty_n xor ap_const_logic_1) and (layer2_out_22_empty_n xor ap_const_logic_1) and (layer2_out_21_empty_n xor ap_const_logic_1) and (layer2_out_20_empty_n xor ap_const_logic_1) and (layer2_out_19_empty_n xor ap_const_logic_1) and (layer2_out_18_empty_n xor ap_const_logic_1) and (layer2_out_17_empty_n xor ap_const_logic_1) and (layer2_out_16_empty_n xor ap_const_logic_1) and (layer2_out_15_empty_n xor ap_const_logic_1) and (layer2_out_14_empty_n xor ap_const_logic_1) and (layer2_out_13_empty_n 
    xor ap_const_logic_1) and (layer2_out_12_empty_n xor ap_const_logic_1) and (layer2_out_11_empty_n xor ap_const_logic_1) and (layer2_out_10_empty_n xor ap_const_logic_1) and (layer2_out_9_empty_n xor ap_const_logic_1) and (layer2_out_8_empty_n xor ap_const_logic_1) and (layer2_out_7_empty_n xor ap_const_logic_1) and (layer2_out_6_empty_n xor ap_const_logic_1) and (layer2_out_5_empty_n xor ap_const_logic_1) and (layer2_out_4_empty_n xor ap_const_logic_1) and (layer2_out_3_empty_n xor ap_const_logic_1) and (layer2_out_2_empty_n xor ap_const_logic_1) and (layer2_out_1_empty_n xor ap_const_logic_1) and (layer2_out_empty_n xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle);
    ap_ready <= dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
    ap_sync_channel_write_layer2_out <= ((layer2_out_full_n and ap_channel_done_layer2_out) or ap_sync_reg_channel_write_layer2_out);
    ap_sync_channel_write_layer2_out_1 <= ((layer2_out_1_full_n and ap_channel_done_layer2_out_1) or ap_sync_reg_channel_write_layer2_out_1);
    ap_sync_channel_write_layer2_out_10 <= ((layer2_out_10_full_n and ap_channel_done_layer2_out_10) or ap_sync_reg_channel_write_layer2_out_10);
    ap_sync_channel_write_layer2_out_11 <= ((layer2_out_11_full_n and ap_channel_done_layer2_out_11) or ap_sync_reg_channel_write_layer2_out_11);
    ap_sync_channel_write_layer2_out_12 <= ((layer2_out_12_full_n and ap_channel_done_layer2_out_12) or ap_sync_reg_channel_write_layer2_out_12);
    ap_sync_channel_write_layer2_out_13 <= ((layer2_out_13_full_n and ap_channel_done_layer2_out_13) or ap_sync_reg_channel_write_layer2_out_13);
    ap_sync_channel_write_layer2_out_14 <= ((layer2_out_14_full_n and ap_channel_done_layer2_out_14) or ap_sync_reg_channel_write_layer2_out_14);
    ap_sync_channel_write_layer2_out_15 <= ((layer2_out_15_full_n and ap_channel_done_layer2_out_15) or ap_sync_reg_channel_write_layer2_out_15);
    ap_sync_channel_write_layer2_out_16 <= ((layer2_out_16_full_n and ap_channel_done_layer2_out_16) or ap_sync_reg_channel_write_layer2_out_16);
    ap_sync_channel_write_layer2_out_17 <= ((layer2_out_17_full_n and ap_channel_done_layer2_out_17) or ap_sync_reg_channel_write_layer2_out_17);
    ap_sync_channel_write_layer2_out_18 <= ((layer2_out_18_full_n and ap_channel_done_layer2_out_18) or ap_sync_reg_channel_write_layer2_out_18);
    ap_sync_channel_write_layer2_out_19 <= ((layer2_out_19_full_n and ap_channel_done_layer2_out_19) or ap_sync_reg_channel_write_layer2_out_19);
    ap_sync_channel_write_layer2_out_2 <= ((layer2_out_2_full_n and ap_channel_done_layer2_out_2) or ap_sync_reg_channel_write_layer2_out_2);
    ap_sync_channel_write_layer2_out_20 <= ((layer2_out_20_full_n and ap_channel_done_layer2_out_20) or ap_sync_reg_channel_write_layer2_out_20);
    ap_sync_channel_write_layer2_out_21 <= ((layer2_out_21_full_n and ap_channel_done_layer2_out_21) or ap_sync_reg_channel_write_layer2_out_21);
    ap_sync_channel_write_layer2_out_22 <= ((layer2_out_22_full_n and ap_channel_done_layer2_out_22) or ap_sync_reg_channel_write_layer2_out_22);
    ap_sync_channel_write_layer2_out_23 <= ((layer2_out_23_full_n and ap_channel_done_layer2_out_23) or ap_sync_reg_channel_write_layer2_out_23);
    ap_sync_channel_write_layer2_out_24 <= ((layer2_out_24_full_n and ap_channel_done_layer2_out_24) or ap_sync_reg_channel_write_layer2_out_24);
    ap_sync_channel_write_layer2_out_25 <= ((layer2_out_25_full_n and ap_channel_done_layer2_out_25) or ap_sync_reg_channel_write_layer2_out_25);
    ap_sync_channel_write_layer2_out_26 <= ((layer2_out_26_full_n and ap_channel_done_layer2_out_26) or ap_sync_reg_channel_write_layer2_out_26);
    ap_sync_channel_write_layer2_out_27 <= ((layer2_out_27_full_n and ap_channel_done_layer2_out_27) or ap_sync_reg_channel_write_layer2_out_27);
    ap_sync_channel_write_layer2_out_28 <= ((layer2_out_28_full_n and ap_channel_done_layer2_out_28) or ap_sync_reg_channel_write_layer2_out_28);
    ap_sync_channel_write_layer2_out_29 <= ((layer2_out_29_full_n and ap_channel_done_layer2_out_29) or ap_sync_reg_channel_write_layer2_out_29);
    ap_sync_channel_write_layer2_out_3 <= ((layer2_out_3_full_n and ap_channel_done_layer2_out_3) or ap_sync_reg_channel_write_layer2_out_3);
    ap_sync_channel_write_layer2_out_30 <= ((layer2_out_30_full_n and ap_channel_done_layer2_out_30) or ap_sync_reg_channel_write_layer2_out_30);
    ap_sync_channel_write_layer2_out_31 <= ((layer2_out_31_full_n and ap_channel_done_layer2_out_31) or ap_sync_reg_channel_write_layer2_out_31);
    ap_sync_channel_write_layer2_out_4 <= ((layer2_out_4_full_n and ap_channel_done_layer2_out_4) or ap_sync_reg_channel_write_layer2_out_4);
    ap_sync_channel_write_layer2_out_5 <= ((layer2_out_5_full_n and ap_channel_done_layer2_out_5) or ap_sync_reg_channel_write_layer2_out_5);
    ap_sync_channel_write_layer2_out_6 <= ((layer2_out_6_full_n and ap_channel_done_layer2_out_6) or ap_sync_reg_channel_write_layer2_out_6);
    ap_sync_channel_write_layer2_out_7 <= ((layer2_out_7_full_n and ap_channel_done_layer2_out_7) or ap_sync_reg_channel_write_layer2_out_7);
    ap_sync_channel_write_layer2_out_8 <= ((layer2_out_8_full_n and ap_channel_done_layer2_out_8) or ap_sync_reg_channel_write_layer2_out_8);
    ap_sync_channel_write_layer2_out_9 <= ((layer2_out_9_full_n and ap_channel_done_layer2_out_9) or ap_sync_reg_channel_write_layer2_out_9);
    ap_sync_channel_write_layer4_out <= ((layer4_out_full_n and ap_channel_done_layer4_out) or ap_sync_reg_channel_write_layer4_out);
    ap_sync_channel_write_layer4_out_1 <= ((layer4_out_1_full_n and ap_channel_done_layer4_out_1) or ap_sync_reg_channel_write_layer4_out_1);
    ap_sync_channel_write_layer4_out_10 <= ((layer4_out_10_full_n and ap_channel_done_layer4_out_10) or ap_sync_reg_channel_write_layer4_out_10);
    ap_sync_channel_write_layer4_out_11 <= ((layer4_out_11_full_n and ap_channel_done_layer4_out_11) or ap_sync_reg_channel_write_layer4_out_11);
    ap_sync_channel_write_layer4_out_12 <= ((layer4_out_12_full_n and ap_channel_done_layer4_out_12) or ap_sync_reg_channel_write_layer4_out_12);
    ap_sync_channel_write_layer4_out_13 <= ((layer4_out_13_full_n and ap_channel_done_layer4_out_13) or ap_sync_reg_channel_write_layer4_out_13);
    ap_sync_channel_write_layer4_out_14 <= ((layer4_out_14_full_n and ap_channel_done_layer4_out_14) or ap_sync_reg_channel_write_layer4_out_14);
    ap_sync_channel_write_layer4_out_15 <= ((layer4_out_15_full_n and ap_channel_done_layer4_out_15) or ap_sync_reg_channel_write_layer4_out_15);
    ap_sync_channel_write_layer4_out_16 <= ((layer4_out_16_full_n and ap_channel_done_layer4_out_16) or ap_sync_reg_channel_write_layer4_out_16);
    ap_sync_channel_write_layer4_out_17 <= ((layer4_out_17_full_n and ap_channel_done_layer4_out_17) or ap_sync_reg_channel_write_layer4_out_17);
    ap_sync_channel_write_layer4_out_18 <= ((layer4_out_18_full_n and ap_channel_done_layer4_out_18) or ap_sync_reg_channel_write_layer4_out_18);
    ap_sync_channel_write_layer4_out_19 <= ((layer4_out_19_full_n and ap_channel_done_layer4_out_19) or ap_sync_reg_channel_write_layer4_out_19);
    ap_sync_channel_write_layer4_out_2 <= ((layer4_out_2_full_n and ap_channel_done_layer4_out_2) or ap_sync_reg_channel_write_layer4_out_2);
    ap_sync_channel_write_layer4_out_20 <= ((layer4_out_20_full_n and ap_channel_done_layer4_out_20) or ap_sync_reg_channel_write_layer4_out_20);
    ap_sync_channel_write_layer4_out_21 <= ((layer4_out_21_full_n and ap_channel_done_layer4_out_21) or ap_sync_reg_channel_write_layer4_out_21);
    ap_sync_channel_write_layer4_out_22 <= ((layer4_out_22_full_n and ap_channel_done_layer4_out_22) or ap_sync_reg_channel_write_layer4_out_22);
    ap_sync_channel_write_layer4_out_23 <= ((layer4_out_23_full_n and ap_channel_done_layer4_out_23) or ap_sync_reg_channel_write_layer4_out_23);
    ap_sync_channel_write_layer4_out_24 <= ((layer4_out_24_full_n and ap_channel_done_layer4_out_24) or ap_sync_reg_channel_write_layer4_out_24);
    ap_sync_channel_write_layer4_out_25 <= ((layer4_out_25_full_n and ap_channel_done_layer4_out_25) or ap_sync_reg_channel_write_layer4_out_25);
    ap_sync_channel_write_layer4_out_26 <= ((layer4_out_26_full_n and ap_channel_done_layer4_out_26) or ap_sync_reg_channel_write_layer4_out_26);
    ap_sync_channel_write_layer4_out_27 <= ((layer4_out_27_full_n and ap_channel_done_layer4_out_27) or ap_sync_reg_channel_write_layer4_out_27);
    ap_sync_channel_write_layer4_out_28 <= ((layer4_out_28_full_n and ap_channel_done_layer4_out_28) or ap_sync_reg_channel_write_layer4_out_28);
    ap_sync_channel_write_layer4_out_29 <= ((layer4_out_29_full_n and ap_channel_done_layer4_out_29) or ap_sync_reg_channel_write_layer4_out_29);
    ap_sync_channel_write_layer4_out_3 <= ((layer4_out_3_full_n and ap_channel_done_layer4_out_3) or ap_sync_reg_channel_write_layer4_out_3);
    ap_sync_channel_write_layer4_out_30 <= ((layer4_out_30_full_n and ap_channel_done_layer4_out_30) or ap_sync_reg_channel_write_layer4_out_30);
    ap_sync_channel_write_layer4_out_31 <= ((layer4_out_31_full_n and ap_channel_done_layer4_out_31) or ap_sync_reg_channel_write_layer4_out_31);
    ap_sync_channel_write_layer4_out_4 <= ((layer4_out_4_full_n and ap_channel_done_layer4_out_4) or ap_sync_reg_channel_write_layer4_out_4);
    ap_sync_channel_write_layer4_out_5 <= ((layer4_out_5_full_n and ap_channel_done_layer4_out_5) or ap_sync_reg_channel_write_layer4_out_5);
    ap_sync_channel_write_layer4_out_6 <= ((layer4_out_6_full_n and ap_channel_done_layer4_out_6) or ap_sync_reg_channel_write_layer4_out_6);
    ap_sync_channel_write_layer4_out_7 <= ((layer4_out_7_full_n and ap_channel_done_layer4_out_7) or ap_sync_reg_channel_write_layer4_out_7);
    ap_sync_channel_write_layer4_out_8 <= ((layer4_out_8_full_n and ap_channel_done_layer4_out_8) or ap_sync_reg_channel_write_layer4_out_8);
    ap_sync_channel_write_layer4_out_9 <= ((layer4_out_9_full_n and ap_channel_done_layer4_out_9) or ap_sync_reg_channel_write_layer4_out_9);
    ap_sync_channel_write_layer5_out <= ((layer5_out_full_n and ap_channel_done_layer5_out) or ap_sync_reg_channel_write_layer5_out);
    ap_sync_channel_write_layer5_out_1 <= ((layer5_out_1_full_n and ap_channel_done_layer5_out_1) or ap_sync_reg_channel_write_layer5_out_1);
    ap_sync_channel_write_layer5_out_10 <= ((layer5_out_10_full_n and ap_channel_done_layer5_out_10) or ap_sync_reg_channel_write_layer5_out_10);
    ap_sync_channel_write_layer5_out_11 <= ((layer5_out_11_full_n and ap_channel_done_layer5_out_11) or ap_sync_reg_channel_write_layer5_out_11);
    ap_sync_channel_write_layer5_out_12 <= ((layer5_out_12_full_n and ap_channel_done_layer5_out_12) or ap_sync_reg_channel_write_layer5_out_12);
    ap_sync_channel_write_layer5_out_13 <= ((layer5_out_13_full_n and ap_channel_done_layer5_out_13) or ap_sync_reg_channel_write_layer5_out_13);
    ap_sync_channel_write_layer5_out_14 <= ((layer5_out_14_full_n and ap_channel_done_layer5_out_14) or ap_sync_reg_channel_write_layer5_out_14);
    ap_sync_channel_write_layer5_out_15 <= ((layer5_out_15_full_n and ap_channel_done_layer5_out_15) or ap_sync_reg_channel_write_layer5_out_15);
    ap_sync_channel_write_layer5_out_2 <= ((layer5_out_2_full_n and ap_channel_done_layer5_out_2) or ap_sync_reg_channel_write_layer5_out_2);
    ap_sync_channel_write_layer5_out_3 <= ((layer5_out_3_full_n and ap_channel_done_layer5_out_3) or ap_sync_reg_channel_write_layer5_out_3);
    ap_sync_channel_write_layer5_out_4 <= ((layer5_out_4_full_n and ap_channel_done_layer5_out_4) or ap_sync_reg_channel_write_layer5_out_4);
    ap_sync_channel_write_layer5_out_5 <= ((layer5_out_5_full_n and ap_channel_done_layer5_out_5) or ap_sync_reg_channel_write_layer5_out_5);
    ap_sync_channel_write_layer5_out_6 <= ((layer5_out_6_full_n and ap_channel_done_layer5_out_6) or ap_sync_reg_channel_write_layer5_out_6);
    ap_sync_channel_write_layer5_out_7 <= ((layer5_out_7_full_n and ap_channel_done_layer5_out_7) or ap_sync_reg_channel_write_layer5_out_7);
    ap_sync_channel_write_layer5_out_8 <= ((layer5_out_8_full_n and ap_channel_done_layer5_out_8) or ap_sync_reg_channel_write_layer5_out_8);
    ap_sync_channel_write_layer5_out_9 <= ((layer5_out_9_full_n and ap_channel_done_layer5_out_9) or ap_sync_reg_channel_write_layer5_out_9);
    ap_sync_channel_write_layer7_out <= ((layer7_out_full_n and ap_channel_done_layer7_out) or ap_sync_reg_channel_write_layer7_out);
    ap_sync_channel_write_layer7_out_1 <= ((layer7_out_1_full_n and ap_channel_done_layer7_out_1) or ap_sync_reg_channel_write_layer7_out_1);
    ap_sync_channel_write_layer7_out_10 <= ((layer7_out_10_full_n and ap_channel_done_layer7_out_10) or ap_sync_reg_channel_write_layer7_out_10);
    ap_sync_channel_write_layer7_out_11 <= ((layer7_out_11_full_n and ap_channel_done_layer7_out_11) or ap_sync_reg_channel_write_layer7_out_11);
    ap_sync_channel_write_layer7_out_12 <= ((layer7_out_12_full_n and ap_channel_done_layer7_out_12) or ap_sync_reg_channel_write_layer7_out_12);
    ap_sync_channel_write_layer7_out_13 <= ((layer7_out_13_full_n and ap_channel_done_layer7_out_13) or ap_sync_reg_channel_write_layer7_out_13);
    ap_sync_channel_write_layer7_out_14 <= ((layer7_out_14_full_n and ap_channel_done_layer7_out_14) or ap_sync_reg_channel_write_layer7_out_14);
    ap_sync_channel_write_layer7_out_15 <= ((layer7_out_15_full_n and ap_channel_done_layer7_out_15) or ap_sync_reg_channel_write_layer7_out_15);
    ap_sync_channel_write_layer7_out_2 <= ((layer7_out_2_full_n and ap_channel_done_layer7_out_2) or ap_sync_reg_channel_write_layer7_out_2);
    ap_sync_channel_write_layer7_out_3 <= ((layer7_out_3_full_n and ap_channel_done_layer7_out_3) or ap_sync_reg_channel_write_layer7_out_3);
    ap_sync_channel_write_layer7_out_4 <= ((layer7_out_4_full_n and ap_channel_done_layer7_out_4) or ap_sync_reg_channel_write_layer7_out_4);
    ap_sync_channel_write_layer7_out_5 <= ((layer7_out_5_full_n and ap_channel_done_layer7_out_5) or ap_sync_reg_channel_write_layer7_out_5);
    ap_sync_channel_write_layer7_out_6 <= ((layer7_out_6_full_n and ap_channel_done_layer7_out_6) or ap_sync_reg_channel_write_layer7_out_6);
    ap_sync_channel_write_layer7_out_7 <= ((layer7_out_7_full_n and ap_channel_done_layer7_out_7) or ap_sync_reg_channel_write_layer7_out_7);
    ap_sync_channel_write_layer7_out_8 <= ((layer7_out_8_full_n and ap_channel_done_layer7_out_8) or ap_sync_reg_channel_write_layer7_out_8);
    ap_sync_channel_write_layer7_out_9 <= ((layer7_out_9_full_n and ap_channel_done_layer7_out_9) or ap_sync_reg_channel_write_layer7_out_9);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue <= (ap_sync_channel_write_layer5_out_9 and ap_sync_channel_write_layer5_out_8 and ap_sync_channel_write_layer5_out_7 and ap_sync_channel_write_layer5_out_6 and ap_sync_channel_write_layer5_out_5 and ap_sync_channel_write_layer5_out_4 and ap_sync_channel_write_layer5_out_3 and ap_sync_channel_write_layer5_out_2 and ap_sync_channel_write_layer5_out_15 and ap_sync_channel_write_layer5_out_14 and ap_sync_channel_write_layer5_out_13 and ap_sync_channel_write_layer5_out_12 and ap_sync_channel_write_layer5_out_11 and ap_sync_channel_write_layer5_out_10 and ap_sync_channel_write_layer5_out_1 and ap_sync_channel_write_layer5_out);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start <= (layer4_out_empty_n and layer4_out_9_empty_n and layer4_out_8_empty_n and layer4_out_7_empty_n and layer4_out_6_empty_n and layer4_out_5_empty_n and layer4_out_4_empty_n and layer4_out_3_empty_n and layer4_out_31_empty_n and layer4_out_30_empty_n and layer4_out_2_empty_n and layer4_out_29_empty_n and layer4_out_28_empty_n and layer4_out_27_empty_n and layer4_out_26_empty_n and layer4_out_25_empty_n and layer4_out_24_empty_n and layer4_out_23_empty_n and layer4_out_22_empty_n and layer4_out_21_empty_n and layer4_out_20_empty_n and layer4_out_1_empty_n and layer4_out_19_empty_n and layer4_out_18_empty_n and layer4_out_17_empty_n and layer4_out_16_empty_n and layer4_out_15_empty_n and layer4_out_14_empty_n and layer4_out_13_empty_n and layer4_out_12_empty_n and layer4_out_11_empty_n and layer4_out_10_empty_n);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue <= ap_const_logic_1;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start <= (layer7_out_empty_n and layer7_out_9_empty_n and layer7_out_8_empty_n and layer7_out_7_empty_n and layer7_out_6_empty_n and layer7_out_5_empty_n and layer7_out_4_empty_n and layer7_out_3_empty_n and layer7_out_2_empty_n and layer7_out_1_empty_n and layer7_out_15_empty_n and layer7_out_14_empty_n and layer7_out_13_empty_n and layer7_out_12_empty_n and layer7_out_11_empty_n and layer7_out_10_empty_n);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue <= (ap_sync_channel_write_layer2_out_9 and ap_sync_channel_write_layer2_out_8 and ap_sync_channel_write_layer2_out_7 and ap_sync_channel_write_layer2_out_6 and ap_sync_channel_write_layer2_out_5 and ap_sync_channel_write_layer2_out_4 and ap_sync_channel_write_layer2_out_31 and ap_sync_channel_write_layer2_out_30 and ap_sync_channel_write_layer2_out_3 and ap_sync_channel_write_layer2_out_29 and ap_sync_channel_write_layer2_out_28 and ap_sync_channel_write_layer2_out_27 and ap_sync_channel_write_layer2_out_26 and ap_sync_channel_write_layer2_out_25 and ap_sync_channel_write_layer2_out_24 and ap_sync_channel_write_layer2_out_23 and ap_sync_channel_write_layer2_out_22 and ap_sync_channel_write_layer2_out_21 and ap_sync_channel_write_layer2_out_20 and ap_sync_channel_write_layer2_out_2 and ap_sync_channel_write_layer2_out_19 and ap_sync_channel_write_layer2_out_18 and ap_sync_channel_write_layer2_out_17 and ap_sync_channel_write_layer2_out_16 and ap_sync_channel_write_layer2_out_15 and ap_sync_channel_write_layer2_out_14 
    and ap_sync_channel_write_layer2_out_13 and ap_sync_channel_write_layer2_out_12 and ap_sync_channel_write_layer2_out_11 and ap_sync_channel_write_layer2_out_10 and ap_sync_channel_write_layer2_out_1 and ap_sync_channel_write_layer2_out);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start <= ap_start;
    layer8_out_0 <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0;
    layer8_out_0_ap_vld <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_0_ap_vld;
    layer8_out_1 <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1;
    layer8_out_1_ap_vld <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_1_ap_vld;
    layer8_out_2 <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2;
    layer8_out_2_ap_vld <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_layer8_out_2_ap_vld;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_continue <= (ap_sync_channel_write_layer4_out_9 and ap_sync_channel_write_layer4_out_8 and ap_sync_channel_write_layer4_out_7 and ap_sync_channel_write_layer4_out_6 and ap_sync_channel_write_layer4_out_5 and ap_sync_channel_write_layer4_out_4 and ap_sync_channel_write_layer4_out_31 and ap_sync_channel_write_layer4_out_30 and ap_sync_channel_write_layer4_out_3 and ap_sync_channel_write_layer4_out_29 and ap_sync_channel_write_layer4_out_28 and ap_sync_channel_write_layer4_out_27 and ap_sync_channel_write_layer4_out_26 and ap_sync_channel_write_layer4_out_25 and ap_sync_channel_write_layer4_out_24 and ap_sync_channel_write_layer4_out_23 and ap_sync_channel_write_layer4_out_22 and ap_sync_channel_write_layer4_out_21 and ap_sync_channel_write_layer4_out_20 and ap_sync_channel_write_layer4_out_2 and ap_sync_channel_write_layer4_out_19 and ap_sync_channel_write_layer4_out_18 and ap_sync_channel_write_layer4_out_17 and ap_sync_channel_write_layer4_out_16 and ap_sync_channel_write_layer4_out_15 and ap_sync_channel_write_layer4_out_14 
    and ap_sync_channel_write_layer4_out_13 and ap_sync_channel_write_layer4_out_12 and ap_sync_channel_write_layer4_out_11 and ap_sync_channel_write_layer4_out_10 and ap_sync_channel_write_layer4_out_1 and ap_sync_channel_write_layer4_out);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0_ap_start <= (layer2_out_empty_n and layer2_out_9_empty_n and layer2_out_8_empty_n and layer2_out_7_empty_n and layer2_out_6_empty_n and layer2_out_5_empty_n and layer2_out_4_empty_n and layer2_out_3_empty_n and layer2_out_31_empty_n and layer2_out_30_empty_n and layer2_out_2_empty_n and layer2_out_29_empty_n and layer2_out_28_empty_n and layer2_out_27_empty_n and layer2_out_26_empty_n and layer2_out_25_empty_n and layer2_out_24_empty_n and layer2_out_23_empty_n and layer2_out_22_empty_n and layer2_out_21_empty_n and layer2_out_20_empty_n and layer2_out_1_empty_n and layer2_out_19_empty_n and layer2_out_18_empty_n and layer2_out_17_empty_n and layer2_out_16_empty_n and layer2_out_15_empty_n and layer2_out_14_empty_n and layer2_out_13_empty_n and layer2_out_12_empty_n and layer2_out_11_empty_n and layer2_out_10_empty_n);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_continue <= (ap_sync_channel_write_layer7_out_9 and ap_sync_channel_write_layer7_out_8 and ap_sync_channel_write_layer7_out_7 and ap_sync_channel_write_layer7_out_6 and ap_sync_channel_write_layer7_out_5 and ap_sync_channel_write_layer7_out_4 and ap_sync_channel_write_layer7_out_3 and ap_sync_channel_write_layer7_out_2 and ap_sync_channel_write_layer7_out_15 and ap_sync_channel_write_layer7_out_14 and ap_sync_channel_write_layer7_out_13 and ap_sync_channel_write_layer7_out_12 and ap_sync_channel_write_layer7_out_11 and ap_sync_channel_write_layer7_out_10 and ap_sync_channel_write_layer7_out_1 and ap_sync_channel_write_layer7_out);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0_ap_start <= (layer5_out_empty_n and layer5_out_9_empty_n and layer5_out_8_empty_n and layer5_out_7_empty_n and layer5_out_6_empty_n and layer5_out_5_empty_n and layer5_out_4_empty_n and layer5_out_3_empty_n and layer5_out_2_empty_n and layer5_out_1_empty_n and layer5_out_15_empty_n and layer5_out_14_empty_n and layer5_out_13_empty_n and layer5_out_12_empty_n and layer5_out_11_empty_n and layer5_out_10_empty_n);
end behav;
