#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa500e20840 .scope module, "TestBench" "TestBench" 2 3;
 .timescale -9 -9;
v0x7fa500e59b90_0 .var "Clk", 0 0;
v0x7fa500e59d20_0 .var "Reset", 0 0;
v0x7fa500e59db0_0 .var "Start", 0 0;
v0x7fa500e59e40_0 .var/i "counter", 31 0;
v0x7fa500e59ed0_0 .var/i "flush", 31 0;
v0x7fa500e59fa0_0 .var/i "i", 31 0;
v0x7fa500e5a040_0 .var/i "outfile", 31 0;
v0x7fa500e5a0f0_0 .var/i "stall", 31 0;
S_0x7fa500e22130 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fa500e20840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
o0x10f4289d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fa500e5a540 .functor BUFZ 32, o0x10f4289d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa500e594e0_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  1 drivers
v0x7fa500e59580_0 .net "control_a", 6 0, L_0x7fa500e5a1a0;  1 drivers
v0x7fa500e59620_0 .net "control_b", 4 0, L_0x7fa500e5a260;  1 drivers
v0x7fa500e596d0_0 .net "control_c", 4 0, L_0x7fa500e5a360;  1 drivers
v0x7fa500e59780_0 .net "control_d", 4 0, L_0x7fa500e5a400;  1 drivers
v0x7fa500e59870_0 .net "control_e", 31 0, L_0x7fa500e5a540;  1 drivers
v0x7fa500e59920_0 .net "inst", 31 0, o0x10f4289d8;  0 drivers
v0x7fa500e599d0_0 .net "rst_i", 0 0, v0x7fa500e59d20_0;  1 drivers
v0x7fa500e59a60_0 .net "start_i", 0 0, v0x7fa500e59db0_0;  1 drivers
L_0x7fa500e5a1a0 .part o0x10f4289d8, 0, 7;
L_0x7fa500e5a260 .part o0x10f4289d8, 15, 5;
L_0x7fa500e5a360 .part o0x10f4289d8, 20, 5;
L_0x7fa500e5a400 .part o0x10f4289d8, 7, 5;
S_0x7fa500e1fcd0 .scope module, "ADD" "Adder_shift" 3 40, 4 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fa500e410e0_0 .net *"_s0", 31 0, L_0x7fa500e5a7f0;  1 drivers
v0x7fa500e4df20_0 .net *"_s2", 30 0, L_0x7fa500e5a750;  1 drivers
L_0x10f458050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa500e4dfd0_0 .net *"_s4", 0 0, L_0x10f458050;  1 drivers
v0x7fa500e4e090_0 .net "data1_in", 31 0, v0x7fa500e54100_0;  1 drivers
v0x7fa500e4e140_0 .net "data2_in", 31 0, L_0x7fa500e5bd30;  1 drivers
v0x7fa500e4e230_0 .net "data_o", 31 0, L_0x7fa500e5a950;  1 drivers
L_0x7fa500e5a750 .part L_0x7fa500e5bd30, 0, 31;
L_0x7fa500e5a7f0 .concat [ 1 31 0 0], L_0x10f458050, L_0x7fa500e5a750;
L_0x7fa500e5a950 .arith/sum 32, v0x7fa500e54100_0, L_0x7fa500e5a7f0;
S_0x7fa500e4e310 .scope module, "ALU" "ALU" 3 118, 5 3 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fa500e4e5b0_0 .net "ALUCtrl_i", 3 0, v0x7fa500e53960_0;  1 drivers
v0x7fa500e4e670_0 .net "Zero_o", 0 0, L_0x7fa500e5c0d0;  1 drivers
v0x7fa500e4e710_0 .net "data1_i", 31 0, L_0x7fa500e5c810;  1 drivers
v0x7fa500e4e7d0_0 .net "data2_i", 31 0, L_0x7fa500e5b6d0;  1 drivers
v0x7fa500e4e880_0 .net "data_o", 31 0, L_0x7fa500e5c030;  1 drivers
v0x7fa500e4e970_0 .var "temp", 32 0;
E_0x7fa500e4e580 .event edge, v0x7fa500e4e5b0_0, v0x7fa500e4e7d0_0, v0x7fa500e4e710_0;
L_0x7fa500e5c030 .part v0x7fa500e4e970_0, 0, 32;
L_0x7fa500e5c0d0 .part v0x7fa500e4e970_0, 32, 1;
S_0x7fa500e4eaa0 .scope module, "Add_PC" "Adder" 3 34, 6 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fa500e4eca0_0 .net "data1_in", 31 0, v0x7fa500e56710_0;  1 drivers
L_0x10f458008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa500e4ed40_0 .net "data2_in", 31 0, L_0x10f458008;  1 drivers
v0x7fa500e4edf0_0 .net "data_o", 31 0, L_0x7fa500e5a5d0;  1 drivers
L_0x7fa500e5a5d0 .arith/sum 32, v0x7fa500e56710_0, L_0x10f458008;
S_0x7fa500e4ef00 .scope module, "Control" "Control" 3 27, 7 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 4 "operation_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
v0x7fa500e4f150_0 .var "ALUSrc_o", 0 0;
v0x7fa500e4f200_0 .net "instr_i", 31 0, v0x7fa500e542a0_0;  1 drivers
v0x7fa500e4f2b0_0 .var "operation_o", 3 0;
v0x7fa500e4f370_0 .var "temp", 3 0;
E_0x7fa500e4f100 .event edge, v0x7fa500e4f200_0, v0x7fa500e4f370_0;
S_0x7fa500e4f470 .scope module, "Data_Memory" "Data_Memory" 3 60, 8 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "Mem_Read_i"
    .port_info 4 /INPUT 1 "Mem_Write_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fa500e4f750_0 .net "Mem_Read_i", 0 0, v0x7fa500e50260_0;  1 drivers
v0x7fa500e4f7f0_0 .net "Mem_Write_i", 0 0, v0x7fa500e50310_0;  1 drivers
v0x7fa500e4f890_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e4f940_0 .net "data1_i", 31 0, v0x7fa500e503e0_0;  1 drivers
v0x7fa500e4f9f0_0 .net "data2_i", 31 0, v0x7fa500e509a0_0;  1 drivers
v0x7fa500e4fae0_0 .var "data_o", 31 0;
v0x7fa500e4fb90 .array "memory", 31 0, 7 0;
E_0x7fa500e4f720 .event edge, v0x7fa500e4f7f0_0, v0x7fa500e4f750_0, v0x7fa500e4f9f0_0, v0x7fa500e4f940_0;
S_0x7fa500e4fcc0 .scope module, "EX_MEM" "EX_MEM" 3 176, 9 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ID_EX_Wb_i"
    .port_info 2 /INPUT 3 "ID_EX_M_i"
    .port_info 3 /OUTPUT 2 "MEM_WB_Wb_o"
    .port_info 4 /INPUT 32 "alu_i"
    .port_info 5 /INPUT 32 "mux3_i"
    .port_info 6 /INPUT 32 "instr_i"
    .port_info 7 /INPUT 4 "operation_i"
    .port_info 8 /OUTPUT 4 "operation_o"
    .port_info 9 /OUTPUT 1 "Mem_Read_o"
    .port_info 10 /OUTPUT 1 "Mem_Write_o"
    .port_info 11 /OUTPUT 32 "write_data_o"
    .port_info 12 /OUTPUT 32 "addr_data_o"
    .port_info 13 /OUTPUT 5 "forwarding_rd_o"
v0x7fa500e50030_0 .net "ID_EX_M_i", 2 0, v0x7fa500e52bd0_0;  1 drivers
v0x7fa500e500f0_0 .net "ID_EX_Wb_i", 1 0, v0x7fa500e52c70_0;  1 drivers
v0x7fa500e501a0_0 .var "MEM_WB_Wb_o", 1 0;
v0x7fa500e50260_0 .var "Mem_Read_o", 0 0;
v0x7fa500e50310_0 .var "Mem_Write_o", 0 0;
v0x7fa500e503e0_0 .var "addr_data_o", 31 0;
v0x7fa500e50490_0 .net "alu_i", 31 0, L_0x7fa500e5c030;  alias, 1 drivers
v0x7fa500e50540_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e505f0_0 .var "forwarding_rd_o", 4 0;
v0x7fa500e50700_0 .net "instr_i", 31 0, v0x7fa500e535b0_0;  1 drivers
v0x7fa500e507a0_0 .net "mux3_i", 31 0, v0x7fa500e58d30_0;  1 drivers
v0x7fa500e50850_0 .net "operation_i", 3 0, v0x7fa500e53960_0;  alias, 1 drivers
v0x7fa500e50910_0 .var "operation_o", 3 0;
v0x7fa500e509a0_0 .var "write_data_o", 31 0;
E_0x7fa500e4f660 .event posedge, v0x7fa500e4f890_0;
S_0x7fa500e50b70 .scope module, "Equal" "Equal" 3 207, 10 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "operation_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x7fa500e50e00_0 .net "data1_i", 31 0, L_0x7fa500e5b020;  1 drivers
v0x7fa500e50ec0_0 .net "data2_i", 31 0, L_0x7fa500e5b330;  1 drivers
v0x7fa500e50f60_0 .var "data_o", 0 0;
v0x7fa500e50ff0_0 .net "operation_i", 3 0, v0x7fa500e4f2b0_0;  1 drivers
v0x7fa500e51080_0 .var "temp_data_o", 0 0;
E_0x7fa500e50da0 .event edge, v0x7fa500e50e00_0, v0x7fa500e50ec0_0, v0x7fa500e4f2b0_0, v0x7fa500e51080_0;
S_0x7fa500e51180 .scope module, "Forwarding" "Forwarding" 3 214, 11 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "forward_MUX2_o"
    .port_info 1 /OUTPUT 2 "forward_MUX3_o"
    .port_info 2 /INPUT 5 "ID_EX_rs_i"
    .port_info 3 /INPUT 5 "ID_EX_rt_i"
    .port_info 4 /INPUT 5 "EX_MEM_rd_i"
    .port_info 5 /INPUT 2 "EX_MEM_wb_i"
    .port_info 6 /INPUT 5 "MEM_WB_rd_i"
    .port_info 7 /INPUT 1 "MEM_WB_wb_i"
L_0x7fa500e5b4c0 .functor BUFZ 2, v0x7fa500e51a50_0, C4<00>, C4<00>, C4<00>;
L_0x7fa500e5c760 .functor BUFZ 2, v0x7fa500e51b60_0, C4<00>, C4<00>, C4<00>;
v0x7fa500e514a0_0 .net "EX_MEM_rd_i", 4 0, v0x7fa500e505f0_0;  1 drivers
v0x7fa500e51550_0 .net "EX_MEM_wb_i", 1 0, v0x7fa500e501a0_0;  1 drivers
v0x7fa500e51600_0 .net "ID_EX_rs_i", 4 0, v0x7fa500e53300_0;  1 drivers
v0x7fa500e516b0_0 .net "ID_EX_rt_i", 4 0, v0x7fa500e53440_0;  1 drivers
v0x7fa500e51760_0 .net "MEM_WB_rd_i", 4 0, v0x7fa500e551d0_0;  1 drivers
v0x7fa500e51850_0 .net "MEM_WB_wb_i", 0 0, v0x7fa500e55590_0;  1 drivers
v0x7fa500e518f0_0 .net "forward_MUX2_o", 1 0, L_0x7fa500e5b4c0;  1 drivers
v0x7fa500e519a0_0 .net "forward_MUX3_o", 1 0, L_0x7fa500e5c760;  1 drivers
v0x7fa500e51a50_0 .var "tmp2", 1 0;
v0x7fa500e51b60_0 .var "tmp3", 1 0;
E_0x7fa500e51430/0 .event edge, v0x7fa500e501a0_0, v0x7fa500e505f0_0, v0x7fa500e51600_0, v0x7fa500e516b0_0;
E_0x7fa500e51430/1 .event edge, v0x7fa500e51850_0, v0x7fa500e51760_0;
E_0x7fa500e51430 .event/or E_0x7fa500e51430/0, E_0x7fa500e51430/1;
S_0x7fa500e51c90 .scope module, "Hazard_Detection" "Hazard_Detection" 3 134, 12 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "pc_o"
    .port_info 1 /OUTPUT 1 "branch_o"
    .port_info 2 /INPUT 1 "equal_i"
    .port_info 3 /INPUT 5 "IF_ID_rs_i"
    .port_info 4 /INPUT 5 "IF_ID_rt_i"
    .port_info 5 /INPUT 5 "ID_EX_rd_i"
    .port_info 6 /INPUT 3 "ID_EX_MEM_read_i"
L_0x7fa500e5c1b0 .functor BUFZ 1, v0x7fa500e52470_0, C4<0>, C4<0>, C4<0>;
v0x7fa500e51f90_0 .net "ID_EX_MEM_read_i", 2 0, v0x7fa500e52bd0_0;  alias, 1 drivers
v0x7fa500e52060_0 .net "ID_EX_rd_i", 4 0, L_0x7fa500e5c3d0;  1 drivers
v0x7fa500e52100_0 .net "IF_ID_rs_i", 4 0, L_0x7fa500e5c290;  1 drivers
v0x7fa500e521c0_0 .net "IF_ID_rt_i", 4 0, L_0x7fa500e5c330;  1 drivers
v0x7fa500e52270_0 .net "branch_o", 0 0, L_0x7fa500e5c1b0;  1 drivers
v0x7fa500e52350_0 .net "equal_i", 0 0, v0x7fa500e50f60_0;  1 drivers
v0x7fa500e523e0_0 .net "pc_o", 0 0, v0x7fa500e52510_0;  1 drivers
v0x7fa500e52470_0 .var "tmp_branch_o", 0 0;
v0x7fa500e52510_0 .var "tmp_pc_o", 0 0;
E_0x7fa500e51330 .event edge, v0x7fa500e50f60_0, v0x7fa500e50030_0, v0x7fa500e52060_0, v0x7fa500e52100_0;
S_0x7fa500e526a0 .scope module, "ID_EX" "ID_EX" 3 154, 13 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 4 "operation_i"
    .port_info 3 /OUTPUT 4 "operation_o"
    .port_info 4 /INPUT 32 "data1_i"
    .port_info 5 /INPUT 32 "data2_i"
    .port_info 6 /INPUT 32 "Sign_Extend_i"
    .port_info 7 /INPUT 32 "instr_i"
    .port_info 8 /OUTPUT 32 "mux2_o"
    .port_info 9 /OUTPUT 32 "mux3_o"
    .port_info 10 /OUTPUT 2 "EX_MEM_WB_o"
    .port_info 11 /OUTPUT 3 "EX_MEM_M_o"
    .port_info 12 /INPUT 5 "forwarding_rs_i"
    .port_info 13 /OUTPUT 5 "forwarding_rs_o"
    .port_info 14 /INPUT 5 "forwarding_rt_i"
    .port_info 15 /OUTPUT 5 "forwarding_rt_o"
    .port_info 16 /OUTPUT 32 "instr_o"
    .port_info 17 /INPUT 1 "alu_src_i"
    .port_info 18 /OUTPUT 1 "ALUSrc_o"
    .port_info 19 /OUTPUT 32 "Sign_Extend_o"
v0x7fa500e52b20_0 .var "ALUSrc_o", 0 0;
v0x7fa500e52bd0_0 .var "EX_MEM_M_o", 2 0;
v0x7fa500e52c70_0 .var "EX_MEM_WB_o", 1 0;
v0x7fa500e52d20_0 .net "Sign_Extend_i", 31 0, L_0x7fa500e5bd30;  alias, 1 drivers
v0x7fa500e52dd0_0 .var "Sign_Extend_o", 31 0;
v0x7fa500e52eb0_0 .net "addr_i", 31 0, v0x7fa500e54100_0;  alias, 1 drivers
v0x7fa500e52f50_0 .net "alu_src_i", 0 0, v0x7fa500e4f150_0;  1 drivers
v0x7fa500e53000_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e530d0_0 .net "data1_i", 31 0, L_0x7fa500e5b020;  alias, 1 drivers
v0x7fa500e531e0_0 .net "data2_i", 31 0, L_0x7fa500e5b330;  alias, 1 drivers
v0x7fa500e53270_0 .net "forwarding_rs_i", 4 0, L_0x7fa500e5c4b0;  1 drivers
v0x7fa500e53300_0 .var "forwarding_rs_o", 4 0;
v0x7fa500e533b0_0 .net "forwarding_rt_i", 4 0, L_0x7fa500e5c680;  1 drivers
v0x7fa500e53440_0 .var "forwarding_rt_o", 4 0;
v0x7fa500e53500_0 .net "instr_i", 31 0, v0x7fa500e542a0_0;  alias, 1 drivers
v0x7fa500e535b0_0 .var "instr_o", 31 0;
v0x7fa500e53660_0 .var "mux2_o", 31 0;
v0x7fa500e53800_0 .var "mux3_o", 31 0;
v0x7fa500e538b0_0 .net "operation_i", 3 0, L_0x7fa500e5b920;  1 drivers
v0x7fa500e53960_0 .var "operation_o", 3 0;
v0x7fa500e53a40_0 .var "temp_EX_MEM_M_o", 2 0;
v0x7fa500e53ad0_0 .var "temp_EX_MEM_WB_o", 1 0;
E_0x7fa500e52ad0 .event edge, v0x7fa500e538b0_0;
L_0x7fa500e5c3d0 .part v0x7fa500e535b0_0, 7, 5;
S_0x7fa500e53d00 .scope module, "IF_ID" "IF_ID" 3 144, 14 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "Instruction_Memory_i"
    .port_info 3 /INPUT 1 "Hazard_Detection_i"
    .port_info 4 /INPUT 1 "Flush_i"
    .port_info 5 /OUTPUT 32 "instr_o"
    .port_info 6 /OUTPUT 32 "addr_o"
v0x7fa500e53fa0_0 .net "Flush_i", 0 0, L_0x7fa500e5c1b0;  alias, 1 drivers
v0x7fa500e52850_0 .net "Hazard_Detection_i", 0 0, v0x7fa500e52510_0;  alias, 1 drivers
v0x7fa500e54070_0 .net "Instruction_Memory_i", 31 0, L_0x7fa500e5ad70;  1 drivers
v0x7fa500e54100_0 .var "addr_o", 31 0;
v0x7fa500e541d0_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e542a0_0 .var "instr_o", 31 0;
v0x7fa500e54370_0 .net "pc_i", 31 0, v0x7fa500e56710_0;  alias, 1 drivers
L_0x7fa500e5b3e0 .part v0x7fa500e542a0_0, 15, 5;
L_0x7fa500e5b540 .part v0x7fa500e542a0_0, 20, 5;
L_0x7fa500e5c290 .part v0x7fa500e542a0_0, 15, 5;
L_0x7fa500e5c330 .part v0x7fa500e542a0_0, 20, 5;
L_0x7fa500e5c4b0 .part v0x7fa500e542a0_0, 15, 5;
L_0x7fa500e5c680 .part v0x7fa500e542a0_0, 20, 5;
S_0x7fa500e54480 .scope module, "Instruction_Memory" "Instruction_Memory" 3 55, 15 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fa500e5ad70 .functor BUFZ 32, L_0x7fa500e5aa90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa500e54670_0 .net *"_s0", 31 0, L_0x7fa500e5aa90;  1 drivers
v0x7fa500e54730_0 .net *"_s2", 31 0, L_0x7fa500e5abf0;  1 drivers
v0x7fa500e547d0_0 .net *"_s4", 29 0, L_0x7fa500e5ab30;  1 drivers
L_0x10f458098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa500e54860_0 .net *"_s6", 1 0, L_0x10f458098;  1 drivers
v0x7fa500e54910_0 .net "addr_i", 31 0, v0x7fa500e56710_0;  alias, 1 drivers
v0x7fa500e54a30_0 .net "instr_o", 31 0, L_0x7fa500e5ad70;  alias, 1 drivers
v0x7fa500e54ac0 .array "memory", 255 0, 31 0;
L_0x7fa500e5aa90 .array/port v0x7fa500e54ac0, L_0x7fa500e5abf0;
L_0x7fa500e5ab30 .part v0x7fa500e56710_0, 2, 30;
L_0x7fa500e5abf0 .concat [ 30 2 0 0], L_0x7fa500e5ab30, L_0x10f458098;
S_0x7fa500e54b70 .scope module, "MEM_WB" "MEM_WB" 3 194, 16 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "EX_MEM_Wb_i"
    .port_info 2 /INPUT 32 "Data_Memory_i"
    .port_info 3 /INPUT 32 "addr_data_i"
    .port_info 4 /INPUT 5 "instr_i"
    .port_info 5 /INPUT 4 "operation_i"
    .port_info 6 /OUTPUT 1 "reg_write_o"
    .port_info 7 /OUTPUT 5 "reg_RDaddr_o"
    .port_info 8 /OUTPUT 32 "reg_RDdata_o"
    .port_info 9 /OUTPUT 5 "forwarding_rd_o"
v0x7fa500e54e60_0 .net "Data_Memory_i", 31 0, v0x7fa500e4fae0_0;  1 drivers
v0x7fa500e54f20_0 .net "EX_MEM_Wb_i", 1 0, v0x7fa500e501a0_0;  alias, 1 drivers
v0x7fa500e54ff0_0 .net "addr_data_i", 31 0, v0x7fa500e503e0_0;  alias, 1 drivers
v0x7fa500e550c0_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e551d0_0 .var "forwarding_rd_o", 4 0;
v0x7fa500e55260_0 .net "instr_i", 4 0, v0x7fa500e505f0_0;  alias, 1 drivers
v0x7fa500e55330_0 .net "operation_i", 3 0, v0x7fa500e50910_0;  1 drivers
v0x7fa500e553c0_0 .var "reg_RDaddr_o", 4 0;
v0x7fa500e55460_0 .var "reg_RDdata_o", 31 0;
v0x7fa500e55590_0 .var "reg_write_o", 0 0;
S_0x7fa500e556e0 .scope module, "MUX_ALUSrc" "MUX4" 3 90, 17 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10f458170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa500e5b5e0 .functor XNOR 1, v0x7fa500e52b20_0, L_0x10f458170, C4<0>, C4<0>;
v0x7fa500e558c0_0 .net/2u *"_s0", 0 0, L_0x10f458170;  1 drivers
v0x7fa500e55980_0 .net *"_s2", 0 0, L_0x7fa500e5b5e0;  1 drivers
v0x7fa500e55a20_0 .net "data1_i", 31 0, v0x7fa500e58d30_0;  alias, 1 drivers
v0x7fa500e55af0_0 .net "data2_i", 31 0, v0x7fa500e52dd0_0;  1 drivers
v0x7fa500e55ba0_0 .net "data_o", 31 0, L_0x7fa500e5b6d0;  alias, 1 drivers
v0x7fa500e55c70_0 .net "select_i", 0 0, v0x7fa500e52b20_0;  1 drivers
L_0x7fa500e5b6d0 .functor MUXZ 32, v0x7fa500e52dd0_0, v0x7fa500e58d30_0, L_0x7fa500e5b5e0, C4<>;
S_0x7fa500e55d60 .scope module, "MUX_PC" "MUX_PC" 3 104, 18 1 0, S_0x7fa500e22130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fa500e55fd0_0 .net "data1_i", 31 0, L_0x7fa500e5a5d0;  alias, 1 drivers
v0x7fa500e560a0_0 .net "data2_i", 31 0, L_0x7fa500e5a950;  alias, 1 drivers
v0x7fa500e56150_0 .var "data_o", 31 0;
v0x7fa500e56200_0 .net "select_i", 0 0, L_0x7fa500e5c1b0;  alias, 1 drivers
E_0x7fa500e55f70 .event edge, v0x7fa500e52270_0, v0x7fa500e4e230_0, v0x7fa500e4edf0_0;
S_0x7fa500e56310 .scope module, "PC" "PC" 3 46, 19 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
    .port_info 5 /INPUT 1 "select_i"
v0x7fa500e565d0_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e56670_0 .net "pc_i", 31 0, v0x7fa500e56150_0;  1 drivers
v0x7fa500e56710_0 .var "pc_o", 31 0;
v0x7fa500e567c0_0 .net "rst_i", 0 0, v0x7fa500e59d20_0;  alias, 1 drivers
v0x7fa500e56850_0 .net "select_i", 0 0, v0x7fa500e52510_0;  alias, 1 drivers
v0x7fa500e56960_0 .net "start_i", 0 0, v0x7fa500e59db0_0;  alias, 1 drivers
E_0x7fa500e56580/0 .event negedge, v0x7fa500e56960_0;
E_0x7fa500e56580/1 .event posedge, v0x7fa500e4f890_0;
E_0x7fa500e56580 .event/or E_0x7fa500e56580/0, E_0x7fa500e56580/1;
S_0x7fa500e56a70 .scope module, "Registers" "Registers" 3 69, 20 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fa500e5b020 .functor BUFZ 32, L_0x7fa500e5ae60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa500e5b330 .functor BUFZ 32, L_0x7fa500e5b0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa500e56e40_0 .net "RDaddr_i", 4 0, v0x7fa500e553c0_0;  1 drivers
v0x7fa500e56f00_0 .net "RDdata_i", 31 0, v0x7fa500e55460_0;  1 drivers
v0x7fa500e56f90_0 .net "RSaddr_i", 4 0, L_0x7fa500e5b3e0;  1 drivers
v0x7fa500e57020_0 .net "RSdata_o", 31 0, L_0x7fa500e5b020;  alias, 1 drivers
v0x7fa500e570f0_0 .net "RTaddr_i", 4 0, L_0x7fa500e5b540;  1 drivers
v0x7fa500e571c0_0 .net "RTdata_o", 31 0, L_0x7fa500e5b330;  alias, 1 drivers
v0x7fa500e57290_0 .net "RegWrite_i", 0 0, v0x7fa500e55590_0;  alias, 1 drivers
v0x7fa500e57360_0 .net *"_s0", 31 0, L_0x7fa500e5ae60;  1 drivers
v0x7fa500e573f0_0 .net *"_s10", 6 0, L_0x7fa500e5b190;  1 drivers
L_0x10f458128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa500e57500_0 .net *"_s13", 1 0, L_0x10f458128;  1 drivers
v0x7fa500e57590_0 .net *"_s2", 6 0, L_0x7fa500e5af00;  1 drivers
L_0x10f4580e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa500e57620_0 .net *"_s5", 1 0, L_0x10f4580e0;  1 drivers
v0x7fa500e576d0_0 .net *"_s8", 31 0, L_0x7fa500e5b0d0;  1 drivers
v0x7fa500e57780_0 .net "clk_i", 0 0, v0x7fa500e59b90_0;  alias, 1 drivers
v0x7fa500e57810 .array "register", 31 0, 31 0;
E_0x7fa500e564c0 .event edge, v0x7fa500e51850_0, v0x7fa500e55460_0, v0x7fa500e553c0_0;
L_0x7fa500e5ae60 .array/port v0x7fa500e57810, L_0x7fa500e5af00;
L_0x7fa500e5af00 .concat [ 5 2 0 0], L_0x7fa500e5b3e0, L_0x10f4580e0;
L_0x7fa500e5b0d0 .array/port v0x7fa500e57810, L_0x7fa500e5b190;
L_0x7fa500e5b190 .concat [ 5 2 0 0], L_0x7fa500e5b540, L_0x10f458128;
S_0x7fa500e57930 .scope module, "Sign_Extend" "Sign_Extend" 3 111, 21 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fa500e57b70_0 .net *"_s1", 0 0, L_0x7fa500e5ba80;  1 drivers
v0x7fa500e57c30_0 .net *"_s2", 19 0, L_0x7fa500e5bb20;  1 drivers
v0x7fa500e57cd0_0 .net "data_i", 31 0, v0x7fa500e542a0_0;  alias, 1 drivers
v0x7fa500e57d60_0 .net "data_o", 31 0, L_0x7fa500e5bd30;  alias, 1 drivers
v0x7fa500e57e30_0 .var "temp", 11 0;
E_0x7fa500e57b20 .event edge, v0x7fa500e4f200_0;
L_0x7fa500e5ba80 .part v0x7fa500e57e30_0, 11, 1;
LS_0x7fa500e5bb20_0_0 .concat [ 1 1 1 1], L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80;
LS_0x7fa500e5bb20_0_4 .concat [ 1 1 1 1], L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80;
LS_0x7fa500e5bb20_0_8 .concat [ 1 1 1 1], L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80;
LS_0x7fa500e5bb20_0_12 .concat [ 1 1 1 1], L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80;
LS_0x7fa500e5bb20_0_16 .concat [ 1 1 1 1], L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80, L_0x7fa500e5ba80;
LS_0x7fa500e5bb20_1_0 .concat [ 4 4 4 4], LS_0x7fa500e5bb20_0_0, LS_0x7fa500e5bb20_0_4, LS_0x7fa500e5bb20_0_8, LS_0x7fa500e5bb20_0_12;
LS_0x7fa500e5bb20_1_4 .concat [ 4 0 0 0], LS_0x7fa500e5bb20_0_16;
L_0x7fa500e5bb20 .concat [ 16 4 0 0], LS_0x7fa500e5bb20_1_0, LS_0x7fa500e5bb20_1_4;
L_0x7fa500e5bd30 .concat [ 12 20 0 0], v0x7fa500e57e30_0, L_0x7fa500e5bb20;
S_0x7fa500e57f30 .scope module, "mux2" "MUX32" 3 226, 22 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
L_0x7fa500e5c810 .functor BUFZ 32, v0x7fa500e58580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa500e581c0_0 .net "data1_i", 31 0, v0x7fa500e53660_0;  1 drivers
v0x7fa500e58290_0 .net "data2_i", 31 0, v0x7fa500e55460_0;  alias, 1 drivers
v0x7fa500e58360_0 .net "data3_i", 31 0, v0x7fa500e503e0_0;  alias, 1 drivers
v0x7fa500e583f0_0 .net "data_o", 31 0, L_0x7fa500e5c810;  alias, 1 drivers
v0x7fa500e584b0_0 .net "select_i", 1 0, L_0x7fa500e5b4c0;  alias, 1 drivers
v0x7fa500e58580_0 .var "tmp_data_o", 31 0;
E_0x7fa500e58190 .event edge, v0x7fa500e4f940_0, v0x7fa500e55460_0, v0x7fa500e53660_0, v0x7fa500e518f0_0;
S_0x7fa500e586a0 .scope module, "mux3" "MUX32" 3 234, 22 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
v0x7fa500e58930_0 .net "data1_i", 31 0, v0x7fa500e53800_0;  1 drivers
v0x7fa500e58a00_0 .net "data2_i", 31 0, v0x7fa500e55460_0;  alias, 1 drivers
v0x7fa500e58a90_0 .net "data3_i", 31 0, v0x7fa500e503e0_0;  alias, 1 drivers
v0x7fa500e58bc0_0 .net "data_o", 31 0, v0x7fa500e58d30_0;  alias, 1 drivers
v0x7fa500e58c60_0 .net "select_i", 1 0, L_0x7fa500e5c760;  alias, 1 drivers
v0x7fa500e58d30_0 .var "tmp_data_o", 31 0;
E_0x7fa500e588d0 .event edge, v0x7fa500e4f940_0, v0x7fa500e55460_0, v0x7fa500e53800_0, v0x7fa500e519a0_0;
S_0x7fa500e58e40 .scope module, "muxhazard" "muxhazard" 3 96, 23 1 0, S_0x7fa500e22130;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data1_i"
    .port_info 1 /INPUT 4 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 4 "data_o"
L_0x10f4581b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa500e5b830 .functor XNOR 1, v0x7fa500e52510_0, L_0x10f4581b8, C4<0>, C4<0>;
v0x7fa500e59070_0 .net/2u *"_s0", 0 0, L_0x10f4581b8;  1 drivers
v0x7fa500e59130_0 .net *"_s2", 0 0, L_0x7fa500e5b830;  1 drivers
v0x7fa500e591d0_0 .net "data1_i", 3 0, v0x7fa500e4f2b0_0;  alias, 1 drivers
L_0x10f458200 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fa500e592a0_0 .net "data2_i", 3 0, L_0x10f458200;  1 drivers
v0x7fa500e59340_0 .net "data_o", 3 0, L_0x7fa500e5b920;  alias, 1 drivers
v0x7fa500e59410_0 .net "select_i", 0 0, v0x7fa500e52510_0;  alias, 1 drivers
L_0x7fa500e5b920 .functor MUXZ 4, L_0x10f458200, v0x7fa500e4f2b0_0, L_0x7fa500e5b830, C4<>;
    .scope S_0x7fa500e4ef00;
T_0 ;
    %wait E_0x7fa500e4f100;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 3, 12, 5;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 3, 12, 5;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 25, 6;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa500e4f370_0, 0, 4;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x7fa500e4f370_0;
    %store/vec4 v0x7fa500e4f2b0_0, 0, 4;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e4f150_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e4f150_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fa500e4f200_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e4f150_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa500e4f150_0, 0, 1;
T_0.21 ;
T_0.19 ;
T_0.17 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa500e56310;
T_1 ;
    %wait E_0x7fa500e56580;
    %load/vec4 v0x7fa500e56960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa500e56710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa500e56850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa500e56710_0;
    %assign/vec4 v0x7fa500e56710_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa500e56960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fa500e56670_0;
    %assign/vec4 v0x7fa500e56710_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa500e56710_0;
    %assign/vec4 v0x7fa500e56710_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa500e4f470;
T_2 ;
    %wait E_0x7fa500e4f720;
    %load/vec4 v0x7fa500e4f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fa500e4f9f0_0;
    %pad/u 8;
    %ix/getv 3, v0x7fa500e4f940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa500e4fb90, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fa500e4f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv 4, v0x7fa500e4f940_0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %pad/u 32;
    %assign/vec4 v0x7fa500e4fae0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa500e4fae0_0, 0;
T_2.3 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa500e56a70;
T_3 ;
    %wait E_0x7fa500e564c0;
    %load/vec4 v0x7fa500e57290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fa500e56f00_0;
    %load/vec4 v0x7fa500e56e40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa500e57810, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa500e55d60;
T_4 ;
    %wait E_0x7fa500e55f70;
    %load/vec4 v0x7fa500e56200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fa500e560a0_0;
    %store/vec4 v0x7fa500e56150_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa500e55fd0_0;
    %store/vec4 v0x7fa500e56150_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa500e57930;
T_5 ;
    %wait E_0x7fa500e57b20;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fa500e57e30_0, 0, 12;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa500e57e30_0, 4, 5;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa500e57e30_0, 4, 7;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa500e57e30_0, 4, 4;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa500e57e30_0, 4, 6;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa500e57e30_0, 4, 1;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa500e57e30_0, 4, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fa500e57cd0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fa500e57e30_0, 0, 12;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa500e4e310;
T_6 ;
    %wait E_0x7fa500e4e580;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x7fa500e4e5b0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x7fa500e4e710_0;
    %pad/u 33;
    %load/vec4 v0x7fa500e4e7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 4294967295, 4294967295, 33;
    %store/vec4 v0x7fa500e4e970_0, 0, 33;
T_6.15 ;
T_6.13 ;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa500e51c90;
T_7 ;
    %wait E_0x7fa500e51330;
    %load/vec4 v0x7fa500e52350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa500e52470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa500e52510_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa500e52470_0, 0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa500e52510_0, 0;
    %load/vec4 v0x7fa500e51f90_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fa500e52060_0;
    %load/vec4 v0x7fa500e52100_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa500e52060_0;
    %load/vec4 v0x7fa500e52100_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa500e52510_0, 0;
T_7.4 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa500e53d00;
T_8 ;
    %wait E_0x7fa500e4f660;
    %load/vec4 v0x7fa500e52850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fa500e542a0_0;
    %assign/vec4 v0x7fa500e542a0_0, 0;
    %load/vec4 v0x7fa500e54100_0;
    %assign/vec4 v0x7fa500e54100_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fa500e53fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa500e542a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa500e54100_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fa500e54070_0;
    %assign/vec4 v0x7fa500e542a0_0, 0;
    %load/vec4 v0x7fa500e54370_0;
    %assign/vec4 v0x7fa500e54100_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa500e526a0;
T_9 ;
    %wait E_0x7fa500e52ad0;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 3, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 4, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa500e53a40_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa500e53ad0_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fa500e53a40_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa500e53ad0_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa500e53a40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa500e53ad0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fa500e538b0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa500e53a40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa500e53ad0_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa500e53a40_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa500e53ad0_0, 0, 2;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa500e526a0;
T_10 ;
    %wait E_0x7fa500e4f660;
    %load/vec4 v0x7fa500e53a40_0;
    %assign/vec4 v0x7fa500e52bd0_0, 0;
    %load/vec4 v0x7fa500e53ad0_0;
    %assign/vec4 v0x7fa500e52c70_0, 0;
    %load/vec4 v0x7fa500e53500_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7fa500e53300_0, 0;
    %load/vec4 v0x7fa500e53500_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7fa500e53440_0, 0;
    %load/vec4 v0x7fa500e538b0_0;
    %assign/vec4 v0x7fa500e53960_0, 0;
    %load/vec4 v0x7fa500e53500_0;
    %assign/vec4 v0x7fa500e535b0_0, 0;
    %load/vec4 v0x7fa500e530d0_0;
    %assign/vec4 v0x7fa500e53660_0, 0;
    %load/vec4 v0x7fa500e531e0_0;
    %assign/vec4 v0x7fa500e53800_0, 0;
    %load/vec4 v0x7fa500e52f50_0;
    %assign/vec4 v0x7fa500e52b20_0, 0;
    %load/vec4 v0x7fa500e52d20_0;
    %assign/vec4 v0x7fa500e52dd0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa500e4fcc0;
T_11 ;
    %wait E_0x7fa500e4f660;
    %load/vec4 v0x7fa500e50850_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa500e50260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa500e50310_0, 0;
T_11.0 ;
    %load/vec4 v0x7fa500e50850_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa500e50260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa500e50310_0, 0;
T_11.2 ;
    %load/vec4 v0x7fa500e50850_0;
    %assign/vec4 v0x7fa500e50910_0, 0;
    %load/vec4 v0x7fa500e50490_0;
    %assign/vec4 v0x7fa500e503e0_0, 0;
    %load/vec4 v0x7fa500e50700_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x7fa500e505f0_0, 0;
    %load/vec4 v0x7fa500e507a0_0;
    %assign/vec4 v0x7fa500e509a0_0, 0;
    %load/vec4 v0x7fa500e500f0_0;
    %assign/vec4 v0x7fa500e501a0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa500e54b70;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa500e55590_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa500e553c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa500e551d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa500e55460_0, 0;
    %end;
    .thread T_12;
    .scope S_0x7fa500e54b70;
T_13 ;
    %wait E_0x7fa500e4f660;
    %load/vec4 v0x7fa500e54f20_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fa500e54e60_0;
    %assign/vec4 v0x7fa500e55460_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fa500e54ff0_0;
    %assign/vec4 v0x7fa500e55460_0, 0;
T_13.1 ;
    %load/vec4 v0x7fa500e54f20_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fa500e55590_0, 0;
    %load/vec4 v0x7fa500e55260_0;
    %assign/vec4 v0x7fa500e553c0_0, 0;
    %load/vec4 v0x7fa500e55260_0;
    %assign/vec4 v0x7fa500e551d0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa500e50b70;
T_14 ;
    %wait E_0x7fa500e50da0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa500e51080_0, 0, 1;
    %load/vec4 v0x7fa500e50e00_0;
    %load/vec4 v0x7fa500e50ec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa500e50ff0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e51080_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa500e51080_0, 0, 1;
T_14.1 ;
    %load/vec4 v0x7fa500e51080_0;
    %store/vec4 v0x7fa500e50f60_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa500e51180;
T_15 ;
    %wait E_0x7fa500e51430;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa500e51a50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa500e51b60_0, 0, 2;
    %load/vec4 v0x7fa500e51550_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa500e514a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa500e514a0_0;
    %load/vec4 v0x7fa500e51600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa500e51a50_0, 0, 2;
T_15.0 ;
    %load/vec4 v0x7fa500e51550_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa500e514a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa500e514a0_0;
    %load/vec4 v0x7fa500e516b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa500e51b60_0, 0, 2;
T_15.2 ;
    %load/vec4 v0x7fa500e51850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa500e51760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa500e51760_0;
    %load/vec4 v0x7fa500e51600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa500e51a50_0, 0, 2;
T_15.4 ;
    %load/vec4 v0x7fa500e51850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa500e51760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fa500e51760_0;
    %load/vec4 v0x7fa500e516b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa500e51b60_0, 0, 2;
T_15.6 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa500e57f30;
T_16 ;
    %wait E_0x7fa500e58190;
    %load/vec4 v0x7fa500e584b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fa500e58360_0;
    %store/vec4 v0x7fa500e58580_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fa500e584b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fa500e58290_0;
    %store/vec4 v0x7fa500e58580_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fa500e581c0_0;
    %store/vec4 v0x7fa500e58580_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa500e586a0;
T_17 ;
    %wait E_0x7fa500e588d0;
    %load/vec4 v0x7fa500e58c60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fa500e58a90_0;
    %store/vec4 v0x7fa500e58d30_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fa500e58c60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7fa500e58a00_0;
    %store/vec4 v0x7fa500e58d30_0, 0, 32;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fa500e58930_0;
    %store/vec4 v0x7fa500e58d30_0, 0, 32;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fa500e20840;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fa500e59b90_0;
    %inv;
    %store/vec4 v0x7fa500e59b90_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa500e20840;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa500e59e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa500e5a0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa500e59ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa500e59fa0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fa500e59fa0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa500e59fa0_0;
    %store/vec4a v0x7fa500e54ac0, 4, 0;
    %load/vec4 v0x7fa500e59fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa500e59fa0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa500e59fa0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fa500e59fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fa500e59fa0_0;
    %store/vec4a v0x7fa500e4fb90, 4, 0;
    %load/vec4 v0x7fa500e59fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa500e59fa0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa500e59fa0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fa500e59fa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa500e59fa0_0;
    %store/vec4a v0x7fa500e57810, 4, 0;
    %load/vec4 v0x7fa500e59fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa500e59fa0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %vpi_call 2 40 "$readmemb", "Fibonacci_instruction.txt", v0x7fa500e54ac0 {0 0 0};
    %vpi_func 2 44 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fa500e5a040_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa500e4fb90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e59b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa500e59d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa500e59db0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e59d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa500e59db0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fa500e20840;
T_20 ;
    %wait E_0x7fa500e4f660;
    %load/vec4 v0x7fa500e59e40_0;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 62 "$stop" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fa500e523e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa500e4f2b0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fa500e5a0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa500e5a0f0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fa500e52270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fa500e59ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa500e59ed0_0, 0, 32;
T_20.4 ;
    %vpi_call 2 69 "$display", "Count %d, Clk %d, Start %d", v0x7fa500e59e40_0, v0x7fa500e59b90_0, v0x7fa500e59db0_0 {0 0 0};
    %vpi_call 2 70 "$display", "[CPU]: clk_i=%d, start_i=%d", v0x7fa500e594e0_0, v0x7fa500e59a60_0 {0 0 0};
    %vpi_call 2 71 "$display", "[MUX_PC]: add_pc_i = %d, add_branch = %d, select_i = %d, data_o = %d", v0x7fa500e55fd0_0, v0x7fa500e560a0_0, v0x7fa500e56200_0, v0x7fa500e56150_0 {0 0 0};
    %vpi_call 2 72 "$display", "[PC]: clk_i=%d, start_i=%d, pc_i=%d, pc_o=%d", v0x7fa500e565d0_0, v0x7fa500e56960_0, v0x7fa500e56670_0, v0x7fa500e56710_0 {0 0 0};
    %vpi_call 2 73 "$display", "[IF_ID]: pc_i=%d, Instruction_Memory_i=%b", v0x7fa500e54370_0, v0x7fa500e54070_0 {0 0 0};
    %vpi_call 2 74 "$display", "[IF_ID]: addr_o=%d, inst_o=%b", v0x7fa500e54100_0, v0x7fa500e542a0_0 {0 0 0};
    %vpi_call 2 75 "$display", "data1 %d data2 %d adder_shift %d", v0x7fa500e4e090_0, v0x7fa500e4e140_0, v0x7fa500e4e230_0 {0 0 0};
    %vpi_call 2 76 "$display", "[Registers]: RSaddr_i=%d, RTaddr_i=%d, RDaddr_i=%d, RDdata_i=%d, RegWrite_i=%d, RSdata_o=%d, RTdata_o=%d", v0x7fa500e56f90_0, v0x7fa500e570f0_0, v0x7fa500e56e40_0, v0x7fa500e56f00_0, v0x7fa500e57290_0, v0x7fa500e57020_0, v0x7fa500e571c0_0 {0 0 0};
    %vpi_call 2 78 "$display", "[Hazard]: stall_o=%d, flush_o=%d", v0x7fa500e523e0_0, v0x7fa500e52270_0 {0 0 0};
    %vpi_call 2 79 "$display", "[ID_EX]: opeation_i=%b, ALUSrc_i=%d", v0x7fa500e538b0_0, v0x7fa500e52f50_0 {0 0 0};
    %vpi_call 2 80 "$display", "[ID_EX]: RSdata_i=%d, RTdata_i=%d, RSaddr_i=%d, RTaddr_i=%d, instr_i=%b, Sign_Extend_i=%d", v0x7fa500e530d0_0, v0x7fa500e531e0_0, v0x7fa500e53270_0, v0x7fa500e533b0_0, v0x7fa500e53500_0, v0x7fa500e52d20_0 {0 0 0};
    %vpi_call 2 81 "$display", "[ID_EX]: operation_o=%b, ALUSrc_o=%d", v0x7fa500e53960_0, v0x7fa500e52b20_0 {0 0 0};
    %vpi_call 2 82 "$display", "[ID_EX]: RSdata_o=%d, RTdata_o=%d, RSaddr_o=%d, RTaddr_o=%d, instr_o=%b, Sign_Extend_o=%d,", v0x7fa500e53660_0, v0x7fa500e53800_0, v0x7fa500e53300_0, v0x7fa500e53440_0, v0x7fa500e535b0_0, v0x7fa500e52dd0_0 {0 0 0};
    %vpi_call 2 83 "$display", "[ALU]: data1_i=%d, data2_i=%d, ALUCtrl_i=%b, data_o=%d, Zero_o=%d", v0x7fa500e4e710_0, v0x7fa500e4e7d0_0, v0x7fa500e4e5b0_0, v0x7fa500e4e880_0, v0x7fa500e4e670_0 {0 0 0};
    %vpi_call 2 84 "$display", "[EX_MEM]: ALU_i=%d, RTdata_i=%d, inst_i=%b, RegWrite_signal_i=%b, Memsignal_i=%b", v0x7fa500e50490_0, v0x7fa500e507a0_0, v0x7fa500e50700_0, v0x7fa500e500f0_0, v0x7fa500e50030_0 {0 0 0};
    %vpi_call 2 85 "$display", "[EX_MEM]: ALU_o=%d, RTdata_o=%d, inst_o=%d, RegWrite_signal_o=%b, Mem_write_o=%d, Mem_read_o=%d", v0x7fa500e503e0_0, v0x7fa500e509a0_0, v0x7fa500e505f0_0, v0x7fa500e501a0_0, v0x7fa500e50310_0, v0x7fa500e50260_0 {0 0 0};
    %vpi_call 2 86 "$display", "[MEM_WB]: Data_Memory_i=%d, addr_data_i=%d, RDaddr_i=%d, RegWrite_i=%b", v0x7fa500e54e60_0, v0x7fa500e54ff0_0, v0x7fa500e55260_0, v0x7fa500e54f20_0 {0 0 0};
    %vpi_call 2 87 "$display", "[MEM_WB]: reg_RDdata_o=%b, reg_RDaddr_o=%b, RegWrite_o=%d", v0x7fa500e55460_0, v0x7fa500e553c0_0, v0x7fa500e55590_0 {0 0 0};
    %vpi_call 2 88 "$display", "[Forward]: Sselect_o=%b, Tselect_o=%b", v0x7fa500e518f0_0, v0x7fa500e519a0_0 {0 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7fa500e5a040_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fa500e59e40_0, v0x7fa500e59db0_0, v0x7fa500e5a0f0_0, v0x7fa500e59ed0_0, v0x7fa500e56710_0 {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fa500e5a040_0, "Registers" {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fa500e5a040_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fa500e57810, 0>, &A<v0x7fa500e57810, 8>, &A<v0x7fa500e57810, 16>, &A<v0x7fa500e57810, 24> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fa500e5a040_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fa500e57810, 1>, &A<v0x7fa500e57810, 9>, &A<v0x7fa500e57810, 17>, &A<v0x7fa500e57810, 25> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fa500e5a040_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fa500e57810, 2>, &A<v0x7fa500e57810, 10>, &A<v0x7fa500e57810, 18>, &A<v0x7fa500e57810, 26> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fa500e5a040_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fa500e57810, 3>, &A<v0x7fa500e57810, 11>, &A<v0x7fa500e57810, 19>, &A<v0x7fa500e57810, 27> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fa500e5a040_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fa500e57810, 4>, &A<v0x7fa500e57810, 12>, &A<v0x7fa500e57810, 20>, &A<v0x7fa500e57810, 28> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x7fa500e5a040_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fa500e57810, 5>, &A<v0x7fa500e57810, 13>, &A<v0x7fa500e57810, 21>, &A<v0x7fa500e57810, 29> {0 0 0};
    %vpi_call 2 102 "$fdisplay", v0x7fa500e5a040_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fa500e57810, 6>, &A<v0x7fa500e57810, 14>, &A<v0x7fa500e57810, 22>, &A<v0x7fa500e57810, 30> {0 0 0};
    %vpi_call 2 103 "$fdisplay", v0x7fa500e5a040_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fa500e57810, 7>, &A<v0x7fa500e57810, 15>, &A<v0x7fa500e57810, 23>, &A<v0x7fa500e57810, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 106 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 107 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 108 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 109 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 110 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 111 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 112 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa500e4fb90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 113 "$fdisplay", v0x7fa500e5a040_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fa500e5a040_0, "\012" {0 0 0};
    %load/vec4 v0x7fa500e59e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa500e59e40_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "adder_shift.v";
    "alu.v";
    "adder.v";
    "control.v";
    "data_memory.v";
    "EX_MEM.v";
    "equla.v";
    "forwarding.v";
    "hazard_detection.v";
    "ID_EX.v";
    "IF_ID.v";
    "instruction_memory.v";
    "MEM_MB.v";
    "mux4.v";
    "Mux_pc.v";
    "pc.v";
    "register.v";
    "sign_extend.v";
    "mux32.v";
    "muxhazard.v";
