$date
  Sun Jan 30 17:19:15 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module rom_test_bench $end
$var reg 1 ! enable $end
$var reg 3 " address[2:0] $end
$var reg 6 # data[5:0] $end
$scope module dut $end
$var reg 1 $ enable $end
$var reg 3 % address[2:0] $end
$var reg 6 & data[5:0] $end
$comment word is not handled $end
$var reg 1 ' initialized $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b000 "
b000000 #
1$
b000 %
b000000 &
1'
#15000000
#30000000
b111 "
b110001 #
b111 %
b110001 &
#45000000
b010 "
b000100 #
b010 %
b000100 &
#60000000
b110 "
b100100 #
b110 %
b100100 &
#75000000
0!
bZZZZZZ #
0$
bZZZZZZ &
#90000000
1!
b101 "
b011001 #
1$
b101 %
b011001 &
#105000000
