NMOS NOR
.SUBCKT NOR A B VDD VGG 0 OUT
M1 OUT A 0 0 MOS1 w=1e-6 l=1e-6
.MODEL MOS1 NMOS VTO=1.5
M2 OUT B 0 0 MOS1 w=1e-6 l=1e-6
M3 VDD VGG OUT OUT MOS2 w=1e-6 l=25e-6
.MODEL MOS2 NMOS VTO=2
.ENDS
X1. A B VDD VGG 0 OUT NOR
C1 0 OUT 0.5e-15
VDD VDD 0 5
VGG VGG 0 7
VA A 0 DC PULSE(0 5 1e-9 1e-9 1e-9 50e-9 100e-9)
VB B 0 DC PULSE(0 5 1e-9 1e-9 1e-9 100e-9 200e-9)

*stepsize = 1e-12
*finalstep = 5e-7
