<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CONTROL_MODULE" id="CONTROL_MODULE">
  
  
  <register acronym="CTRL_REVISION" description="" id="CTRL_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Scheme value" end="30" id="IP_REV_SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" " end="28" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" Function value" end="16" id="IP_REV_FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" RTL Version value" end="11" id="IP_REV_RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Major Revision value" end="8" id="IP_REV_MAJOR" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" Custom Version value" end="6" id="IP_REV_CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Minor Revision value" end="0" id="IP_REV_MINOR" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_HWINFO" description="" id="CTRL_HWINFO" offset="0x4" width="32">
    
  <bitfield begin="31" description=" IP Module dependent" end="0" id="IP_HWINFO" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_SYSCONFIG" description="" id="CTRL_SYSCONFIG" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" Configure local initiator state management    [[br]]00 : Force Standby[[br]] [[br]]01 : No Standby Mode[[br]] [[br]]10 : Smart Standby[[br]] [[br]]11 : Smart Standby wakeup capable[[br]]Reserved in Control Module since it has no local initiator." end="4" id="STANDBY" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="3" description=" Configure local target state management    [[br]]00 : Force Idle[[br]] [[br]]01 : No Idle[[br]] [[br]]10 : Smart Idle[[br]] [[br]]11 : Smart Idle wakeup capable" end="2" id="IDLEMODE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" Sensitivity to Emulation suspend input. [[br]]0 : Module is sensitive to EMU suspend[[br]] [[br]]1 : Module  not sensitive to EMU suspend" end="1" id="FREEEMU" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_STS" description="" id="CTRL_STS" offset="0x40" width="32">
    
  <bitfield begin="31" description=" [[br]]0: Use SYSBOOT15_14 (bits 23 to 22)   [[br]]1: Use crystal_freq_selection (bits 30  to 29)" end="31" id="CRYSTAL_FREQ_SOURCE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" This register bitfield is valid only when crystal_freq_source (bit 31) is 1. [[br]]00: selects 19.2MHz[[br]] [[br]]01: selects 24MHz[[br]] [[br]]10: selects 25MHz[[br]] [[br]]11: selects 26MHz" end="29" id="CRYSTAL_FREQ_SELECTION" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="28" description=" " end="27" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="26" description=" Reserved for future" end="26" id="SYSBOOT18" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Used by Control Module to determine whether CLKOUT1 pin is selected as default mux mode on device pin xdma_event_intr0. [[br]]1: CLKOUT1 is selected as default mux mode[[br]]  [[br]]0: Pinmux Mode0 function is selected as the default mux mode" end="25" id="SYSBOOT17" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" Used by boot ROM   [[br]]0: QSPI Mux mode 0 or gpmc wait0 Mux mode 0[[br]] [[br]]1: QSPI Mux mode 1 or gpmc wait0 Mux mode 1" end="24" id="SYSBOOT16" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" Used to select crystal clock frequency. [[br]]This register bitfield is valid only when crystal_freq_source (bit 31) is 0. [[br]]00: Selects 19.2MHz[[br]]   [[br]]01: Selects 24MHz[[br]] [[br]]10: Selects 25MHz[[br]] [[br]]11: Selects 26MHz" end="22" id="SYSBOOT15_14" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="21" description=" Reserved for future use" end="20" id="SYSBOOT13_12" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description=" GPMC CS0 Default Address Muxing    [[br]]00 : No Addr/Data Muxing[[br]] [[br]]01 : Addr/Addr/Data Muxing[[br]] [[br]]10 : Addr/Data Muxing[[br]] [[br]]11 : Reserved" end="18" id="ADMUX" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description=" GPMC CS0 Default Wait Enable    [[br]]0 : Ignore WAIT input[[br]] [[br]]1 : Use WAIT input" end="17" id="WAITEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" GPMC CS0 Default Bus Width   [[br]]0: 8 bit data bus[[br]]1: 16 bit data bus" end="16" id="BW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" [[br]]000: Reserved[[br]] [[br]]001: Reserved[[br]] [[br]]010: Reserved[[br]] [[br]]011: General Purpose (GP) Device[[br]] [[br]]111: Reserved" end="8" id="DEVTYPE" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description=" SYSBOOT0 (bits 7 to 6): Used by Boot ROM for selecting MII/RMII/RGMII modes(1)[[br]]00b - MII[[br]]01b - RMII[[br]]10b - RGMII with internal delay[[br]]11b - RGMII without internal delay[[br]]SYSBOOT0(bits 5 to 0): ROM Boot Selection" end="0" id="SYSBOOT0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MPU_L2" description="" id="CTRL_MPU_L2" offset="0x1E0" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" Enables MPUSS L2 Cache as SRAM[[br]] [[br]]0 - Select L2 cache operation[[br]] [[br]]1 - Configure L2 cache as L3 OCMC RAM" end="16" id="PIUSEL2SRAM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="0" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CORE_SLDO" description="" id="CTRL_CORE_SLDO" offset="0x428" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Trims VDDAR" end="16" id="VSET" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="0" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MPU_SLDO" description="" id="CTRL_MPU_SLDO" offset="0x42C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Trims VDDAR" end="16" id="VSET" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description=" " end="0" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CLK32KDIVRATIO" description="" id="CTRL_CLK32KDIVRATIO" offset="0x444" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 : OPP100 operation use ratio for 24MHz to 32KHz division   [[br]]1 : OPP50 operation use ratio for 12MHz to 32KHz division" end="0" id="CLKDIVOPP50_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_BANDGAP" description="" id="CTRL_BANDGAP" offset="0x448" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" temperature data from ADC" end="8" id="DTEMP" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" high uses resister divider as reference rather than bandgap. [[br]]Wait 150us after BGROFF=0 then pull it low" end="7" id="CBIASSEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" high turns off bandgap (OFF mode)" end="6" id="BGROFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" high turns off temperature sensor" end="5" id="TMPSOFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" high transition starts new ADC conversion cycle" end="4" id="SOC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" low resets the digital outputs" end="3" id="CLRZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" high is continuous conversion mode low is single conversion mode" end="2" id="CONTCONV" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" when low DTEMP is valid" end="1" id="ECOZ" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" goes high during thermal shutdown event (147C)" end="0" id="TSHUT" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_BANDGAP_TRIM" description="" id="CTRL_BANDGAP_TRIM" offset="0x44C" width="32">
    
  <bitfield begin="31" description=" trim the output voltage of bandgap" end="24" id="DTRBGAPC" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" trim the output voltage of bandgap" end="16" id="DTRBGAPV" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" trim the temperature sensor" end="8" id="DTRTEMPS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" trim the temperature sensor" end="0" id="DTRTEMPSC" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_PLL_CLKINPULOW" description="" id="CTRL_PLL_CLKINPULOW" offset="0x458" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" [[br]]0 : Select CORE_CLKOUT_M6 clock as CLKINPULOW   [[br]]1 : Select PER_CLKOUT_M2 clock as CLKINPULOW" end="2" id="DDR_PLL_CLKINPULOW_SEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]0 : Select CORE_CLKOUT_M6 clock as CLKINPULOW   [[br]]1 : Select PER_CLKOUT_M2 clock as CLKINPULOW" end="1" id="DISP_PLL_CLKINPULOW_SEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 : Select CORE_CLKOUT_M6 clock as CLKINPULOW   [[br]]1 : Select PER_CLKOUT_M2 clock as CLKINPULOW" end="0" id="MPU_DPLL_CLKINPULOW_SEL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MOSC" description="" id="CTRL_MOSC" offset="0x468" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 : When reselect is low an internal 1megohm resistor is connected between padxi and padxo for oscillator bias. [[br]]1 : When resselect is asserted (high) the internal resistor is disconnected. [[br]]For oscillation with a crystal while resselect is high an external resistor must be connected between padxi and padxo to provide bias." end="0" id="RESSELECT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DEEPSLEEP" description="" id="CTRL_DEEPSLEEP" offset="0x470" width="32">
    
  <bitfield begin="31" description=" " end="19" id="RESERVED_1" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description=" Forces the DSPADCONF by overriding control from PRCM" end="18" id="FORCE_DSPADCONF_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Deep Sleep Enable   When this bit is set the master oscillator clock is gated" end="17" id="DSEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" " end="16" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description=" Programmable count of how many OSC clocks needs to be seen before exiting deep sleep mode" end="0" id="DSCOUNT" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DPLL_PWR_SW_STS" description="" id="CTRL_DPLL_PWR_SW_STS" offset="0x50C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" PGOODOUT signals from DDR DPLL" end="25" id="PGOODOUT_DDR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description=" PONOUT signal from DDR DPLL" end="24" id="PONOUT_DDR" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" PGOODOUT signal from DISP DPLL" end="17" id="PGOODOUT_DISP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description=" PONOUT signal from DISP DPLL" end="16" id="PONOUT_DISP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" PGOODOUT signal from PER DPLL" end="9" id="PGOODOUT_PER" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" PONOUT signal from PER DPLL" end="8" id="PONOUT_PER" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_4" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" PGOODOUT signal from MPU DPLL" end="1" id="PGOODOUT_MPU" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" PONOUT signal from MPU DPLL" end="0" id="PONOUT_MPU" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPLAY_PLL_SEL" description="" id="CTRL_DISPLAY_PLL_SEL" offset="0x534" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 : PRCM controls display PLL   [[br]]1 : DISPPLL_* controls display PLL" end="0" id="SELECT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DEVICE_ID" description="" id="CTRL_DEVICE_ID" offset="0x600" width="32">
    
  <bitfield begin="31" description=" Device revision" end="28" id="DEVREV" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" Device part number (unique JTAG ID)" end="12" id="PARTNUM" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="11" description=" Manufacturer's JTAG ID" end="1" id="MFGR" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="0" description=" Reserved - always 1" end="0" id="ID_LSB" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DEV_FEATURE" description="" id="CTRL_DEV_FEATURE" offset="0x604" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" When set indicates 3D Graphics (SGX) is Enabled" end="29" id="SGX" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description=" " end="26" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="25" description=" When set indicates DSS is Enabled" end="25" id="DSS" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description=" " end="24" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description=" Individual bits being enabled indicate certain PRU-ICSS Features are enabled. [[br]]Please refer to PRU-ICSS documentation for details." end="16" id="PRU_ICSS_FEA" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description=" " end="8" id="RESERVED_4" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" When set indicates DCAN is enabled (DCAN0 and DCAN1)" end="7" id="DCAN" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" " end="2" id="RESERVED_5" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="1" description=" When set indicates that CPSW  is enabled" end="1" id="CPSW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" When set indicates PRU-ICSS module is enabled" end="0" id="PRU_ICSS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_INIT_PRIORITY_0" description="" id="CTRL_INIT_PRIORITY_0" offset="0x608" width="32">
    
  <bitfield begin="31" description=" " end="28" id="RESERVED_1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="27" description=" TPTC 2 Write Port initiator priority" end="26" id="TCWR2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="25" description=" TPTC 2 Read Port initiator priority" end="24" id="TCRD2" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" TPTC 1 Write Port initiator priority" end="22" id="TCWR1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="21" description=" TPTC 1 Read Port initiator priority" end="20" id="TCRD1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description=" TPTC 1 Write Port initiator priority" end="18" id="TCWR0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="17" description=" TPTC 1 Read Port initiator priority" end="16" id="TCRD0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="15" description=" P1500 Port Initiator priority" end="14" id="P1500" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description=" " end="6" id="RESERVED_2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="5" description=" PRU-ICSS1 initiator priority" end="4" id="PRU_ICSS1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" Reserved" end="2" id="PRU_ICSS0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" Host ARM MPU  initiator priority" end="0" id="HOST_ARM" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CTRL_INIT_PRIORITY_1" description="" id="CTRL_INIT_PRIORITY_1" offset="0x60C" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Debug Subsystem initiator priority" end="24" id="DBG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" SGX initiator priority" end="20" id="SGX" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="19" description=" " end="12" id="RESERVED_3" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="11" description=" VPFE1 initiator priority" end="10" id="VPFE1" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description=" VPFE0 initiator priority" end="8" id="VPFE0" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" " end="4" id="RESERVED_4" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description=" DSS DMA port initiator priority" end="2" id="DSS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" CPSW initiator priority" end="0" id="CPSW" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DEV_ATTR" description="" id="CTRL_DEV_ATTR" offset="0x610" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" 00b - ZDN[[br]] 01b - Reserved[[br]] 10b - Reserved[[br]] 11b - Reserved" end="13" id="PACKAGE_TYPE" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="12" description=" " end="12" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description=" 0xFFA     600MHz ARM MPU Maximum[[br]] 0xFC2     1GHz ARM MPU Maximum" end="0" id="MPU_MAX_FREQ" rwaccess="R" width="12"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPTC_CFG" description="" id="CTRL_TPTC_CFG" offset="0x614" width="32">
    
  <bitfield begin="31" description=" " end="6" id="RESERVED_1" rwaccess="R" width="26"></bitfield>
    
  <bitfield begin="5" description=" TC2 Default Burst Size    [[br]]00 = 16 byte[[br]] [[br]]01 = 32 byte[[br]] [[br]]10 = 64 byte[[br]] [[br]]11 = 128 byte" end="4" id="TC2DBS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="3" description=" TC1 Default Burst Size" end="2" id="TC1DBS" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" TC0 Default Burst Size" end="0" id="TC0DBS" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CTRL_USB_CTRL0" description="" id="CTRL_USB_CTRL0" offset="0x620" width="32">
    
  <bitfield begin="31" description=" Reserved. [[br]]Any writes to this register must keep these bits set to 0x3C." end="24" id="RESERVED_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Data Polarity Invert:   [[br]]0: DP/DM (normal polarity matching port definition) [[br]]1: DM/DP (inverted polarity of port definition)" end="23" id="DATAPOLARITY_INV" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" " end="22" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description=" USB Wakeup Enable" end="21" id="USB_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Session End Detect Enable   [[br]]0 : Disable Session End Comparator[[br]]1 : Turns on Session End Comparator" end="20" id="OTGSESSENDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" VBUS Detect Enable   [[br]]0 : Disable VBUS Detect Enable[[br]]1 : Turns on all comparators except Session End comparator" end="19" id="OTGVDET_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Pull-down on DM in GPIO Mode   [[br]]0 : Enables pull-down[[br]]1 : Disables pull-down" end="18" id="DMGPIO_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pull-down on DP in GPIO Mode   [[br]]0 : Enables pull-down[[br]]1 : Disables pull-down" end="17" id="DPGPIO_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" " end="15" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="14" description=" UART TX -> DM. [[br]]UART RX -> DP." end="14" id="GPIO_SIG_CROSS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" UART TX -> Invert -> DP. [[br]]UART RX -> Invert -> DM." end="13" id="GPIO_SIG_INV" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" GPIO Mode   [[br]]0 : USB Mode[[br]]1 : GPIO Mode (UART Mode)" end="12" id="GPIOMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Bypass the charger detection state machine   [[br]]0 : Charger detection on[[br]]1 : Charger detection is bypassed" end="10" id="CDET_EXTCTL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Pull-up on DP line   [[br]]0 : No effect[[br]]1 : Enable pull-up on DP line" end="9" id="DPPULLUP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Pull-down on DM line   [[br]]0 : No effect[[br]]1 : Enable pull-down on DM line" end="8" id="DMPULLDN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Enable VSRC on DP line (Host Charger case)" end="7" id="CHGVSRC_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Enable ISINK on DM line (Host Charger case)" end="6" id="CHGISINK_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Sink on DP   [[br]]0 : Sink on DM[[br]]1 : Sink on DP" end="5" id="SINKONDP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Source on DM   [[br]]0 : Source on DP[[br]]1 : Source on DM" end="4" id="SRCONDM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Restart Charger Detect" end="3" id="CHGDET_RSTRT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Charger Detect Disable   [[br]]0 : Enable[[br]]1 : Disable" end="2" id="CHGDET_DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Power down the USB OTG PHY   [[br]]1 : PHY Powered down[[br]]0 : PHY in normal mode" end="1" id="OTG_PWRDN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Power down the USB CM PHY   [[br]]1 : PHY Powered down[[br]]0 : PHY in normal mode" end="0" id="CM_PWRDN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_USB_STS0" description="" id="CTRL_USB_STS0" offset="0x624" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Wakeup Event" end="8" id="WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description=" Charge Detection Status  [[br]]000: Wait State (When a D+WPU and D-15K are connected it enters into this state and will remain in this state unless it enters into other state)[[br]]  [[br]]001: No Contact[[br]]  [[br]]010: PS/2[[br]]  [[br]]011: Unknown error[[br]]  [[br]]100: Dedicated charger (valid if CE is HIGH)[[br]]  [[br]]101: HOST charger (valid if CE is HIGH)[[br]]  [[br]]110: PC[[br]]  [[br]]111: Interrupt (if any of the pullup is enabled charger detect routine gets interrupted and will restart from the beginning if the same is disabled)" end="5" id="CHGDETSTS" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" DM Comparator Output" end="4" id="CDET_DMDET" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" DP Comparator Output" end="3" id="CDET_DPDET" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Charger Comparator Output" end="2" id="CDET_DATADET" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" Charger Detection Status   [[br]]0 : Charger was not detected[[br]]1 : Charger was detected" end="1" id="CHGDETECT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Charger Detection Protocol Done" end="0" id="CHGDETDONE" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_USB_CTRL1" description="" id="CTRL_USB_CTRL1" offset="0x628" width="32">
    
  <bitfield begin="31" description=" Reserved. [[br]]Any writes to this register must keep these bits set to 0x3C." end="24" id="RESERVED_1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Data Polarity Invert:   [[br]]0: DP/DM (normal polarity matching port definition) [[br]]1: DM/DP (inverted polarity of port definition)" end="23" id="DATAPOLARITY_INV" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" " end="22" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description=" USB Wakeup Enable" end="21" id="USB_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Session End Detect Enable   [[br]]0 : Disable Session End Comparator[[br]]1 : Turns on Session End Comparator" end="20" id="OTGSESSENDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" VBUS Detect Enable   [[br]]0 : Disable VBUS Detect Enable[[br]]1 : Turns on all comparators except Session End comparator" end="19" id="OTGVDET_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Pull-down on DM in GPIO Mode   [[br]]0 : Enables pull-down[[br]]1 : Disables pull-down" end="18" id="DMGPIO_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pull-down on DP in GPIO Mode   [[br]]0 : Enables pull-down[[br]]1 : Disables pull-down" end="17" id="DPGPIO_PD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" " end="15" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="14" description=" UART TX -> DM. [[br]]UART RX -> DP." end="14" id="GPIO_SIG_CROSS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" UART TX -> INV -> DP. [[br]]UART RX -> INV -> DM." end="13" id="GPIO_SIG_INV" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" GPIO Mode   [[br]]0 : USB Mode[[br]]1 : GPIO Mode (UART)" end="12" id="GPIOMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" Bypass the charger detection state machine   [[br]]0 : Charger detection on[[br]]1 : Charger detection is bypassed" end="10" id="CDET_EXTCTL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Pull-up on DP line   [[br]]0 : No effect[[br]]1 : Enable pull-up on DP line" end="9" id="DPPULLUP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Pull-down on DM line   [[br]]0 : No effect[[br]]1 : Enable pull-down on DM line" end="8" id="DMPULLDN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Enable VSRC on DP line (Host Charger case)" end="7" id="CHGVSRC_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" Enable ISINK on DM line (Host Charger case)" end="6" id="CHGISINK_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Sink on DP   [[br]]0 : Sink on DM[[br]]1 : Sink on DP" end="5" id="SINKONDP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Source on DM   [[br]]0 : Source on DP[[br]]1 : Source on DM" end="4" id="SRCONDM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Restart Charger Detect" end="3" id="CHGDET_RSTRT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Charger Detect Disable   [[br]]0 : Enable[[br]]1 : Disable" end="2" id="CHGDET_DIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Power down the USB OTG PHY   [[br]]1 : PHY Powered down[[br]]0 : PHY in normal mode" end="1" id="OTG_PWRDN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Power down the USB CM PHY   [[br]]1 : PHY Powered down[[br]]0 : PHY in normal mode" end="0" id="CM_PWRDN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_USB_STS1" description="" id="CTRL_USB_STS1" offset="0x62C" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Wakeup Event" end="8" id="WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description=" Charge Detection Status  [[br]]000: Wait State (When a D+WPU and D-15K are connected it enters into this state and will remain in this state unless it enters into other state)[[br]]  [[br]]001: No Contact[[br]]  [[br]]010: PS/2[[br]]  [[br]]011: Unknown error[[br]]  [[br]]100: Dedicated charger (valid if CE is HIGH)[[br]]  [[br]]101: HOST charger (valid if CE is HIGH)[[br]]  [[br]]110: PC[[br]]  [[br]]111: Interrupt (if any of the pullup is enabled charger detect routine gets interrupted and will restart from the beginning if the same is disabled)" end="5" id="CHGDETSTS" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" DM Comparator Output" end="4" id="CDET_DMDET" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" DP Comparator Output" end="3" id="CDET_DPDET" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Charger Comparator Output" end="2" id="CDET_DATADET" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" Charger Detection Status   [[br]]0 : Charger was no detected[[br]]1 : Charger was detected" end="1" id="CHGDETECT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Charger Detection Protocol Done" end="0" id="CHGDETDONE" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MAC_ID0_LO" description="" id="CTRL_MAC_ID0_LO" offset="0x630" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" MAC0 Address - Byte 0. [[br]]Reset value is device-dependent." end="8" id="MACADDR_7_0" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" MAC0 Address - Byte 1. [[br]]Reset value is device-dependent." end="0" id="MACADDR_15_8" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MAC_ID0_HI" description="" id="CTRL_MAC_ID0_HI" offset="0x634" width="32">
    
  <bitfield begin="31" description=" MAC0 Address - Byte 2. [[br]]Reset value is device-dependent." end="24" id="MACADDR_23_16" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" MAC0 Address - Byte 3. [[br]]Reset value is device-dependent." end="16" id="MACADDR_31_24" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description=" MAC0 Address - Byte 4. [[br]]Reset value is device-dependent." end="8" id="MACADDR_39_32" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" MAC0 Address - Byte 5. [[br]]Reset value is device-dependent." end="0" id="MACADDR_47_40" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MAC_ID1_LO" description="" id="CTRL_MAC_ID1_LO" offset="0x638" width="32">
    
  <bitfield begin="31" description=" " end="16" id="RESERVED_1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" MAC1 Address - Byte 0. [[br]]Reset value is device-dependent." end="8" id="MACADDR_7_0" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" MAC1 Address - Byte 1. [[br]]Reset value is device-dependent." end="0" id="MACADDR_15_8" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MAC_ID1_HI" description="" id="CTRL_MAC_ID1_HI" offset="0x63C" width="32">
    
  <bitfield begin="31" description=" MAC1 Address - Byte 2. [[br]]Reset value is device-dependent." end="24" id="MACADDR_23_16" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" MAC1 Address - Byte 3. [[br]]Reset value is device-dependent." end="16" id="MACADDR_31_24" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description=" MAC1 Address - Byte 4. [[br]]Reset value is device-dependent." end="8" id="MACADDR_39_32" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" MAC1 Address - Byte 5. [[br]]Reset value is device-dependent." end="0" id="MACADDR_47_40" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DCAN_RAMINIT" description="" id="CTRL_DCAN_RAMINIT" offset="0x644" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" [[br]]1: DCAN1 RAM Initialization complete   [[br]]0: DCAN1 RAM Initialization NOT complete" end="9" id="DCAN1_RAMINIT_DONE" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]1: DCAN0 RAM Initialization complete   [[br]]0: DCAN0 RAM Initialization NOT complete" end="8" id="DCAN0_RAMINIT_DONE" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" A transition from 0 to 1 will start DCAN1 RAM initialization sequence." end="1" id="DCAN1_RAMINIT_START" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" A transition from 0 to 1 will start DCAN1 RAM initialization sequence." end="0" id="DCAN0_RAMINIT_START" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_USB_CTRL2" description="" id="CTRL_USB_CTRL2" offset="0x64C" width="32">
    
  <bitfield begin="31" description=" " end="27" id="RESERVED_1" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="26" description=" PHY1_FILTER_THRESHOLD for VBUSVALID to fliter out oscillations from PHY1. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="25" id="PHY1_FILTER_THR_VBUSVALID" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="24" description=" PHY1_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY1. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="23" id="PHY1_FILTER_THR_AVALID" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="22" description=" PHY1_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY1. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="21" id="PHY1_FILTER_THR_BVALID" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="20" description=" PHY1_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY1. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="19" id="PHY1_FILTER_THR_SESSEND" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="18" description=" PHY1_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY1. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="17" id="PHY1_FILTER_THR_IDDIG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="16" description=" [[br]]0 = Filter to filter oscillations from PHY1 is not bypassed[[br]] [[br]]1 = Filter is bypassed" end="16" id="PHY1_FILTER_BYPASS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" PHY0_FILTER_THRESHOLD for VBUSVALID to fliter out oscillations from PHY0. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="9" id="PHY0_FILTER_THR_VBUSVALID" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description=" PHY0_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY0. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="7" id="PHY0_FILTER_THR_AVALID" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description=" PHY0_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY0. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="5" id="PHY0_FILTER_THR_BVALID" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" PHY0_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY0. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="3" id="PHY0_FILTER_THR_SESSEND" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" PHY0_FILTER_THRESHOLD for AVALID to fliter out oscillations from PHY0. [[br]]0 = 1us[[br]]1 = 100us[[br]]2 = 5ms[[br]]3 = 500ms" end="1" id="PHY0_FILTER_THR_IDDIG" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 - Filter to filter oscillations from PHY0 is not bypassed[[br]] [[br]]1 - Filter is bypassed" end="0" id="PHY0_FILTER_BYPASS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_GMII_SEL" description="" id="CTRL_GMII_SEL" offset="0x650" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" [[br]]1 : Enable RMII clock to be sourced from chip pin   [[br]]0 : Enable RMII clock to be sourced from PLL" end="7" id="RMII2_IO_CLK_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" [[br]]1 : Enable RMII clock to be sourced from chip pin   [[br]]0 : Enable RMII clock to be sourced from PLL" end="6" id="RMII1_IO_CLK_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" RGMII2 Internal Delay Mode   [[br]]0 : Internal Delay[[br]]1 : No Internal Delay" end="5" id="RGMII2_IDMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" RGMII1 Internal Delay Mode   [[br]]0 : Internal Delay[[br]]1 : No Internal Delay" end="4" id="RGMII1_IDMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]00 : Port2 GMII/MII Mode   [[br]]01 : Port2 RMII Mode[[br]]10 : Port2 RGMII Mode[[br]]11 : Not Used" end="2" id="GMII2_SEL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description=" [[br]]00 : Port1 GMII/MII Mode   [[br]]01 : Port1 RMII Mode[[br]]10 : Port1 RGMII Mode[[br]]11 : Not Used" end="0" id="GMII1_SEL" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MPUSS" description="" id="CTRL_MPUSS" offset="0x654" width="32">
    
  <bitfield begin="31" description=" " end="11" id="RESERVED_1" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description=" (Bit 3): CLK[[br]] (Bits 6 to 4):  ADDR[[br]] (Bits 10 to 7): DATA" end="3" id="HSDCC" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="2" description=" [[br]]00 : MPU_CLK/2   [[br]]01 : MPU_CLK/3[[br]]10 : MPU_CLK/4[[br]]11 : MPU_CLK/6" end="1" id="PIL2SRAMCLKDIV" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TIMER_CASCADE" description="" id="CTRL_TIMER_CASCADE" offset="0x658" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" [[br]]1 - Enables cascading of timer4 and timer5[[br]]" end="1" id="TIMER45CASCADE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" [[br]]1 - Enables cascading of timer2 and timer3[[br]]" end="0" id="TIMER23CASCADE_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_PWMSS" description="" id="CTRL_PWMSS" offset="0x664" width="32">
    
  <bitfield begin="31" description=" " end="7" id="RESERVED_1" rwaccess="R" width="25"></bitfield>
    
  <bitfield begin="6" description=" Timebase clock enable for PWMSS5" end="6" id="PWMSS5_TBCLKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" Timebase clock enable for PWMSS4" end="5" id="PWMMS4_TBCLKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Timebase clock enable for PWMSS3" end="4" id="PWMSS3_TBCLKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]0: PWM3 sync is from PWM2 (daisy chained)[[br]] [[br]]1: PWM3 sync is from PIN (eHRPWM3)" end="3" id="PWM_SYNCSEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Timebase clock enable for PWMSS2" end="2" id="PWMSS2_TBCLKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Timebase clock enable for PWMSS1" end="1" id="PWMMS1_TBCLKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Timebase clock enable for PWMSS0" end="0" id="PWMSS0_TBCLKEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MREQPRIO_0" description="" id="CTRL_MREQPRIO_0" offset="0x670" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" MReqPriority for SGX Initiator OCP Interface" end="28" id="SGX" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" " end="27" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" Reserved : AXI does not support" end="24" id="USB1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description=" " end="23" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="22" description=" Reserved : AXI does not support" end="20" id="USB0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" MReqPriority for CPSW Initiator OCP Interface" end="16" id="CPSW" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" MReqPriority for PRU-ICSS1 PRU1Initiator OCP Interface" end="12" id="PRU_ICSS1_PRU1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" MReqPriority for PRU-ICSS1 PRU0 Initiator OCP Interface" end="8" id="PRU_ICSS1_PRU0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_7" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" MReqPriority for MPUSS Initiator 1 OCP Interface" end="4" id="SAB_INIT1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_8" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" This is reserved and not used since the MPUSS IP itself supports this signal." end="0" id="SAB_INIT0" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MREQPRIO_1" description="" id="CTRL_MREQPRIO_1" offset="0x674" width="32">
    
  <bitfield begin="31" description=" " end="15" id="RESERVED_1" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description=" MReqPriority for VPFE1 OCP Interface" end="12" id="VPFE1" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="11" description=" " end="11" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" MReqPriority for VPFE0 OCP Interface" end="8" id="VPFE0" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" MReqPriority for DSS OCP Interface" end="4" id="DSS" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="3" description=" " end="0" id="RESERVED_4" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_HW_EVT_SEL_GRP1" description="" id="CTRL_HW_EVT_SEL_GRP1" offset="0x690" width="32">
    
  <bitfield begin="31" description=" Select 4th trace event from group 1" end="24" id="EVT4" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Select 3rd trace event from group 1" end="16" id="EVT3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Select 2nd trace event from group 1" end="8" id="EVT2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Select 1st trace event from group 1" end="0" id="EVT1" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_HW_EVT_SEL_GRP2" description="" id="CTRL_HW_EVT_SEL_GRP2" offset="0x694" width="32">
    
  <bitfield begin="31" description=" Select 8th trace event from group 2" end="24" id="EVT8" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Select 7th trace event from group 2" end="16" id="EVT7" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Select 6th trace event from group 2" end="8" id="EVT6" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Select 5th trace event from group 2" end="0" id="EVT5" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_HW_EVT_SEL_GRP3" description="" id="CTRL_HW_EVT_SEL_GRP3" offset="0x698" width="32">
    
  <bitfield begin="31" description=" Select 12th trace event from group 3" end="24" id="EVT12" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Select 11th trace event from group 3" end="16" id="EVT11" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Select 10th trace event from group 3" end="8" id="EVT10" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Select 9th trace event from group 3" end="0" id="EVT9" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_HW_EVT_SEL_GRP4" description="" id="CTRL_HW_EVT_SEL_GRP4" offset="0x69C" width="32">
    
  <bitfield begin="31" description=" Select 16th trace event from group 4" end="24" id="EVT16" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" Select 15th trace event from group 4" end="16" id="EVT15" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" Select 14th trace event from group 4" end="8" id="EVT14" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" Select 13th trace event from group 4" end="0" id="EVT13" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_SMRT" description="" id="CTRL_SMRT" offset="0x6A0" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" [[br]]0 = disable sensor (SRSLEEP on sensor driven to 1)   [[br]]1= enable sensor (SRSLEEP on sensor driven to 0)." end="1" id="SR1_SLEEP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 = disable sensor (SRSLEEP on sensor driven to 1)   [[br]]1 = enable sensor (SRSLEEP on sensor driven to 0)." end="0" id="SR0_SLEEP" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MPUSS_HW_DBG_SEL" description="" id="CTRL_MPUSS_HW_DBG_SEL" offset="0x6A4" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" To save power input to MPUSS_HW_DBG_INFO is gated off to all zeros when HW_DBG_GATE_EN bit is low. [[br]]0 : Debug info gated off[[br]]1 :  Debug info not gated off" end="9" id="HW_DBG_GATE_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" " end="4" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="3" description=" Selects which Group of signals are sent out to the MODENA_HW_DBG_INFO register. [[br]]Please see MPU functional spec for more details. [[br]]0000: Group 0[[br]] [[br]]0001: Group 1[[br]] [[br]]0010: Group 2[[br]] [[br]]0011: Group 3[[br]] [[br]]0100: Group 4[[br]] [[br]]0101: Group 5[[br]] [[br]]0110: Group 6[[br]] [[br]]0111: Group 7[[br]] 1xxx: Reserved" end="0" id="HW_DBG_SEL" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_MPUSS_HW_DBG_INFO" description="" id="CTRL_MPUSS_HW_DBG_INFO" offset="0x6A8" width="32">
    
  <bitfield begin="31" description=" Hardware Debug Info from MPUSS." end="0" id="HW_DBG_INFO" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_MPU_OPP_050" description="" id="CTRL_VDD_MPU_OPP_050" offset="0x770" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for MPU Voltage domain OPP50. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_MPU_OPP_100" description="" id="CTRL_VDD_MPU_OPP_100" offset="0x774" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for MPU Voltage domain OPP100. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_MPU_OPP_120" description="" id="CTRL_VDD_MPU_OPP_120" offset="0x778" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for MPU Voltage domain OPP120. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_MPU_OPP_TURBO" description="" id="CTRL_VDD_MPU_OPP_TURBO" offset="0x77C" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for MPU Voltage domain OPPTURBO. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_MPU_OPP_NITRO" description="" id="CTRL_VDD_MPU_OPP_NITRO" offset="0x780" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for MPU Voltage domain OPPNITRO. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_CORE_OPP_050" description="" id="CTRL_VDD_CORE_OPP_050" offset="0x7B8" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for CORE Voltage domain OPP50. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VDD_CORE_OPP_100" description="" id="CTRL_VDD_CORE_OPP_100" offset="0x7BC" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" Ntarget value for CORE Voltage domain OPP100. [[br]]Reset value is device-dependent." end="0" id="NTARGET" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="CTRL_BB_SCALE" description="" id="CTRL_BB_SCALE" offset="0x7D0" width="32">
    
  <bitfield begin="31" description=" " end="12" id="RESERVED_1" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description=" Dynamic Core Voltage Scaling    For class 0 smart reflex." end="8" id="SCALE" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" BBIAS value from Efuse" end="0" id="BBIAS" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="CTRL_USB_VID_PID" description="" id="CTRL_USB_VID_PID" offset="0x7F4" width="32">
    
  <bitfield begin="31" description=" USB Vendor ID" end="16" id="USB_VID" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description=" USB Product ID" end="0" id="USB_PID" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD0" description="" id="CTRL_CONF_GPMC_AD0" offset="0x800" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD1" description="" id="CTRL_CONF_GPMC_AD1" offset="0x804" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD2" description="" id="CTRL_CONF_GPMC_AD2" offset="0x808" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD3" description="" id="CTRL_CONF_GPMC_AD3" offset="0x80C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD4" description="" id="CTRL_CONF_GPMC_AD4" offset="0x810" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD4_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD4_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD4_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD4_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD4_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD4_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD4_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD4_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD4_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD4_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD4_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD4_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD5" description="" id="CTRL_CONF_GPMC_AD5" offset="0x814" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD5_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD5_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD5_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD5_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD5_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD5_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD5_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD5_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD5_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD5_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD5_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD5_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD6" description="" id="CTRL_CONF_GPMC_AD6" offset="0x818" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD6_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD6_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD6_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD6_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD6_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD6_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD6_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD6_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD6_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD6_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD6_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD6_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD7" description="" id="CTRL_CONF_GPMC_AD7" offset="0x81C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD7_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD7_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD7_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD7_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD7_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD7_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD7_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD7_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD7_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD7_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD7_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD7_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD8" description="" id="CTRL_CONF_GPMC_AD8" offset="0x820" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD8_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD8_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD8_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD8_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD8_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD8_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD8_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD8_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD8_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD8_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD8_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD8_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD9" description="" id="CTRL_CONF_GPMC_AD9" offset="0x824" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD9_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD9_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD9_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD9_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD9_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD9_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD9_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD9_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD9_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD9_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD9_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD9_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD10" description="" id="CTRL_CONF_GPMC_AD10" offset="0x828" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD10_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD10_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD10_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD10_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD10_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD10_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD10_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD10_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD10_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD10_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD10_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD10_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD11" description="" id="CTRL_CONF_GPMC_AD11" offset="0x82C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD11_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD11_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD11_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD11_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD11_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD11_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD11_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD11_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD11_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD11_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD11_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD11_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD12" description="" id="CTRL_CONF_GPMC_AD12" offset="0x830" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD12_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD12_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD12_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD12_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD12_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD12_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD12_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD12_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD12_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD12_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD12_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD12_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD13" description="" id="CTRL_CONF_GPMC_AD13" offset="0x834" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD13_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD13_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD13_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD13_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD13_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD13_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD13_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD13_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD13_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD13_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD13_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD13_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD14" description="" id="CTRL_CONF_GPMC_AD14" offset="0x838" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD14_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD14_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD14_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD14_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD14_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD14_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD14_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD14_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD14_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD14_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD14_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD14_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_AD15" description="" id="CTRL_CONF_GPMC_AD15" offset="0x83C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_AD15_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_AD15_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_AD15_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_AD15_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_AD15_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_AD15_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_AD15_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_AD15_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_AD15_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_AD15_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_AD15_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_AD15_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A0" description="" id="CTRL_CONF_GPMC_A0" offset="0x840" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A1" description="" id="CTRL_CONF_GPMC_A1" offset="0x844" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A2" description="" id="CTRL_CONF_GPMC_A2" offset="0x848" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A3" description="" id="CTRL_CONF_GPMC_A3" offset="0x84C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A4" description="" id="CTRL_CONF_GPMC_A4" offset="0x850" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A4_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A4_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A4_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A4_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A4_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A4_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A4_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A4_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A4_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A4_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A4_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A4_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A5" description="" id="CTRL_CONF_GPMC_A5" offset="0x854" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A5_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A5_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A5_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A5_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A5_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A5_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A5_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A5_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A5_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A5_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A5_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A5_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A6" description="" id="CTRL_CONF_GPMC_A6" offset="0x858" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A6_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A6_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A6_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A6_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A6_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A6_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A6_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A6_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A6_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A6_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A6_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A6_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A7" description="" id="CTRL_CONF_GPMC_A7" offset="0x85C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A7_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A7_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A7_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A7_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A7_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A7_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A7_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A7_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A7_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A7_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A7_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A7_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A8" description="" id="CTRL_CONF_GPMC_A8" offset="0x860" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A8_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A8_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A8_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A8_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A8_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A8_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A8_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A8_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A8_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A8_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A8_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A8_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A9" description="" id="CTRL_CONF_GPMC_A9" offset="0x864" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A9_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A9_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A9_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A9_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A9_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A9_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A9_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A9_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A9_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A9_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A9_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A9_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A10" description="" id="CTRL_CONF_GPMC_A10" offset="0x868" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A10_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A10_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A10_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A10_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A10_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A10_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A10_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A10_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A10_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A10_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A10_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A10_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_A11" description="" id="CTRL_CONF_GPMC_A11" offset="0x86C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_A11_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_A11_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_A11_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_A11_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_A11_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_A11_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_A11_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_A11_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_A11_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_A11_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_A11_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_A11_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_WAIT0" description="" id="CTRL_CONF_GPMC_WAIT0" offset="0x870" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_WAIT0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_WAIT0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_WAIT0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_WAIT0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_WAIT0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_WAIT0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_WAIT0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_WAIT0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_WAIT0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_WAIT0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_WAIT0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_WAIT0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_WPN" description="" id="CTRL_CONF_GPMC_WPN" offset="0x874" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_WPN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_WPN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_WPN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_WPN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_WPN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_WPN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_WPN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_WPN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_WPN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_WPN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_WPN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_WPN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_BE1N" description="" id="CTRL_CONF_GPMC_BE1N" offset="0x878" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_BE1N_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_BE1N_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_BE1N_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_BE1N_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_BE1N_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_BE1N_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_BE1N_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_BE1N_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_BE1N_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_BE1N_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_BE1N_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_BE1N_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_CSN0" description="" id="CTRL_CONF_GPMC_CSN0" offset="0x87C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_CSN0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_CSN0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_CSN0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_CSN0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_CSN0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_CSN0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_CSN0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_CSN0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_CSN0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_CSN0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_CSN0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_CSN0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_CSN1" description="" id="CTRL_CONF_GPMC_CSN1" offset="0x880" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_CSN1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_CSN1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_CSN1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_CSN1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_CSN1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_CSN1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_CSN1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_CSN1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_CSN1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_CSN1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_CSN1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_CSN1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_CSN2" description="" id="CTRL_CONF_GPMC_CSN2" offset="0x884" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_CSN2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_CSN2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_CSN2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_CSN2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_CSN2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_CSN2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_CSN2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_CSN2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_CSN2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_CSN2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_CSN2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_CSN2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_CSN3" description="" id="CTRL_CONF_GPMC_CSN3" offset="0x888" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_CSN3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_CSN3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_CSN3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_CSN3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_CSN3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_CSN3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_CSN3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_CSN3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_CSN3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_CSN3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_CSN3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_CSN3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_CLK" description="" id="CTRL_CONF_GPMC_CLK" offset="0x88C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_CLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_CLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_CLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_CLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_CLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_CLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_CLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_CLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_CLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_CLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_CLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_CLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_ADVN_ALE" description="" id="CTRL_CONF_GPMC_ADVN_ALE" offset="0x890" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_ADVN_ALE_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_ADVN_ALE_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_ADVN_ALE_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_ADVN_ALE_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_ADVN_ALE_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_ADVN_ALE_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_ADVN_ALE_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_ADVN_ALE_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_ADVN_ALE_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_ADVN_ALE_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_ADVN_ALE_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_ADVN_ALE_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_OEN_REN" description="" id="CTRL_CONF_GPMC_OEN_REN" offset="0x894" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_OEN_REN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_OEN_REN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_OEN_REN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_OEN_REN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_OEN_REN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_OEN_REN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_OEN_REN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_OEN_REN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_OEN_REN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_OEN_REN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_OEN_REN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_OEN_REN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_WEN" description="" id="CTRL_CONF_GPMC_WEN" offset="0x898" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_WEN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_WEN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_WEN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_WEN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_WEN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_WEN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_WEN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_WEN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_WEN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_WEN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_WEN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_WEN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPMC_BE0N_CLE" description="" id="CTRL_CONF_GPMC_BE0N_CLE" offset="0x89C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPMC_BE0N_CLE_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPMC_BE0N_CLE_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPMC_BE0N_CLE_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPMC_BE0N_CLE_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPMC_BE0N_CLE_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPMC_BE0N_CLE_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPMC_BE0N_CLE_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPMC_BE0N_CLE_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPMC_BE0N_CLE_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPMC_BE0N_CLE_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPMC_BE0N_CLE_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPMC_BE0N_CLE_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA0" description="" id="CTRL_CONF_DSS_DATA0" offset="0x8A0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA1" description="" id="CTRL_CONF_DSS_DATA1" offset="0x8A4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA2" description="" id="CTRL_CONF_DSS_DATA2" offset="0x8A8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA3" description="" id="CTRL_CONF_DSS_DATA3" offset="0x8AC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA4" description="" id="CTRL_CONF_DSS_DATA4" offset="0x8B0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA4_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA4_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA4_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA4_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA4_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA4_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA4_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA4_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA4_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA4_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA4_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA4_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA5" description="" id="CTRL_CONF_DSS_DATA5" offset="0x8B4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA5_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA5_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA5_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA5_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA5_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA5_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA5_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA5_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA5_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA5_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA5_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA5_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA6" description="" id="CTRL_CONF_DSS_DATA6" offset="0x8B8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA6_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA6_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA6_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA6_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA6_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA6_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA6_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA6_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA6_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA6_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA6_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA6_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA7" description="" id="CTRL_CONF_DSS_DATA7" offset="0x8BC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA7_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA7_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA7_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA7_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA7_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA7_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA7_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA7_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA7_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA7_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA7_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA7_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA8" description="" id="CTRL_CONF_DSS_DATA8" offset="0x8C0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA8_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA8_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA8_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA8_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA8_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA8_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA8_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA8_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA8_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA8_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA8_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA8_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA9" description="" id="CTRL_CONF_DSS_DATA9" offset="0x8C4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA9_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA9_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA9_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA9_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA9_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA9_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA9_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA9_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA9_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA9_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA9_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA9_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA10" description="" id="CTRL_CONF_DSS_DATA10" offset="0x8C8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA10_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA10_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA10_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA10_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA10_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA10_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA10_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA10_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA10_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA10_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA10_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA10_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA11" description="" id="CTRL_CONF_DSS_DATA11" offset="0x8CC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA11_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA11_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA11_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA11_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA11_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA11_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA11_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA11_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA11_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA11_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA11_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA11_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA12" description="" id="CTRL_CONF_DSS_DATA12" offset="0x8D0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA12_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA12_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA12_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA12_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA12_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA12_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA12_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA12_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA12_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA12_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA12_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA12_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA13" description="" id="CTRL_CONF_DSS_DATA13" offset="0x8D4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA13_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA13_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA13_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA13_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA13_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA13_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA13_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA13_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA13_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA13_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA13_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA13_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA14" description="" id="CTRL_CONF_DSS_DATA14" offset="0x8D8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA14_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA14_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA14_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA14_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA14_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA14_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA14_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA14_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA14_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA14_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA14_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA14_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_DATA15" description="" id="CTRL_CONF_DSS_DATA15" offset="0x8DC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_DATA15_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_DATA15_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_DATA15_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_DATA15_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_DATA15_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_DATA15_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_DATA15_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_DATA15_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_DATA15_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_DATA15_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_DATA15_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_DATA15_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_VSYNC" description="" id="CTRL_CONF_DSS_VSYNC" offset="0x8E0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_VSYNC_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_VSYNC_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_VSYNC_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_VSYNC_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_VSYNC_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_VSYNC_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_VSYNC_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_VSYNC_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_VSYNC_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_VSYNC_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_VSYNC_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_VSYNC_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_HSYNC" description="" id="CTRL_CONF_DSS_HSYNC" offset="0x8E4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_HSYNC_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_HSYNC_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_HSYNC_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_HSYNC_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_HSYNC_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_HSYNC_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_HSYNC_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_HSYNC_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_HSYNC_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_HSYNC_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_HSYNC_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_HSYNC_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_PCLK" description="" id="CTRL_CONF_DSS_PCLK" offset="0x8E8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_PCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_PCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_PCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_PCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_PCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_PCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_PCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_PCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_PCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_PCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_PCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_PCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_DSS_AC_BIAS_EN" description="" id="CTRL_CONF_DSS_AC_BIAS_EN" offset="0x8EC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_DSS_AC_BIAS_EN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_DSS_AC_BIAS_EN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_DSS_AC_BIAS_EN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_DSS_AC_BIAS_EN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_DSS_AC_BIAS_EN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_DSS_AC_BIAS_EN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_DSS_AC_BIAS_EN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_DSS_AC_BIAS_EN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_DSS_AC_BIAS_EN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_DSS_AC_BIAS_EN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_DSS_AC_BIAS_EN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_DSS_AC_BIAS_EN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MMC0_DAT3" description="" id="CTRL_CONF_MMC0_DAT3" offset="0x8F0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MMC0_DAT3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MMC0_DAT3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MMC0_DAT3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MMC0_DAT3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MMC0_DAT3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MMC0_DAT3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MMC0_DAT3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MMC0_DAT3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MMC0_DAT3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MMC0_DAT3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MMC0_DAT3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MMC0_DAT3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MMC0_DAT2" description="" id="CTRL_CONF_MMC0_DAT2" offset="0x8F4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MMC0_DAT2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MMC0_DAT2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MMC0_DAT2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MMC0_DAT2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MMC0_DAT2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MMC0_DAT2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MMC0_DAT2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MMC0_DAT2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MMC0_DAT2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MMC0_DAT2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MMC0_DAT2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MMC0_DAT2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MMC0_DAT1" description="" id="CTRL_CONF_MMC0_DAT1" offset="0x8F8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MMC0_DAT1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MMC0_DAT1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MMC0_DAT1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MMC0_DAT1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MMC0_DAT1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MMC0_DAT1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MMC0_DAT1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MMC0_DAT1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MMC0_DAT1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MMC0_DAT1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MMC0_DAT1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MMC0_DAT1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MMC0_DAT0" description="" id="CTRL_CONF_MMC0_DAT0" offset="0x8FC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MMC0_DAT0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MMC0_DAT0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MMC0_DAT0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MMC0_DAT0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MMC0_DAT0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MMC0_DAT0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MMC0_DAT0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MMC0_DAT0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MMC0_DAT0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MMC0_DAT0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MMC0_DAT0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MMC0_DAT0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MMC0_CLK" description="" id="CTRL_CONF_MMC0_CLK" offset="0x900" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MMC0_CLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MMC0_CLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MMC0_CLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MMC0_CLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MMC0_CLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MMC0_CLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MMC0_CLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MMC0_CLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MMC0_CLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MMC0_CLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MMC0_CLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MMC0_CLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MMC0_CMD" description="" id="CTRL_CONF_MMC0_CMD" offset="0x904" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MMC0_CMD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MMC0_CMD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MMC0_CMD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MMC0_CMD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MMC0_CMD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MMC0_CMD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MMC0_CMD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MMC0_CMD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MMC0_CMD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MMC0_CMD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MMC0_CMD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MMC0_CMD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_COL" description="" id="CTRL_CONF_MII1_COL" offset="0x908" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_COL_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_COL_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_COL_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_COL_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_COL_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_COL_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_COL_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_COL_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_COL_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_COL_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_COL_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_COL_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_CRS" description="" id="CTRL_CONF_MII1_CRS" offset="0x90C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_CRS_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_CRS_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_CRS_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_CRS_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_CRS_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_CRS_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_CRS_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_CRS_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_CRS_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_CRS_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_CRS_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_CRS_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXERR" description="" id="CTRL_CONF_MII1_RXERR" offset="0x910" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXERR_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXERR_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXERR_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXERR_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXERR_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXERR_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXERR_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXERR_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXERR_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXERR_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXERR_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXERR_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_TXEN" description="" id="CTRL_CONF_MII1_TXEN" offset="0x914" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_TXEN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_TXEN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_TXEN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_TXEN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_TXEN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_TXEN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_TXEN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_TXEN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_TXEN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_TXEN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_TXEN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_TXEN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXDV" description="" id="CTRL_CONF_MII1_RXDV" offset="0x918" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXDV_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXDV_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXDV_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXDV_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXDV_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXDV_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXDV_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXDV_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXDV_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXDV_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXDV_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXDV_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_TXD3" description="" id="CTRL_CONF_MII1_TXD3" offset="0x91C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_TXD3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_TXD3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_TXD3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_TXD3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_TXD3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_TXD3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_TXD3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_TXD3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_TXD3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_TXD3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_TXD3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_TXD3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_TXD2" description="" id="CTRL_CONF_MII1_TXD2" offset="0x920" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_TXD2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_TXD2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_TXD2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_TXD2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_TXD2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_TXD2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_TXD2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_TXD2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_TXD2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_TXD2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_TXD2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_TXD2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_TXD1" description="" id="CTRL_CONF_MII1_TXD1" offset="0x924" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_TXD1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_TXD1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_TXD1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_TXD1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_TXD1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_TXD1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_TXD1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_TXD1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_TXD1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_TXD1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_TXD1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_TXD1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_TXD0" description="" id="CTRL_CONF_MII1_TXD0" offset="0x928" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_TXD0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_TXD0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_TXD0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_TXD0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_TXD0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_TXD0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_TXD0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_TXD0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_TXD0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_TXD0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_TXD0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_TXD0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_TXCLK" description="" id="CTRL_CONF_MII1_TXCLK" offset="0x92C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_TXCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_TXCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_TXCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_TXCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_TXCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_TXCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_TXCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_TXCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_TXCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_TXCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_TXCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_TXCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXCLK" description="" id="CTRL_CONF_MII1_RXCLK" offset="0x930" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXD3" description="" id="CTRL_CONF_MII1_RXD3" offset="0x934" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXD3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXD3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXD3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXD3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXD3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXD3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXD3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXD3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXD3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXD3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXD3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXD3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXD2" description="" id="CTRL_CONF_MII1_RXD2" offset="0x938" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXD2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXD2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXD2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXD2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXD2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXD2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXD2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXD2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXD2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXD2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXD2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXD2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXD1" description="" id="CTRL_CONF_MII1_RXD1" offset="0x93C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXD1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXD1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXD1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXD1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXD1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXD1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXD1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXD1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXD1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXD1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXD1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXD1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MII1_RXD0" description="" id="CTRL_CONF_MII1_RXD0" offset="0x940" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MII1_RXD0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MII1_RXD0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MII1_RXD0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MII1_RXD0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MII1_RXD0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MII1_RXD0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MII1_RXD0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MII1_RXD0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MII1_RXD0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MII1_RXD0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MII1_RXD0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MII1_RXD0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_RMII1_REFCLK" description="" id="CTRL_CONF_RMII1_REFCLK" offset="0x944" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_RMII1_REFCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_RMII1_REFCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_RMII1_REFCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_RMII1_REFCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_RMII1_REFCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_RMII1_REFCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_RMII1_REFCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_RMII1_REFCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_RMII1_REFCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_RMII1_REFCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_RMII1_REFCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_RMII1_REFCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MDIO_DATA" description="" id="CTRL_CONF_MDIO_DATA" offset="0x948" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MDIO_DATA_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MDIO_DATA_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MDIO_DATA_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MDIO_DATA_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MDIO_DATA_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MDIO_DATA_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MDIO_DATA_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MDIO_DATA_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MDIO_DATA_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MDIO_DATA_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MDIO_DATA_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MDIO_DATA_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MDIO_CLK" description="" id="CTRL_CONF_MDIO_CLK" offset="0x94C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MDIO_CLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MDIO_CLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MDIO_CLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MDIO_CLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MDIO_CLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MDIO_CLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MDIO_CLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MDIO_CLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MDIO_CLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MDIO_CLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MDIO_CLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MDIO_CLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI0_SCLK" description="" id="CTRL_CONF_SPI0_SCLK" offset="0x950" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI0_SCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI0_SCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI0_SCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI0_SCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI0_SCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI0_SCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI0_SCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI0_SCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI0_SCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI0_SCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI0_SCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI0_SCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI0_D0" description="" id="CTRL_CONF_SPI0_D0" offset="0x954" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI0_D0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI0_D0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI0_D0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI0_D0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI0_D0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI0_D0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI0_D0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI0_D0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI0_D0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI0_D0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI0_D0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI0_D0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI0_D1" description="" id="CTRL_CONF_SPI0_D1" offset="0x958" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI0_D1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI0_D1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI0_D1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI0_D1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI0_D1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI0_D1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI0_D1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI0_D1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI0_D1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI0_D1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI0_D1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI0_D1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI0_CS0" description="" id="CTRL_CONF_SPI0_CS0" offset="0x95C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI0_CS0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI0_CS0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI0_CS0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI0_CS0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI0_CS0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI0_CS0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI0_CS0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI0_CS0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI0_CS0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI0_CS0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI0_CS0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI0_CS0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI0_CS1" description="" id="CTRL_CONF_SPI0_CS1" offset="0x960" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI0_CS1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI0_CS1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI0_CS1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI0_CS1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI0_CS1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_ECAP0_IN_PWM0_OUT" description="" id="CTRL_CONF_ECAP0_IN_PWM0_OUT" offset="0x964" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_ECAP0_IN_PWM0_OUT_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_ECAP0_IN_PWM0_OUT_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_ECAP0_IN_PWM0_OUT_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_ECAP0_IN_PWM0_OUT_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_ECAP0_IN_PWM0_OUT_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART0_CTSN" description="" id="CTRL_CONF_UART0_CTSN" offset="0x968" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART0_CTSN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART0_CTSN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART0_CTSN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART0_CTSN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART0_CTSN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART0_CTSN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART0_CTSN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART0_CTSN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART0_CTSN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART0_CTSN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART0_CTSN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART0_CTSN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART0_RTSN" description="" id="CTRL_CONF_UART0_RTSN" offset="0x96C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART0_RTSN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART0_RTSN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART0_RTSN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART0_RTSN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART0_RTSN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART0_RTSN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART0_RTSN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART0_RTSN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART0_RTSN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART0_RTSN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART0_RTSN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART0_RTSN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART0_RXD" description="" id="CTRL_CONF_UART0_RXD" offset="0x970" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART0_RXD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART0_RXD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART0_RXD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART0_RXD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART0_RXD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART0_RXD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART0_RXD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART0_RXD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART0_RXD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART0_RXD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART0_RXD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART0_RXD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART0_TXD" description="" id="CTRL_CONF_UART0_TXD" offset="0x974" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART0_TXD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART0_TXD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART0_TXD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART0_TXD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART0_TXD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART0_TXD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART0_TXD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART0_TXD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART0_TXD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART0_TXD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART0_TXD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART0_TXD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART1_CTSN" description="" id="CTRL_CONF_UART1_CTSN" offset="0x978" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART1_CTSN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART1_CTSN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART1_CTSN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART1_CTSN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART1_CTSN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART1_CTSN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART1_CTSN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART1_CTSN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART1_CTSN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART1_CTSN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART1_CTSN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART1_CTSN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART1_RTSN" description="" id="CTRL_CONF_UART1_RTSN" offset="0x97C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART1_RTSN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART1_RTSN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART1_RTSN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART1_RTSN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART1_RTSN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART1_RTSN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART1_RTSN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART1_RTSN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART1_RTSN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART1_RTSN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART1_RTSN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART1_RTSN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART1_RXD" description="" id="CTRL_CONF_UART1_RXD" offset="0x980" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART1_RXD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART1_RXD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART1_RXD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART1_RXD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART1_RXD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART1_RXD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART1_RXD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART1_RXD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART1_RXD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART1_RXD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART1_RXD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART1_RXD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART1_TXD" description="" id="CTRL_CONF_UART1_TXD" offset="0x984" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART1_TXD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART1_TXD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART1_TXD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART1_TXD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART1_TXD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART1_TXD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART1_TXD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART1_TXD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART1_TXD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART1_TXD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART1_TXD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART1_TXD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_I2C0_SDA" description="" id="CTRL_CONF_I2C0_SDA" offset="0x988" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_I2C0_SDA_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_I2C0_SDA_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_I2C0_SDA_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_I2C0_SDA_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_I2C0_SDA_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_I2C0_SCL" description="" id="CTRL_CONF_I2C0_SCL" offset="0x98C" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_I2C0_SCL_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_I2C0_SCL_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_I2C0_SCL_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_I2C0_SCL_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_I2C0_SCL_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_ACLKX" description="" id="CTRL_CONF_MCASP0_ACLKX" offset="0x990" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_ACLKX_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_ACLKX_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_ACLKX_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_ACLKX_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_ACLKX_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_ACLKX_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_ACLKX_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_ACLKX_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_ACLKX_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_ACLKX_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_ACLKX_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_ACLKX_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_FSX" description="" id="CTRL_CONF_MCASP0_FSX" offset="0x994" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_FSX_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_FSX_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_FSX_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_FSX_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_FSX_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_FSX_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_FSX_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_FSX_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_FSX_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_FSX_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_FSX_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_FSX_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_AXR0" description="" id="CTRL_CONF_MCASP0_AXR0" offset="0x998" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_AXR0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_AXR0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_AXR0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_AXR0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_AXR0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_AXR0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_AXR0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_AXR0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_AXR0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_AXR0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_AXR0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_AXR0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_AHCLKR" description="" id="CTRL_CONF_MCASP0_AHCLKR" offset="0x99C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_AHCLKR_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_AHCLKR_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_AHCLKR_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_AHCLKR_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_AHCLKR_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_AHCLKR_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_AHCLKR_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_AHCLKR_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_AHCLKR_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_AHCLKR_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_AHCLKR_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_AHCLKR_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_ACLKR" description="" id="CTRL_CONF_MCASP0_ACLKR" offset="0x9A0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_ACLKR_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_ACLKR_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_ACLKR_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_ACLKR_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_ACLKR_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_ACLKR_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_ACLKR_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_ACLKR_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_ACLKR_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_ACLKR_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_ACLKR_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_ACLKR_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_FSR" description="" id="CTRL_CONF_MCASP0_FSR" offset="0x9A4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_FSR_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_FSR_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_FSR_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_FSR_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_FSR_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_FSR_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_FSR_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_FSR_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_FSR_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_FSR_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_FSR_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_FSR_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_AXR1" description="" id="CTRL_CONF_MCASP0_AXR1" offset="0x9A8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_AXR1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_AXR1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_AXR1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_AXR1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_AXR1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_AXR1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_AXR1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_AXR1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_AXR1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_AXR1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_AXR1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_AXR1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_MCASP0_AHCLKX" description="" id="CTRL_CONF_MCASP0_AHCLKX" offset="0x9AC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_MCASP0_AHCLKX_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_MCASP0_AHCLKX_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_MCASP0_AHCLKX_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_MCASP0_AHCLKX_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_MCASP0_AHCLKX_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_MCASP0_AHCLKX_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_MCASP0_AHCLKX_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_MCASP0_AHCLKX_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_MCASP0_AHCLKX_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_MCASP0_AHCLKX_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_MCASP0_AHCLKX_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_MCASP0_AHCLKX_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_HD" description="" id="CTRL_CONF_CAM0_HD" offset="0x9B0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_HD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_HD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_HD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_HD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_HD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_HD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_HD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_HD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_HD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_HD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_HD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_HD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_VD" description="" id="CTRL_CONF_CAM0_VD" offset="0x9B4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_VD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_VD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_VD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_VD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_VD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_VD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_VD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_VD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_VD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_VD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_VD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_VD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_FIELD" description="" id="CTRL_CONF_CAM0_FIELD" offset="0x9B8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_FIELD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_FIELD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_FIELD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_FIELD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_FIELD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_FIELD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_FIELD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_FIELD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_FIELD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_FIELD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_FIELD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_FIELD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_WEN" description="" id="CTRL_CONF_CAM0_WEN" offset="0x9BC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_WEN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_WEN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_WEN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_WEN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_WEN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_WEN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_WEN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_WEN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_WEN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_WEN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_WEN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_WEN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_PCLK" description="" id="CTRL_CONF_CAM0_PCLK" offset="0x9C0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_PCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_PCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_PCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_PCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_PCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_PCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_PCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_PCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_PCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_PCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_PCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_PCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA8" description="" id="CTRL_CONF_CAM0_DATA8" offset="0x9C4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA8_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA8_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA8_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA8_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA8_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA8_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA8_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA8_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA8_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA8_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA8_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA8_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA9" description="" id="CTRL_CONF_CAM0_DATA9" offset="0x9C8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA9_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA9_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA9_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA9_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA9_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA9_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA9_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA9_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA9_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA9_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA9_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA9_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA9" description="" id="CTRL_CONF_CAM1_DATA9" offset="0x9CC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA9_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA9_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA9_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA9_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA9_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA9_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA9_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA9_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA9_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA9_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA9_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA9_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA8" description="" id="CTRL_CONF_CAM1_DATA8" offset="0x9D0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA8_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA8_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA8_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA8_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA8_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA8_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA8_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA8_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA8_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA8_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA8_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA8_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_HD" description="" id="CTRL_CONF_CAM1_HD" offset="0x9D4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_HD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_HD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_HD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_HD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_HD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_HD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_HD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_HD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_HD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_HD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_HD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_HD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_VD" description="" id="CTRL_CONF_CAM1_VD" offset="0x9D8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_VD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_VD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_VD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_VD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_VD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_VD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_VD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_VD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_VD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_VD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_VD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_VD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_PCLK" description="" id="CTRL_CONF_CAM1_PCLK" offset="0x9DC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_PCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_PCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_PCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_PCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_PCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_PCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_PCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_PCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_PCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_PCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_PCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_PCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_FIELD" description="" id="CTRL_CONF_CAM1_FIELD" offset="0x9E0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_FIELD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_FIELD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_FIELD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_FIELD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_FIELD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_FIELD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_FIELD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_FIELD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_FIELD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_FIELD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_FIELD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_FIELD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_WEN" description="" id="CTRL_CONF_CAM1_WEN" offset="0x9E4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_WEN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_WEN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_WEN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_WEN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_WEN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_WEN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_WEN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_WEN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_WEN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_WEN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_WEN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_WEN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA0" description="" id="CTRL_CONF_CAM1_DATA0" offset="0x9E8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA1" description="" id="CTRL_CONF_CAM1_DATA1" offset="0x9EC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA2" description="" id="CTRL_CONF_CAM1_DATA2" offset="0x9F0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA3" description="" id="CTRL_CONF_CAM1_DATA3" offset="0x9F4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA4" description="" id="CTRL_CONF_CAM1_DATA4" offset="0x9F8" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA4_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA4_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA4_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA4_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA4_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA4_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA4_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA4_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA4_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA4_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA4_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA4_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA5" description="" id="CTRL_CONF_CAM1_DATA5" offset="0x9FC" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA5_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA5_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA5_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA5_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA5_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA5_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA5_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA5_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA5_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA5_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA5_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA5_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA6" description="" id="CTRL_CONF_CAM1_DATA6" offset="0xA00" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA6_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA6_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA6_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA6_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA6_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA6_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA6_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA6_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA6_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA6_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA6_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA6_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM1_DATA7" description="" id="CTRL_CONF_CAM1_DATA7" offset="0xA04" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM1_DATA7_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM1_DATA7_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM1_DATA7_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM1_DATA7_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM1_DATA7_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM1_DATA7_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM1_DATA7_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM1_DATA7_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM1_DATA7_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM1_DATA7_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM1_DATA7_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM1_DATA7_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA0" description="" id="CTRL_CONF_CAM0_DATA0" offset="0xA08" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA1" description="" id="CTRL_CONF_CAM0_DATA1" offset="0xA0C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA2" description="" id="CTRL_CONF_CAM0_DATA2" offset="0xA10" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA2_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA2_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA2_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA2_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA2_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA2_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA2_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA2_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA2_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA2_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA2_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA2_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA3" description="" id="CTRL_CONF_CAM0_DATA3" offset="0xA14" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA3_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA3_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA3_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA3_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA3_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA3_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA3_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA3_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA3_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA3_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA3_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA3_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA4" description="" id="CTRL_CONF_CAM0_DATA4" offset="0xA18" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA4_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA4_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA4_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA4_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA4_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA4_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA4_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA4_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA4_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA4_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA4_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA4_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA5" description="" id="CTRL_CONF_CAM0_DATA5" offset="0xA1C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA5_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA5_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA5_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA5_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA5_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA5_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA5_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA5_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA5_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA5_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA5_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA5_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA6" description="" id="CTRL_CONF_CAM0_DATA6" offset="0xA20" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA6_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA6_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA6_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA6_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA6_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA6_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA6_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA6_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA6_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA6_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA6_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA6_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CAM0_DATA7" description="" id="CTRL_CONF_CAM0_DATA7" offset="0xA24" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_CAM0_DATA7_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_CAM0_DATA7_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_CAM0_DATA7_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_CAM0_DATA7_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_CAM0_DATA7_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_CAM0_DATA7_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_CAM0_DATA7_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CAM0_DATA7_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CAM0_DATA7_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CAM0_DATA7_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CAM0_DATA7_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CAM0_DATA7_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART3_RXD" description="" id="CTRL_CONF_UART3_RXD" offset="0xA28" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART3_RXD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART3_RXD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART3_RXD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART3_RXD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART3_RXD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART3_RXD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART3_RXD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART3_RXD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART3_RXD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART3_RXD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART3_RXD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART3_RXD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART3_TXD" description="" id="CTRL_CONF_UART3_TXD" offset="0xA2C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART3_TXD_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART3_TXD_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART3_TXD_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART3_TXD_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART3_TXD_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART3_TXD_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART3_TXD_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART3_TXD_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART3_TXD_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART3_TXD_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART3_TXD_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART3_TXD_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART3_CTSN" description="" id="CTRL_CONF_UART3_CTSN" offset="0xA30" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART3_CTSN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART3_CTSN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART3_CTSN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART3_CTSN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART3_CTSN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART3_CTSN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART3_CTSN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART3_CTSN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART3_CTSN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART3_CTSN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART3_CTSN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART3_CTSN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_UART3_RTSN" description="" id="CTRL_CONF_UART3_RTSN" offset="0xA34" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_UART3_RTSN_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_UART3_RTSN_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_UART3_RTSN_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_UART3_RTSN_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_UART3_RTSN_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_UART3_RTSN_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_UART3_RTSN_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_UART3_RTSN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_UART3_RTSN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_UART3_RTSN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_UART3_RTSN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_UART3_RTSN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPIO5_8" description="" id="CTRL_CONF_GPIO5_8" offset="0xA38" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPIO5_8_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPIO5_8_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPIO5_8_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPIO5_8_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPIO5_8_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPIO5_8_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPIO5_8_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPIO5_8_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPIO5_8_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPIO5_8_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPIO5_8_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPIO5_8_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPIO5_9" description="" id="CTRL_CONF_GPIO5_9" offset="0xA3C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPIO5_9_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPIO5_9_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPIO5_9_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPIO5_9_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPIO5_9_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPIO5_9_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPIO5_9_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPIO5_9_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPIO5_9_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPIO5_9_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPIO5_9_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPIO5_9_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPIO5_10" description="" id="CTRL_CONF_GPIO5_10" offset="0xA40" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPIO5_10_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPIO5_10_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPIO5_10_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPIO5_10_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPIO5_10_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPIO5_10_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPIO5_10_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPIO5_10_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPIO5_10_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPIO5_10_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPIO5_10_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPIO5_10_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPIO5_11" description="" id="CTRL_CONF_GPIO5_11" offset="0xA44" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPIO5_11_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPIO5_11_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPIO5_11_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPIO5_11_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPIO5_11_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPIO5_11_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPIO5_11_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPIO5_11_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPIO5_11_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPIO5_11_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPIO5_11_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPIO5_11_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPIO5_12" description="" id="CTRL_CONF_GPIO5_12" offset="0xA48" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPIO5_12_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPIO5_12_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPIO5_12_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPIO5_12_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPIO5_12_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPIO5_12_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPIO5_12_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPIO5_12_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPIO5_12_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPIO5_12_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPIO5_12_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPIO5_12_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_GPIO5_13" description="" id="CTRL_CONF_GPIO5_13" offset="0xA4C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_GPIO5_13_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_GPIO5_13_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_GPIO5_13_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_GPIO5_13_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_GPIO5_13_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_GPIO5_13_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_GPIO5_13_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_GPIO5_13_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_GPIO5_13_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_GPIO5_13_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_GPIO5_13_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_GPIO5_13_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI4_SCLK" description="" id="CTRL_CONF_SPI4_SCLK" offset="0xA50" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI4_SCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI4_SCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI4_SCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI4_SCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI4_SCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI4_SCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI4_SCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI4_SCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI4_SCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI4_SCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI4_SCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI4_SCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI4_D0" description="" id="CTRL_CONF_SPI4_D0" offset="0xA54" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI4_D0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI4_D0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI4_D0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI4_D0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI4_D0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI4_D0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI4_D0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI4_D0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI4_D0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI4_D0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI4_D0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI4_D0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI4_D1" description="" id="CTRL_CONF_SPI4_D1" offset="0xA58" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI4_D1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI4_D1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI4_D1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI4_D1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI4_D1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI4_D1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI4_D1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI4_D1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI4_D1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI4_D1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI4_D1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI4_D1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI4_CS0" description="" id="CTRL_CONF_SPI4_CS0" offset="0xA5C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI4_CS0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI4_CS0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI4_CS0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI4_CS0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI4_CS0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI4_CS0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI4_CS0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI4_CS0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI4_CS0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI4_CS0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI4_CS0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI4_CS0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI2_SCLK" description="" id="CTRL_CONF_SPI2_SCLK" offset="0xA60" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI2_SCLK_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI2_SCLK_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI2_SCLK_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI2_SCLK_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI2_SCLK_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI2_SCLK_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI2_SCLK_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI2_SCLK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI2_SCLK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI2_SCLK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI2_SCLK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI2_SCLK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI2_D0" description="" id="CTRL_CONF_SPI2_D0" offset="0xA64" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI2_D0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI2_D0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI2_D0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI2_D0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI2_D0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI2_D0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI2_D0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI2_D0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI2_D0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI2_D0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI2_D0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI2_D0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI2_D1" description="" id="CTRL_CONF_SPI2_D1" offset="0xA68" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI2_D1_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI2_D1_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI2_D1_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI2_D1_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI2_D1_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI2_D1_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI2_D1_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI2_D1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI2_D1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI2_D1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI2_D1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI2_D1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_SPI2_CS0" description="" id="CTRL_CONF_SPI2_CS0" offset="0xA6C" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_SPI2_CS0_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_SPI2_CS0_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_SPI2_CS0_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_SPI2_CS0_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_SPI2_CS0_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_SPI2_CS0_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_SPI2_CS0_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_SPI2_CS0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_SPI2_CS0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_SPI2_CS0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_SPI2_CS0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_SPI2_CS0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_XDMA_EVT_INTR0" description="" id="CTRL_CONF_XDMA_EVT_INTR0" offset="0xA70" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_XDMA_EVT_INTR0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_XDMA_EVT_INTR0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_XDMA_EVT_INTR0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_XDMA_EVT_INTR0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_XDMA_EVT_INTR0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_XDMA_EVT_INTR1" description="" id="CTRL_CONF_XDMA_EVT_INTR1" offset="0xA74" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_XDMA_EVT_INTR1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_XDMA_EVT_INTR1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_XDMA_EVT_INTR1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_XDMA_EVT_INTR1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_XDMA_EVT_INTR1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_CLKREQ" description="" id="CTRL_CONF_CLKREQ" offset="0xA78" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_CLKREQ_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_CLKREQ_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_CLKREQ_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_CLKREQ_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_CLKREQ_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_NRESETIN_OUT" description="" id="CTRL_CONF_NRESETIN_OUT" offset="0xA7C" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_NRESETIN_OUT_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_NRESETIN_OUT_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_NRESETIN_OUT_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_NRESETIN_OUT_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_NRESETIN_OUT_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_NNMI" description="" id="CTRL_CONF_NNMI" offset="0xA84" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_NNMI_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_NNMI_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_NNMI_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_NNMI_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_NNMI_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_TMS" description="" id="CTRL_CONF_TMS" offset="0xA90" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_TMS_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_TMS_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_TMS_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_TMS_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_TMS_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_TDI" description="" id="CTRL_CONF_TDI" offset="0xA94" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_TDI_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_TDI_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_TDI_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_TDI_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_TDI_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_TDO" description="" id="CTRL_CONF_TDO" offset="0xA98" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_TDO_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_TDO_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_TDO_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_TDO_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_TDO_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_TCK" description="" id="CTRL_CONF_TCK" offset="0xA9C" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_TCK_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_TCK_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_TCK_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_TCK_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_TCK_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_NTRST" description="" id="CTRL_CONF_NTRST" offset="0xAA0" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_NTRST_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_NTRST_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_NTRST_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_NTRST_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_NTRST_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_EMU0" description="" id="CTRL_CONF_EMU0" offset="0xAA4" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_EMU0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_EMU0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_EMU0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_EMU0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_EMU0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_EMU1" description="" id="CTRL_CONF_EMU1" offset="0xAA8" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_EMU1_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_EMU1_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_EMU1_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_EMU1_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_EMU1_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_OSC1_IN" description="" id="CTRL_CONF_OSC1_IN" offset="0xAAC" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_OSC1_IN_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_OSC1_IN_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_OSC1_IN_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_OSC1_IN_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_OSC1_IN_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_OSC1_OUT" description="" id="CTRL_CONF_OSC1_OUT" offset="0xAB0" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_OSC1_OUT_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_OSC1_OUT_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_OSC1_OUT_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_OSC1_OUT_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_OSC1_OUT_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_RTC_PORZ" description="" id="CTRL_CONF_RTC_PORZ" offset="0xAB4" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_RTC_PORZ_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_RTC_PORZ_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_RTC_PORZ_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_RTC_PORZ_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_RTC_PORZ_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_EXT_WAKEUP0" description="" id="CTRL_CONF_EXT_WAKEUP0" offset="0xAB8" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_EXT_WAKEUP0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_EXT_WAKEUP0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_EXT_WAKEUP0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_EXT_WAKEUP0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_EXT_WAKEUP0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_PMIC_POWER_EN0" description="" id="CTRL_CONF_PMIC_POWER_EN0" offset="0xABC" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_PMIC_POWER_EN0_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_PMIC_POWER_EN0_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_PMIC_POWER_EN0_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_PMIC_POWER_EN0_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_2" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_PMIC_POWER_EN0_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_USB0_DRVVBUS" description="" id="CTRL_CONF_USB0_DRVVBUS" offset="0xAC0" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_USB0_DRVVBUS_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_USB0_DRVVBUS_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_USB0_DRVVBUS_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_USB0_DRVVBUS_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_USB0_DRVVBUS_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_USB0_DRVVBUS_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_USB0_DRVVBUS_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_USB0_DRVVBUS_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_USB0_DRVVBUS_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_USB0_DRVVBUS_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_USB0_DRVVBUS_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_USB0_DRVVBUS_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CONF_USB1_DRVVBUS" description="" id="CTRL_CONF_USB1_DRVVBUS" offset="0xAC4" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" Wakeup Event [[br]]0 = No event [[br]]1 = Event occurred" end="30" id="CONF_USB1_DRVVBUS_WUEVT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Wakeup enable [[br]]0 = disable [[br]]1 = enable" end="29" id="CONF_USB1_DRVVBUS_WUEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" DS0 mode Pull-Up/Down selection [[br]]0 = Offmode Pull-Down selected [[br]]1 = Offmode Pull-Up selected" end="28" id="CONF_USB1_DRVVBUS_DSPULLTYPESELECT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" DS0 mode Pull-Up/Down enable. [[br]]This is an active low signal. [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="27" id="CONF_USB1_DRVVBUS_DSPULLUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" DS0 mode output value [[br]]0 = Set value at 0 [[br]]1 = Set value at 1" end="26" id="CONF_USB1_DRVVBUS_DS0OUTVALUE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" DS0 mode output enable This is an active low signal [[br]]0 = Output Enable [[br]]1 = Output Disable" end="25" id="CONF_USB1_DRVVBUS_DS0OUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" DS0 mode override control [[br]]0: IO state keeps its previous state when DS0 mode is active [[br]]1: IO state is forced to OFF mode value when DS0 mode is active" end="24" id="CONF_USB1_DRVVBUS_DS0EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" " end="20" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description=" Select between Faster or Slower Slew rate [[br]]0 = fast [[br]]1 = slow" end="19" id="CONF_USB1_DRVVBUS_SLEWCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Input Enable Value for the PAD [[br]]0 = receiver disabled [[br]]1 = receiver enabled" end="18" id="CONF_USB1_DRVVBUS_RXACTIVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Pad Pullup / Pulldown Type Selection [[br]]0 = Pulldown selected [[br]]1 = Pullup selected" end="17" id="CONF_USB1_DRVVBUS_PUTYPESEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Pad Pullup / Pulldown Enable. [[br]]This is an active low signal [[br]]1 = Pullup / Pulldown disabled [[br]]0 = Pullup / Pulldown enabled" end="16" id="CONF_USB1_DRVVBUS_PUDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="4" id="RESERVED_3" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="3" description=" Pad Functional Signal Mux Select" end="0" id="CONF_USB1_DRVVBUS_MMODE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CQDETECT_STS" description="" id="CTRL_CQDETECT_STS" offset="0xE00" width="32">
    
  <bitfield begin="31" description=" " end="24" id="RESERVED_1" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="23" id="CQMODE_CAMERA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="22" id="CQMODE_LCDC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="21" id="CQMODE_GENERAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="20" id="CQMODE_GEMAC_B" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="19" id="CQMODE_GEMAC_A" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="18" id="CQMODE_MMCSD_B" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="17" id="CQMODE_MMCSD_A" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="16" id="CQMODE_GPMC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" CQDetect  Mode Error Status" end="15" id="CQERR_CAMERA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" CQDetect  Mode Error Status" end="14" id="CQERR_LCDC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description=" CQDetect  Mode Error Status" end="13" id="CQERR_GENERAL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description=" CQDetect  Mode Error Status" end="12" id="CQERR_GEMAC_B" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description=" CQDetect  Mode Error Status" end="11" id="CQERR_GEMAC_A" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description=" CQDetect  Mode Error Status" end="10" id="CQERR_MMCSD_B" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description=" CQDetect  Mode Error Status" end="9" id="CQERR_MMCSD_A" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" CQDetect  Mode Error Status" end="8" id="CQERR_GPMC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="7" id="CQSTAT_CAMERA" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="6" id="CQSTAT_LCDC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="5" id="CQSTAT_GENERAL" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="4" id="CQSTAT_GEMAC_B" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="3" id="CQSTAT_GEMAC_A" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="2" id="CQSTAT_MMCSD_B" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="1" id="CQSTAT_MMCSD_A" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="0" id="CQSTAT_GPMC" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_IO" description="" id="CTRL_DDR_IO" offset="0xE04" width="32">
    
  <bitfield begin="31" description=" [[br]]0 = DDR3 RESET controlled via controller/PHY   [[br]]1 = DDR RESET is overridden to value HIGH[[br]]As part of boot initialization (and before DDR/EMIF init) this bit must be written to value zero." end="31" id="DDR3_RST_DEF_VAL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" " end="0" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
  </register>
  
  
  <register acronym="CTRL_CQDETECT_STS2" description="" id="CTRL_CQDETECT_STS2" offset="0xE08" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="17" id="CQMODE_MDIO" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" [[br]]0 : Set IO to 1.8V   [[br]]1 : Set IO to 3.3V" end="16" id="CQMODE_CLKOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" " end="10" id="RESERVED_2" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="9" description=" CQDetect  Mode Error Status" end="9" id="CQERR_MDIO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" CQDetect  Mode Error Status" end="8" id="CQERR_CLKOUT" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="2" id="RESERVED_3" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="1" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="1" id="CQSTAT_MDIO" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" [[br]]1 : IOs are 3.3V mode   [[br]]0 : IOs are 1.8V mode" end="0" id="CQSTAT_CLKOUT" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VTP" description="" id="CTRL_VTP" offset="0xE0C" width="32">
    
  <bitfield begin="31" description=" " end="23" id="RESERVED_1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description=" Default/reset values of 'P' for the VTP controller." end="16" id="PCIN" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description=" " end="15" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description=" Default/reset values of 'N' for the VTP controller." end="8" id="NCIN" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" active high enable" end="6" id="EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description=" [[br]]0: Training sequence is not complete. [[br]]1: Training sequence is complete." end="5" id="READY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" [[br]]0: Normal operation dynamic update   [[br]]1: freeze dynamic update pwrdn controller" end="4" id="LOCK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Digital filter bits" end="1" id="FILTER" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="0" description=" clears flops start count again after low going pulse" end="0" id="CLRZ" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VREF" description="" id="CTRL_VREF" offset="0xE14" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description=" select for coupling cap for DDR   [[br]]00 : No capacitor connected[[br]]01 : Capacitor between BIAS2 and VSS[[br]]10 : Capacitor between BIAS2 and VDDS[[br]]11: Capacitor between BIAS2 and VSS and Capacitor between BIAS2 and VDDS" end="3" id="DDR_VREF_CCAP" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" select for int ref for DDR   [[br]]00 : Pad/Bias2 connected to internal reference VDDS/2 for 2uA current load[[br]]01 : Pad/Bias2 connected to internal reference VDDS/2 for 4uA current load[[br]]10 : Pad/Bias2 connected to internal reference VDDS/2 for 6uA current load[[br]]11 : Pad/Bias2 connected to internal reference VDDS/2 for 8uA current load" end="1" id="DDR_VREF_TAP" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description=" active high internal reference enable for DDR" end="0" id="DDR_VREF_EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_0_3" description="" id="CTRL_TPCC_EVT_MUX_0_3" offset="0xF90" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 3" end="24" id="EVT_MUX_3" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 2" end="16" id="EVT_MUX_2" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 1" end="8" id="EVT_MUX_1" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 0" end="0" id="EVT_MUX_0" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_4_7" description="" id="CTRL_TPCC_EVT_MUX_4_7" offset="0xF94" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 7" end="24" id="EVT_MUX_7" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 6" end="16" id="EVT_MUX_6" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 5" end="8" id="EVT_MUX_5" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 4" end="0" id="EVT_MUX_4" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_8_11" description="" id="CTRL_TPCC_EVT_MUX_8_11" offset="0xF98" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 11" end="24" id="EVT_MUX_11" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 10" end="16" id="EVT_MUX_10" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 9" end="8" id="EVT_MUX_9" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 8" end="0" id="EVT_MUX_8" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_12_15" description="" id="CTRL_TPCC_EVT_MUX_12_15" offset="0xF9C" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 15" end="24" id="EVT_MUX_15" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 14" end="16" id="EVT_MUX_14" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 13" end="8" id="EVT_MUX_13" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 12" end="0" id="EVT_MUX_12" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_16_19" description="" id="CTRL_TPCC_EVT_MUX_16_19" offset="0xFA0" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 19" end="24" id="EVT_MUX_19" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 18" end="16" id="EVT_MUX_18" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 17" end="8" id="EVT_MUX_17" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 16" end="0" id="EVT_MUX_16" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_20_23" description="" id="CTRL_TPCC_EVT_MUX_20_23" offset="0xFA4" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 23" end="24" id="EVT_MUX_23" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 22" end="16" id="EVT_MUX_22" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 21" end="8" id="EVT_MUX_21" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 20" end="0" id="EVT_MUX_20" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_24_27" description="" id="CTRL_TPCC_EVT_MUX_24_27" offset="0xFA8" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 27" end="24" id="EVT_MUX_27" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 26" end="16" id="EVT_MUX_26" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 25" end="8" id="EVT_MUX_25" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 24" end="0" id="EVT_MUX_24" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_28_31" description="" id="CTRL_TPCC_EVT_MUX_28_31" offset="0xFAC" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 31" end="24" id="EVT_MUX_31" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 30" end="16" id="EVT_MUX_30" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 29" end="8" id="EVT_MUX_29" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 28" end="0" id="EVT_MUX_28" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_32_35" description="" id="CTRL_TPCC_EVT_MUX_32_35" offset="0xFB0" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 35" end="24" id="EVT_MUX_35" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 34" end="16" id="EVT_MUX_34" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 33" end="8" id="EVT_MUX_33" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 32" end="0" id="EVT_MUX_32" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_36_39" description="" id="CTRL_TPCC_EVT_MUX_36_39" offset="0xFB4" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 39" end="24" id="EVT_MUX_39" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 38" end="16" id="EVT_MUX_38" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 37" end="8" id="EVT_MUX_37" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 36" end="0" id="EVT_MUX_36" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_40_43" description="" id="CTRL_TPCC_EVT_MUX_40_43" offset="0xFB8" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 43" end="24" id="EVT_MUX_43" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 42" end="16" id="EVT_MUX_42" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 41" end="8" id="EVT_MUX_41" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 40" end="0" id="EVT_MUX_40" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_44_47" description="" id="CTRL_TPCC_EVT_MUX_44_47" offset="0xFBC" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 47" end="24" id="EVT_MUX_47" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 46" end="16" id="EVT_MUX_46" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 45" end="8" id="EVT_MUX_45" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 44" end="0" id="EVT_MUX_44" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_48_51" description="" id="CTRL_TPCC_EVT_MUX_48_51" offset="0xFC0" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 51" end="24" id="EVT_MUX_51" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 50" end="16" id="EVT_MUX_50" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 49" end="8" id="EVT_MUX_49" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 48" end="0" id="EVT_MUX_48" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_52_55" description="" id="CTRL_TPCC_EVT_MUX_52_55" offset="0xFC4" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 55" end="24" id="EVT_MUX_55" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 54" end="16" id="EVT_MUX_54" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 53" end="8" id="EVT_MUX_53" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 52" end="0" id="EVT_MUX_52" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_56_59" description="" id="CTRL_TPCC_EVT_MUX_56_59" offset="0xFC8" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 59" end="24" id="EVT_MUX_59" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 58" end="16" id="EVT_MUX_58" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 57" end="8" id="EVT_MUX_57" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 56" end="0" id="EVT_MUX_56" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TPCC_EVT_MUX_60_63" description="" id="CTRL_TPCC_EVT_MUX_60_63" offset="0xFCC" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" Selects 1 of 64 inputs for DMA event 63" end="24" id="EVT_MUX_60" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="23" description=" " end="22" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="21" description=" Selects 1 of 64 inputs for DMA event 62" end="16" id="EVT_MUX_61" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description=" " end="14" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects 1 of 64 inputs for DMA event 61" end="8" id="EVT_MUX_62" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" Selects 1 of 64 inputs for DMA event 60" end="0" id="EVT_MUX_63" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="CTRL_TIMER_EVT_CAPT" description="" id="CTRL_TIMER_EVT_CAPT" offset="0xFD0" width="32">
    
  <bitfield begin="31" description=" " end="21" id="RESERVED_1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description=" Timer 7 event capture mux" end="16" id="TIMER7_EVTCAPT" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description=" Timer 6 event capture mux" end="8" id="TIMER6_EVTCAPT" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" Timer 5 event capture mux" end="0" id="TIMER5_EVTCAPT" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CTRL_ECAP_EVT_CAPT" description="" id="CTRL_ECAP_EVT_CAPT" offset="0xFD4" width="32">
    
  <bitfield begin="31" description=" " end="21" id="RESERVED_1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description=" ECAP2 event capture mux" end="16" id="ECAP2_EVTCAPT" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description=" " end="13" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="12" description=" ECAP1 event capture mux" end="8" id="ECAP1_EVTCAPT" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" ECAP0 event capture mux" end="0" id="ECAP0_EVTCAPT" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CTRL_ADC0_EVT_CAPT" description="" id="CTRL_ADC0_EVT_CAPT" offset="0xFD8" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" ADC0 event capture mux" end="0" id="ADC0_EVTCAPT" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_ADC1_EVT_CAPT" description="" id="CTRL_ADC1_EVT_CAPT" offset="0xFDC" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" ADC1 event capture mux" end="0" id="ADC1_EVTCAPT" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="CTRL_RESET_ISO" description="" id="CTRL_RESET_ISO" offset="0x1000" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" [[br]]0 : JTAG IOs are not isolated from warm reset   [[br]]1 : JTAG IOs are isolated from warm reset" end="1" id="JTAG_ISO_CTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" [[br]]0 : Ethernet Switch is not isolated from warm reset   [[br]]1 : Ethernet Switch is isolated from warm reset[[br]]Please refer to Ethernet Switch reset isolation microarch for details on which registers are isolated in the SOC." end="0" id="CPSW_ISO_CTRL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DPLL_PWR_SW" description="" id="CTRL_DPLL_PWR_SW" offset="0x1318" width="32">
    
  <bitfield begin="31" description=" Enable software control over DDR DPLL RET RESET ISO PGOODIN PONIN for power savings. [[br]]0: PRCM controls the DPLL reset RET = 0 ISO = 0 PGOODIN = 1 PONIN = 1. [[br]]1: Controlled by corresponding bits in this register." end="31" id="SW_CTRL_DDR_PLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" " end="30" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" Drives ISOSCAN of DDR PLL" end="29" id="ISOSCAN_DDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" Drives RET signal  of DDR PLL" end="28" id="RET_DDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" Drives RESET of DDR DPLL" end="27" id="RESET_DDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description=" Drives ISO of DDR DPLL" end="26" id="ISO_DDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description=" Drives PGOODIN of DDR DPLL" end="25" id="PGOODIN_DDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description=" Drives PONIN of DDR DPLL" end="24" id="PONIN_DDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description=" Enable software control over DISP DPLL RET RESET ISO PGOODIN PONIN for power savings. [[br]]0: PRCM controls the DPLL reset RET = 0 ISO = 0 PGOODIN = 1 PONIN = 1. [[br]]1: Controlled by corresponding bits in this register." end="23" id="SW_CTRL_DISP_PLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" " end="22" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description=" Drives ISOSCAN of DISP PLL" end="21" id="ISOSCAN_DISP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" Drives RET of DISP DPLL" end="20" id="RET_DISP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" Drives RESET of DISP DPLL" end="19" id="RESET_DISP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" Drives ISO of DISP DPLL" end="18" id="ISO_DISP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" Drives PGOODIN of DISP DPLL" end="17" id="PGOODIN_DISP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" Drives PONIN of DISP DPLL" end="16" id="PONIN_DISP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" Enable software control over PER DPLL RET RESET ISO PGOODIN PONIN for power savings. [[br]]0: PRCM controls the DPLL reset RET = 0 ISO = 0 PGOODIN = 1 PONIN = 1. [[br]]1: Controlled by corresponding bits in this register." end="15" id="SW_CTRL_PER_PLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" " end="14" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description=" Drives ISOSCAN of PER PLL" end="13" id="ISOSCAN_PER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Drives RET of PER DPLL" end="12" id="RET_PER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Drives RESET signal of PER DPLL" end="11" id="RESET_PER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Drives ISO signal of PER DPLL" end="10" id="ISO_PER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" Drives PGOODIN signal of PER DPLL" end="9" id="PGOODIN_PER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description=" Drives PONIN signal of PER DPLL" end="8" id="PONIN_PER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" Enable S/W control over MPU DPLL RET RESET ISO PGOODIN PONIN for power savings. [[br]]0: PRCM controls the DPLL reset RET = 0 ISO = 0 PGOODIN = 1 PONIN = 1. [[br]]1: Controlled by corresponding bits in this register." end="7" id="SW_CTRL_MPU_PLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" " end="6" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description=" Drives ISOSCAN of MPU PLL" end="5" id="ISOSCAN_MPU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Drives RET of MPU DPLL" end="4" id="RET_MPU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Drives RESET signal of MPU DPLL" end="3" id="RESET_MPU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Drives ISO signal of MPU DPLL" end="2" id="ISO_MPU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Drives PGOODIN signal of MPU DPLL" end="1" id="PGOODIN_MPU" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Drives PONIN signal of MPU DPLL" end="0" id="PONIN_MPU" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_CKE" description="" id="CTRL_DDR_CKE" offset="0x131C" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" CKE status bit" end="3" id="DDR_CKE1_ST" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" CKE status bit" end="2" id="DDR_CKE0_ST" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" CKE from EMIF/DDRPHY is ANDed with this bit. [[br]]0: CKE to memories gated off to zero. [[br]]External DRAM memories will not be able to register DDR commands from the controller. [[br]]1: Normal operation. [[br]]CKE is now controlled by EMIF/DDR PHY." end="1" id="DDR_CKE1_CTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" CKE from EMIF/DDRPHY is ANDed with this bit. [[br]]0: CKE to memories gated off to zero. [[br]]External DRAM memories will not be able to register DDR commands from this device. [[br]]1: Normal operation. [[br]]CKE is now controlled by EMIF/DDR PHY." end="0" id="DDR_CKE0_CTRL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_VSLDO" description="" id="CTRL_VSLDO" offset="0x1320" width="32">
    
  <bitfield begin="31" description=" Selectively Modifiable Attribute Bits (Spare Register)" end="2" id="CTRL_VSLDO" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description=" [[br]]0 : PRCM controls VSLDO   [[br]]1 : Allows H/W to bring VSLDO out of retention on wakeup from deep-sleep" end="1" id="VSLDO_CORE_AUTO_RAMP_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_WAKEPROC_TXEV_EOI" description="" id="CTRL_WAKEPROC_TXEV_EOI" offset="0x1324" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" TXEV (Event) from Wakeup processor is a pulse signal connected as interrupt to MPUSS IRQ(78)   Since MPUSS expects level signals. [[br]]The TXEV pulse from WAKEPROC is converted to a level in glue logic. [[br]]The logic  works as follows: On a 0-1 transition on TXEV, the IRQ[78] is set. For clearing the interrupt, S/W must do the following: 1) S/W must clear the IRQ[78] by writing a '1' to WAKEPROC_TXEV_EOI bit in this register, 2) This bit is sticky and for re-arming the IRQ[78], S/W must write a '0' to this field in the ISR." end="0" id="CTRL_WAKEPROC_TXEV_EOI" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG0" description="" id="CTRL_IPC_MSG_REG0" offset="0x1328" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG1" description="" id="CTRL_IPC_MSG_REG1" offset="0x132C" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG2" description="" id="CTRL_IPC_MSG_REG2" offset="0x1330" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG3" description="" id="CTRL_IPC_MSG_REG3" offset="0x1334" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG4" description="" id="CTRL_IPC_MSG_REG4" offset="0x1338" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG5" description="" id="CTRL_IPC_MSG_REG5" offset="0x133C" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG6" description="" id="CTRL_IPC_MSG_REG6" offset="0x1340" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG7" description="" id="CTRL_IPC_MSG_REG7" offset="0x1344" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG8" description="" id="CTRL_IPC_MSG_REG8" offset="0x1348" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG8" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG9" description="" id="CTRL_IPC_MSG_REG9" offset="0x134C" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG9" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG10" description="" id="CTRL_IPC_MSG_REG10" offset="0x1350" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG10" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG11" description="" id="CTRL_IPC_MSG_REG11" offset="0x1354" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG11" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG12" description="" id="CTRL_IPC_MSG_REG12" offset="0x1358" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG12" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG13" description="" id="CTRL_IPC_MSG_REG13" offset="0x135C" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG13" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_MSG_REG14" description="" id="CTRL_IPC_MSG_REG14" offset="0x1360" width="32">
    
  <bitfield begin="31" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG14" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_IPC_INTR" description="" id="CTRL_IPC_INTR" offset="0x1364" width="32">
    
  <bitfield begin="31" description=" Interrupt to M3" end="31" id="INTR2WAKEPROC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Inter Processor Messaging Register" end="0" id="IPC_MSG_REG15" rwaccess="RW" width="31"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DPLL_PWR_SW_CTRL2" description="" id="CTRL_DPLL_PWR_SW_CTRL2" offset="0x138C" width="32">
    
  <bitfield begin="31" description=" " end="8" id="RESERVED_1" rwaccess="R" width="24"></bitfield>
    
  <bitfield begin="7" description=" Enable S/W control over EXTCLK DPLL RET RESET ISO PGOODIN PONIN for power savings. [[br]]0: PRCM controls the DPLL reset RET = 0 ISO = 0 GOODIN = 1 PONIN = 1. [[br]]1: Controlled by corresponding bits in this register." end="7" id="SW_CTRL_EXTCLK_PLL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description=" " end="6" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description=" Drives ISOSCAN of EXTCLK PLL" end="5" id="ISOSCAN_EXTCLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description=" Drives RET of EXTCLK DPLL" end="4" id="RET_EXTCLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description=" Drives RESET signal of EXTCLK DPLL" end="3" id="RESET_EXTCLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" Drives ISO signal of EXTCLK DPLL" end="2" id="ISO_EXTCLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description=" Drives PGOODIN signal of EXTCLK DPLL" end="1" id="PGOODIN_EXTCLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Drives PONIN signal of EXTCLK DPLL" end="0" id="PONIN_EXTCLK" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DPLL_PWR_SW_STS2" description="" id="CTRL_DPLL_PWR_SW_STS2" offset="0x1390" width="32">
    
  <bitfield begin="31" description=" " end="2" id="RESERVED_1" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description=" PGOODOUT signal from EXTCLK DPLL" end="1" id="PGOODOUT_EXTCLK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" PONOUT signal from EXTCLK DPLL" end="0" id="PONOUT_EXTCLK" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_RESET_MISC" description="" id="CTRL_RESET_MISC" offset="0x1394" width="32">
    
  <bitfield begin="31" description=" Selectively Modifiable Attribute Bits (Spare Register)" end="2" id="CTRL_RESET_MISC" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description=" " end="1" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" When 0 nRESETIN_OUT input is usable as an external warm reset input source. [[br]]When 1 nRESETIN_OUT is not usable as warm reset input source (any input transitions on this pin or if the IO buffer is changed to disabled state will not cause a warm reset)." end="0" id="NRESETIN_OUT_CTRL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_ADDRCTRL_IOCTRL" description="" id="CTRL_DDR_ADDRCTRL_IOCTRL" offset="0x1404" width="32">
    
  <bitfield begin="31" description=" " end="10" id="RESERVED_1" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description=" 2 bit to program clock IO Pads (CK/CK#) output Slew Rate" end="8" id="IO_CONFIG_SR_CLK" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" 3 bit configuration input to program clock IO Pads (CK/CK#) output Impedance" end="5" id="IO_CONFIG_I_CLK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description=" 2 bit to program addr/cmd IO Pads output Slew Rate" end="3" id="IO_CONFIG_SR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" 3 bit configuration input to program addr/cmd IO Pad output Impedance" end="0" id="IO_CONFIG_I" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_ADDRCTRL_WD0_IOCTRL" description="" id="CTRL_DDR_ADDRCTRL_WD0_IOCTRL" offset="0x1408" width="32">
    
  <bitfield begin="31" description=" WD0 - IO control   [[br]]Bit mapping is as below:[[br]]31:30: Reserved[[br]]29: ddr_odt0[[br]]28: ddr_odt1[[br]]27: ddr_resetn[[br]]26: ddr_csn0[[br]]25: ddr_csn1[[br]]24: ddr_cke[[br]]23: ddr_ck[[br]]22: ddr_nck[[br]]21: ddr_casn[[br]]20: ddr_rasn[[br]]19: ddr_wen[[br]]18: ddr_ba0[[br]]17: ddr_ba1[[br]]16: ddr_ba2[[br]](15:0) : Addr(15:0)" end="0" id="REG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_ADDRCTRL_WD1_IOCTRL" description="" id="CTRL_DDR_ADDRCTRL_WD1_IOCTRL" offset="0x140C" width="32">
    
  <bitfield begin="31" description=" WD1 - IO control   [[br]]Bit mapping is as below:[[br]]31:30: Reserved[[br]]29: ddr_odt0[[br]]28: ddr_odt1[[br]]27: ddr_resetn[[br]]26: ddr_csn0[[br]]25: ddr_csn1[[br]]24: ddr_cke[[br]]23: ddr_ck[[br]]22: ddr_nck[[br]]21: ddr_casn[[br]]20: ddr_rasn[[br]]19: ddr_wen[[br]]18: ddr_ba0[[br]]17: ddr_ba1[[br]]16: ddr_ba2[[br]](15:0) : Addr(15:0)" end="0" id="REG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_DATA0_IOCTRL" description="" id="CTRL_DDR_DATA0_IOCTRL" offset="0x1440" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" This register bit controls WD1 of DQS0   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="29" id="IO_CONFIG_WD1_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" This register bit controls WD1 of DM0   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="28" id="IO_CONFIG_WD1_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" This register controls WD1 of DDR data pins[[br]] Bit mapping is as below:   [[br]]20: D(0) WD1 control[[br]]21: D(1) WD1 control[[br]]22: D(2) WD1 control[[br]]23: D(3) WD1 control[[br]]24: D(4) WD1 control[[br]]25: D(5) WD1 control[[br]]26: D(6) WD1 control[[br]]27: D(7) WD1 control[[br]]" end="20" id="IO_CONFIG_WD1_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="19" description=" This register bit controls WD0 of DQS0   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="19" id="IO_CONFIG_WD0_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" This register bit controls WD0 of DM0   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="18" id="IO_CONFIG_WD0_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" This register controls WD0 of DDR data pins[[br]] Bit mapping is as below:   [[br]]10: D(0) WD0 control[[br]]11: D(1) WD0 control[[br]]12: D(2) WD0 control[[br]]13: D(3) WD0 control[[br]]14: D(4) WD0 control[[br]]15: D(5) WD0 control[[br]]16: D(6) WD0 control[[br]]17: D(7) WD0 control[[br]]" end="10" id="IO_CONFIG_WD0_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="9" description=" 2 bit to program clock IO Pads (DQS/DQS#) output Slew Rate" end="8" id="IO_CONFIG_SR_CLK" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" 3 bit configuration input to program clock IO Pads (DQS/DQS#) output Impedance" end="5" id="IO_CONFIG_I_CLK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description=" 2 bit to program data IO Pads output Slew Rate for D(7 to 0)" end="3" id="IO_CONFIG_SR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" 3 bit configuration input to program data IO Pad output Impedance for D(7 to 0)" end="0" id="IO_CONFIG_I" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_DATA1_IOCTRL" description="" id="CTRL_DDR_DATA1_IOCTRL" offset="0x1444" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" This register bit controls WD1 of DQS1   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="29" id="IO_CONFIG_WD1_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" This register bit controls WD1 of DM1   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="28" id="IO_CONFIG_WD1_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" This register controls WD1 of DDR data pins[[br]] Bit mapping is as below:   [[br]]20: D(8) WD1 control[[br]]21: D(9) WD1 control[[br]]22: D(10) WD1 control[[br]]23: D(11) WD1 control[[br]]24: D(12) WD1 control[[br]]25: D(13) WD1 control[[br]]26: D(14) WD1 control[[br]]27: D(15) WD1 control[[br]]" end="20" id="IO_CONFIG_WD1_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="19" description=" This register bit controls WD0 of DQS1   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="19" id="IO_CONFIG_WD0_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" This register bit controls WD0 of DM1   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="18" id="IO_CONFIG_WD0_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" This register controls WD0 of DDR data pins[[br]] Bit mapping is as below:   [[br]]10: D(8) WD0 control[[br]]11: D(9) WD0 control[[br]]12: D(10) WD0 control[[br]]13: D(11) WD0 control[[br]]14: D(12) WD0 control[[br]]15: D(13) WD0 control[[br]]16: D(14) WD0 control[[br]]17: D(15) WD0 control[[br]]" end="10" id="IO_CONFIG_WD0_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="9" description=" 2 bit to program clock IO Pads (DQS1/DQ1S#) output Slew Rate" end="8" id="IO_CONFIG_SR_CLK" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" 3 bit configuration input to program clock IO Pads (DQS1/DQS1#) output Impedance" end="5" id="IO_CONFIG_I_CLK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description=" 2 bit to program data IO Pads output Slew Rate for D(15 to 8)" end="3" id="IO_CONFIG_SR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" 3 bit configuration input to program data IO Pad output Impedance for D(15 to 8)" end="0" id="IO_CONFIG_I" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_DATA2_IOCTRL" description="" id="CTRL_DDR_DATA2_IOCTRL" offset="0x1448" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" This register bit controls WD1 of DQS2   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="29" id="IO_CONFIG_WD1_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" This register bit controls WD1 of DM2   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="28" id="IO_CONFIG_WD1_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" This register controls WD1 of DDR data pins[[br]] Bit mapping is as below:   [[br]]20: D(16) WD1 control[[br]]21: D(17) WD1 control[[br]]22: D(18) WD1 control[[br]]23: D(19) WD1 control[[br]]24: D(20) WD1 control[[br]]25: D(21) WD1 control[[br]]26: D(22) WD1 control[[br]]27: D(23) WD1 control[[br]]" end="20" id="IO_CONFIG_WD1_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="19" description=" This register bit controls WD0 of DQS2   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="19" id="IO_CONFIG_WD0_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" This register bit controls WD0 of DM2   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="18" id="IO_CONFIG_WD0_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" This register controls WD0 of DDR data pins[[br]] Bit mapping is as below:   [[br]]10: D(16) WD0 control[[br]]11: D(17) WD0 control[[br]]12: D(18) WD0 control[[br]]13: D(19) WD0 control[[br]]14: D(20) WD0 control[[br]]15: D(21) WD0 control[[br]]16: D(22) WD0 control[[br]]17: D(23) WD0 control[[br]]" end="10" id="IO_CONFIG_WD0_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="9" description=" 2 bit to program clock IO Pads (DQS2/DQS2#) output Slew Rate" end="8" id="IO_CONFIG_SR_CLK" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" 3 bit configuration input to program clock IO Pads (DQS2/DQS2#) output Impedance" end="5" id="IO_CONFIG_I_CLK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description=" 2 bit to program data IO Pads output Slew Rate for D(16 to 23)" end="3" id="IO_CONFIG_SR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" 3 bit configuration input to program data IO Pad Impedance for D(23 to 16)" end="0" id="IO_CONFIG_I" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DDR_DATA3_IOCTRL" description="" id="CTRL_DDR_DATA3_IOCTRL" offset="0x144C" width="32">
    
  <bitfield begin="31" description=" " end="30" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description=" This register bit controls WD1 of DQS3   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="29" id="IO_CONFIG_WD1_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description=" This register bit controls WD1 of DM3   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="28" id="IO_CONFIG_WD1_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description=" This register controls WD1 of DDR data pins[[br]] Bit mapping is as below:   [[br]]20: D(24) WD1 control[[br]]21: D(25) WD1 control[[br]]22: D(26) WD1 control[[br]]23: D(27) WD1 control[[br]]24: D(28) WD1 control[[br]]25: D(29) WD1 control[[br]]26: D(30) WD1 control[[br]]27: D(31) WD1 control[[br]]" end="20" id="IO_CONFIG_WD1_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="19" description=" This register bit controls WD0 of DQS3   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="19" id="IO_CONFIG_WD0_DQS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description=" This register bit controls WD0 of DM3   [[br]]WD0 WD1[[br]]00 : Pullup/Pulldown disabled[[br]]01 : Weak pulldown enabled[[br]]10 : Weak pullup enabled[[br]]11 : Weak keeper enabled[[br]]Please refer to DDR IO buffer spec for details" end="18" id="IO_CONFIG_WD0_DM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" This register controls WD0 of DDR data pins[[br]] Bit mapping is as below:   [[br]]10: D(24) WD0 control[[br]]11: D(25) WD0 control[[br]]12: D(26) WD0 control[[br]]13: D(27) WD0 control[[br]]14: D(28) WD0 control[[br]]15: D(29) WD0 control[[br]]16: D(30) WD0 control[[br]]17: D(31) WD0 control[[br]]" end="10" id="IO_CONFIG_WD0_DQ" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="9" description=" 2 bit to program clock IO Pads (DQS3/DQS3#) output Slew Rate" end="8" id="IO_CONFIG_SR_CLK" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description=" 3 bit configuration input to program clock IO Pads (DQS3/DQS3#) output Impedance" end="5" id="IO_CONFIG_I_CLK" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description=" 2 bit to program data IO Pads output Slew Rate for D(31 to 24)" end="3" id="IO_CONFIG_SR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="2" description=" 3 bit configuration input to program data IO Pad Impedance for D(31 to 24)" end="0" id="IO_CONFIG_I" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CTRL_EMIF_SDRAM_CONFIG_EXT" description="" id="CTRL_EMIF_SDRAM_CONFIG_EXT" offset="0x1460" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" Should be 1 if EMIF is operated in Narrow mode (16 bit only)." end="17" id="NARROW_ONLY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" ECC not supported - Reserved" end="16" id="EN_ECC" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description=" Controls the number of samples used during read data eye training   Should be 0x0 (4 samples) for incremental leveling and 0x3 (128 samples) for full leveling" end="14" id="PHY_NUM_OF_SAMPLES" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="13" description=" Selects data read eye training algorithm   Value 0(algorithm #1) is recommended" end="13" id="PHY_SEL_LOGIC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Controls the number of DQ pins used during read data eye training   Value 1 (all DQs used) is recommended if the memory provides a leveling response on all DQs value 0 (only one DQ) recommended if memory only provides a single DQ" end="12" id="PHY_ALL_DQ_MPR_RD_RESP" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" Use to select the status to be observed on the spare_out pins through EMIF_SDRAM_STATUS_EXT register   [[br]]0: phy_reg_rdlvl_start_ratio(7 to 0)[[br]]1: phy_reg_rdlvl_start_ratio(15 to 8)[[br]]2: phy_reg_rdlvl_end_ratio(7 to 0)[[br]]3: phy_reg_rdlvl_end_ratio(15 to 8)" end="9" id="PHY_OUTPUT_STS_SELECT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description=" Enables dynamic PWRDN control in the IOs to reduce power consumption" end="8" id="DYNAMIC_PWRDN_EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" DDR IOs termination control value during reads. [[br]]Used to control the termination resistance value. [[br]]ODT is enabled only during reads when termination is required. [[br]]Available values are described in the DDR IO spec." end="5" id="PHY_RD_LOCAL_ODT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description=" " end="4" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" DFI clock division phase control in EMIF4D5SS   Recommended 0" end="3" id="DFI_CLOCK_PHASE_CTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description=" " end="2" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" Enable CMD PHY1" end="1" id="EN_SLICE_1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description=" Enable CMD PHY0" end="0" id="EN_SLICE_0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_EMIF_SDRAM_STS_EXT" description="" id="CTRL_EMIF_SDRAM_STS_EXT" offset="0x1464" width="32">
    
  <bitfield begin="31" description=" The bit mapping for this register, which connects to spareout of memss, is listed below:[[br]] Bits [31 to 24] - Slice3[[br]]  Bits [23 to 16] - Slice2[[br]]  Bits [15 to 8] - Slice1[[br]]  Bits [7 to 0] - Slice0[[br]] When {EMIF_SDRAM_CFG_EXT[11:9]=0x0}, this status register reflects phy_reg_rdlvl_start_ratio[7:0] for the corresponding 8bit slice.[[br]] When {EMIF_SDRAM_CFG_EXT[11:9]= 0x1}, this status register reflects phy_reg_rdlvl_start_ratio[15:8] for the corresponding 8bit slice.[[br]] When {EMIF_SDRAM_CFG_EXT[11:9]= 0x2}, this status register reflects phy_reg_rdlvl_end_ratio[7:0] for the corresponding 8bit slice.[[br]] When {EMIF_SDRAM_CFG_EXT[11:9]= 0x3}, this status register reflects phy_reg_rdlvl_end_ratio[15:8] for the corresponding 8bit slice." end="0" id="REG" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_CLKCTRL" description="" id="CTRL_DISPPLL_CLKCTRL" offset="0x3000" width="32">
    
  <bitfield begin="31" description=" FailSafe enable to trigger re-calibration in case CycleSlip occurs between REFCLK and FBCLK." end="31" id="CYCLESLIPEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Controls Clock Spreading     [[br]]1: Enables clock spreading[[br]] [[br]]0: Disables clock spreading" end="30" id="ENSSC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description=" " end="29" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description=" Trim values for the PLL" end="24" id="NWELLTRIM" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="23" description=" Sets PLL to Idle mode. [[br]]When SYSRESET = 0 and TINITZ = 1 [[br]]0: PLL will go to Active and Locked[[br]]  [[br]]1: PLL will go to Idle Bypass low power" end="23" id="IDLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description=" Bypass status acknowledge signal." end="22" id="BYPASSACKZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description=" Standby retention control   [[br]]1: Prepares ADPLLLJ for retention by gating all the internal clocks[[br]]  [[br]]0: Prepares ADPLLLJ for relock when out of retention by removing the gating on all internal clocks" end="21" id="STBYRET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description=" CLKOUT enable or disable   [[br]]1: Synchronously enables CLKOUT[[br]] [[br]]0: Synchronously disables CLKOUT" end="20" id="CLKOUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description=" " end="19" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="18" description=" Select CLKOUT source in bypass  [[br]]0: When ADPLLLJ in bypass mode CLKOUT = CLKINP/(N2+1)[[br]] [[br]]1: When ADPLLLJ in bypass mode CLKOUT = CLKINPULOW" end="18" id="ULOWCLKEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description=" [[br]]0: Asynchronous power down for CLKDCOLDO o/p." end="17" id="CLKDCOLDOPWDNZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description=" [[br]]0: Asynchronous power down for M2 divider[[br]] [[br]]1: M2 divider is functional" end="16" id="M2PWDNZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description=" [[br]]0: Asynchronous power down for M3 divider[[br]] [[br]]1: M3 divider is functional" end="15" id="M3PWDNZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description=" When in Lossclk/Stbyret [[br]]0: Limp mode[[br]] [[br]]1: Stopmode" end="14" id="STOPMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description=" When in Lossclk/Stbyret/Idle [[br]]0: Fast relock[[br]] [[br]]1: Slow relock" end="13" id="LOWCURRSTDBY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description=" Can be set to '1' in cases with CLKINP/(N+1) = 1MHz and CLKINP*M/(N+1) = 100MHz" end="12" id="LPMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description=" When RECAL status flag is asserted '1' enables recalibration" end="11" id="DRIFTGUARDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description=" Enable REGM*4 (Active High). [[br]]Can be set to '1' only for CLKOUT*M2 > 150MHz when LPMODE = '0' and CLKOUT*M2 > 60MHz when LPMODE = '1'. [[br]]This bit should not be changed on the fly in locked condition. [[br]]INITIALIZATION should follow change of this bit." end="10" id="REGM4XEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description=" " end="9" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" [[br]]0: FREQLOCK asserted when DC frequency error  1%[[br]]  [[br]]1:  FREQLOCK asserted when DC frequency error  2%" end="8" id="RELAXED_LOCK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_4" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" PLL core soft reset" end="0" id="TINITZ" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_TEN" description="" id="CTRL_DISPPLL_TEN" offset="0x3004" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" M N. [[br]]SD and SELFREQDCO latch (active rise edge)" end="0" id="TEN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_TENIV" description="" id="CTRL_DISPPLL_TENIV" offset="0x3008" width="32">
    
  <bitfield begin="31" description=" " end="1" id="RESERVED_1" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description=" M2 and N2 latch (active rise edge)" end="0" id="TENIV" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_M2NDIV" description="" id="CTRL_DISPPLL_M2NDIV" offset="0x300C" width="32">
    
  <bitfield begin="31" description=" " end="23" id="RESERVED_1" rwaccess="R" width="9"></bitfield>
    
  <bitfield begin="22" description=" Post-divider is REGM2" end="16" id="M2" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="15" description=" " end="8" id="RESERVED_2" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description=" Pre-divider is REGN+1" end="0" id="N" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_MN2DIV" description="" id="CTRL_DISPPLL_MN2DIV" offset="0x3010" width="32">
    
  <bitfield begin="31" description=" " end="20" id="RESERVED_1" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="19" description=" Bypass divider is REGN2+1" end="16" id="N2" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description=" " end="12" id="RESERVED_2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="11" description=" Feedback multiplier is REGM" end="0" id="M" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_FRACDIV" description="" id="CTRL_DISPPLL_FRACDIV" offset="0x3014" width="32">
    
  <bitfield begin="31" description=" Sigma-Delta Divider" end="24" id="REGSD" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="23" description=" " end="18" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="17" description=" Fractional part of the M divider." end="0" id="FRACTIONALM" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_BWCTRL" description="" id="CTRL_DISPPLL_BWCTRL" offset="0x3018" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Change Loop Bandwidth" end="1" id="BWCTRL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_FRACCTRL" description="" id="CTRL_DISPPLL_FRACCTRL" offset="0x301C" width="32">
    
  <bitfield begin="31" description=" [[br]]1: Enables low frequency spread only[[br]] [[br]]0: Enables both side frequency spread about the programmed frequency" end="31" id="DOWNSPREAD" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description=" Exponent of the REFCLK divider to define the modulation frequency." end="28" id="MODFREQDIVIDEREXPONENT" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="27" description=" Mantissa of the REFCLK divider to define the modulation frequency" end="21" id="MODFREQDIVIDERMANTISSA" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="20" description=" Integer part of Frequency Spread control." end="18" id="DELTAMSTEPINTEGER" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="17" description=" The fraction part of Frequency Spread control" end="0" id="DELTAMSTEPFRACTION" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_STS" description="" id="CTRL_DISPPLL_STS" offset="0x3020" width="32">
    
  <bitfield begin="31" description=" " end="31" id="RESERVED_1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description=" [[br]]1:  Spread-spectrum Clocking  is enabled on output clocks (default)[[br]] [[br]]0: Spread-spectrum Clocking is disabled on output clocks" end="30" id="SSACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description=" [[br]]1: Indicates ADPLLLJ internal LDO is power down. [[br]]VDDLDOOUT will be un-defined in this condition. [[br]](default)" end="29" id="LDOPWDN" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description=" Recalibration status flag. [[br]]1: ADPLLLJ requires recalibration)" end="28" id="RECAL_BSTS3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description=" Recalibration status flag. [[br]]1: ADPLLLJ requires recalibration)" end="27" id="RECAL_PIN" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description=" " end="11" id="RESERVED_2" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="10" description=" Status on PHASELOCK output pin" end="10" id="PHASELOCK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description=" Status on FREQLOCK output pin" end="9" id="FREQLOCK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description=" Status of BYPASSACK output pin (default:1)" end="8" id="BYPASSACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description=" [[br]]1: Indicates to SOC that all internal clocks in ADPLLLJ are gated and it is ready for retention. [[br]]0: Indicates to SOC that all internal clocks in ADPLLLJ are active and it is starting the relock process." end="7" id="STBYRETACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" Reference input loss" end="6" id="LOSSREF" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description=" 1/[[br]]0: Indicates enable/disable condition of CLKOUT (default:1)" end="5" id="CLKOUTACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description=" ADPLL internal loop lock status" end="4" id="LOCK2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description=" acknowledge for M2 change" end="3" id="M2CHANGEACK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" [[br]]1: In LIMP mode[[br]] [[br]]0: In Stop Mode" end="2" id="LIMP" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description=" [[br]]1: Indicates jitter. [[br]]After PHASELOCK is asserted high the HIGHJITTER flag is asserted high if phase error between REFCLK and FBCLK 24%." end="1" id="HIGHJITTER" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" Bypass status signal. [[br]]1: CLKOUT in bypass" end="0" id="BYPASS" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_M3DIV" description="" id="CTRL_DISPPLL_M3DIV" offset="0x3024" width="32">
    
  <bitfield begin="31" description=" " end="5" id="RESERVED_1" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description=" Post Divider Reg M3" end="0" id="M3" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CTRL_DISPPLL_RAMPCTRL" description="" id="CTRL_DISPPLL_RAMPCTRL" offset="0x3028" width="32">
    
  <bitfield begin="31" description=" " end="21" id="RESERVED_1" rwaccess="R" width="11"></bitfield>
    
  <bitfield begin="20" description=" Controls the ramp sequence. [[br]]00: No ramping[[br]] [[br]]01: Bypass clk /Fout/8 / Fout/4 / Fout/2 / Fout[[br]] [[br]]10: Bypass clk / Fout/4 / Fout/2 / Fout/1.5 /Fout[[br]] [[br]]11: Reserved" end="19" id="CLKRAMPLEVEL" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="18" description=" Controls the time spent on each ramp step. [[br]]000: 2 REFCLKs[[br]] [[br]]001: 4 REFCLKs[[br]] [[br]]010: 8 REFCLKs[[br]] [[br]]011: 16 REFCLKs[[br]] [[br]]100: 32 REFCLKs[[br]] [[br]]101: 64 REFCLKs[[br]] [[br]]110: 128 REFCLKs[[br]] [[br]]111: 512 REFCLKs" end="16" id="CLKRAMPRATE" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description=" " end="1" id="RESERVED_2" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="0" description=" " end="0" id="RELOCK_RAMP_EN" rwaccess="RW" width="1"></bitfield>
  </register>
</module>
