m255
K3
13
cModel Technology
Z0 dE:\xilinx\counter
vbscntrl_iserdese1_vlog
Ih73k:OLf0kRV3WLASeUAi0
VTS_GZ^jZ2?gB^g;6a6cAJ3
Z1 dE:\xilinx\counter
Z2 w1341890365
Z3 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE1.v
Z4 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE1.v
L0 1207
Z5 OE;L;10.1a;51
r1
31
Z6 !s108 1431151577.228000
Z7 !s107 D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ZHOLD_DELAY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ZERO.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR7.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR32.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR3.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XADC.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESS_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESSE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_UPAD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TRI.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TEMAC_SINGLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TEMAC.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SYSMON.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SUSPEND_SYNC.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SUH.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6_SELF_TIMING.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3E.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3A.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_FPGACORE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUPE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRLC32E.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRLC16E.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRL16E.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SPI_ACCESS.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6_SERIAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6_SERIAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIGE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SFF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS64_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS64.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS32.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS256.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS128.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD64_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD64.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD32.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD128.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB8BWER.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16_S16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36_EXP.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36SDP_EXP.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36E1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18SDP.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18E1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWER.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAM64M.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAM32M.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PU.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PS7.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PPC440.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PPC405_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_POST_CRC_INTERNAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PMCD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PLL_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PLLE2_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHY_CONTROL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_REF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT_PHY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN_PHY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_INTERNAL_1_1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_A1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_3_0.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_0.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OUT_FIFO.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDES2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDES.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR7.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR32.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR3.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR2L.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OPAD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ONE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2_FINEDELAY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODDR2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODDR.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFT_DCIEN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS_DCIEN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFDS.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MUX2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18SIO.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18S.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MMCM_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MMCME2_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MCB.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT7.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT6_2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT3.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCH_CPLD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCHE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCH.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_KEEPER.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN3A.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIME2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES_NODELAY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IPAD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODRP2_MCB.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODRP2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAYE1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAY2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUF_DCIEN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DIFF_OUT_DCIEN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DCIEN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IN_FIFO.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_INV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2_FINEDELAY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYCTRL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAY.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR_2CLK.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAP_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAP_SPARTAN6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAPE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE_TPWRGT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE_TPWRGT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_DLY_ADJ.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE_TPWRGT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE_TPWRGT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTXE1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTHE1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DLY_ADJ.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DIFF_OUT_IBUFDISABLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTX_DUAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_COMMON.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_CHANNEL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTP_DUAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_COMMON.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_CHANNEL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPA1_DUAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_COMMON.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_CHANNEL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE1_QUAD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GT11CLK.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GT11.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECC_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECCE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_EXP.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_72_EXP.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36E1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18_36.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18E1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FF_CPLD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDDRRSE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDDRCPE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_EMAC.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_EFUSE_USR.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48E1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48E.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48A1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48A.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DNA_PORT.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_SP.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_CLKGEN.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_ADV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CRC64.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CRC32.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLK_DIV.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLKDLLE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLKDLL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CKBUF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CARRY4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CAPTURE_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CAPTUREE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFR.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL_MCB.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFMRCE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIODQS.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2_2CLK.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2FB.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFHCE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFG_LB.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX_1.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGCTRL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3A.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_FPGACORE.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCANE2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BPAD.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AUTOBUF.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ARAMB36_INTERNAL.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND9.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND8.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND7.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND6.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND5.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND4.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND32.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND3.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND2B1L.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND2.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND16.v|D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AFIFO36_INTERNAL.v|
Z8 !s90 -source|-novopt|-work|simprims_ver|-f|D:\Xilinx\14.2\ISE_DS\ISE\verilog\mti_se\10.1a\nt64/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf|
Z9 o-source -work simprims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!i10b 1
!s100 :R_FFTZDf<QczKB=V2@m12
!s85 0
vdout_oserdese1_vlog
In2dVSEQ9:THBBh:m:nJLN0
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z10 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE1.v
Z11 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE1.v
L0 2585
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 FSEKh12eJeK4Uzl8Y_gIO0
!s85 0
Uffsrce
IG^QJJl8ZKm^dG;XnG_nLI1
V38Ne^TkQiaE>a^d@AzF2_2
R1
Z12 w1341890368
Z13 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FF.v
Z14 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FF.v
L0 122
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 E[nmWcBM>elVBF@H9kCWe3
!s85 0
Uffsrcecpld
I>JXSnnk9;Qd78jL?M3^Ig2
V`0NY<g?;;CGhSnCN<749R1
R1
R12
Z15 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FF_CPLD.v
Z16 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FF_CPLD.v
L0 109
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 :A9M4RcXPNHkoS[9zLX<n3
!s85 0
Uffsrced
IPmC>g;I5f9GJMbanB?^aW3
VW4YCBFoh65ag4l`@jh7NZ3
R1
R12
Z17 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDD.v
Z18 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDD.v
L0 100
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 5RM`1L^^TiGeWFbSZQaKo3
!s85 0
vfifo_addr_oserdese1_vlog
I?3XKe8BJY[?2=ZMY5Dz3H0
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R10
R11
L0 2010
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 BdZjLAoM`SZK1h]bO36>81
!s85 0
vfifo_reset_oserdese1_vlog
I8i5b8eLzE8<BP6m`fZ=AD1
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R10
R11
L0 1805
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 QmGhQUJ?@iYOKCURc>E3Y3
!s85 0
vfifo_tdpipe_oserdese1_vlog
If1kdm<F`hc_969@3U]fRI3
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R10
R11
L0 1604
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 m2aZ?gdAZX9[4_aEj;g`R0
!s85 0
vFPGA_startup_VIRTEX4
IKJP>fNMJ4eH3M<eOCYMSU2
VmdTY9@o@1iZ[^JPjM>NC21
R1
Z19 w1341890367
Z20 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PPC405_ADV.v
Z21 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PPC405_ADV.v
L0 3850
R5
r1
31
R6
R7
R8
R9
n@f@p@g@a_startup_@v@i@r@t@e@x4
!i10b 1
!s100 R3d1QOd6[cHgWzFYOkk<a2
!s85 0
vice_iserdese1_vlog
IT:YmEMe4NokIhBIIUf]OE0
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R3
R4
L0 1578
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 kenlKk6WOjVMLT:i_<5E^3
!s85 0
viodlyctrl_npre_oserdese1_vlog
I9KDLOl5JdSk?bOPO8::fa0
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R10
R11
L0 2283
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 i<6U2zG3hY<Z;hGDd7?Vn1
!s85 0
Ulatchsr
IR9VNeDh[6e9;?>lZgNlg>2
VLW=OngZna4:>>9@`@lH8>3
R1
R12
Z22 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCH.v
Z23 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCH.v
L0 114
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ed]KQTme9bjNG84]`mjJl3
!s85 0
Ulatchsrcpld
IiiE<D<<U6N[mhY7K=bbMY3
V;FkJ2LZ4SP1OX?aQi6?zc1
R1
R12
Z24 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCH_CPLD.v
Z25 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCH_CPLD.v
L0 106
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 g0mH0`P:]>cCQbP4Ve^6k1
!s85 0
Ulatchsre
IJ9h=@0fRYeb7`N9Q3k[DL1
V1c]R7TSJN;336:C]_RmU62
R1
R12
Z26 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCHE.v
Z27 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LATCHE.v
L0 121
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ==<OJe8@I8VP^EBRio6>>0
!s85 0
Umux
IbXACg^I@iW:=i5C3c2J<M3
VC]^lZFDm;nBz2_HM4lBMM2
R1
R12
Z28 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MUX2.v
Z29 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MUX2.v
L0 44
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 e_C2lVO759>n[@`8?3fOe3
!s85 0
vplg_oserdese1_vlog
I3[>[ET<kC9G=7=V:b<Ynl1
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R10
R11
L0 619
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 E=2XZdXZbjMM<bDMiG`o63
!s85 0
vrank12d_oserdese1_vlog
Ink5a`_InI>jeNQXH66Ngb3
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R10
R11
L0 879
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ijH?<h11iDDTF^zmQ6O`<3
!s85 0
vselfheal_oserdese1_vlog
IdWNFZV71:m0WOK2Ao<1^13
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R10
R11
Z30 L0 488
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 0ZdQd3l1bGJYMBcW<30ln0
!s85 0
Usffsrce
IZGQK6BzD><aeQKkShTiGA1
V=_6i9@H1J@o?X<>z:5>k60
R1
Z31 w1341890370
Z32 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SFF.v
Z33 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SFF.v
L0 136
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 W=l96=>60?Y5YoBWZHC<W2
!s85 0
vtout_oserdese1_vlog
IOZdh1?0>3B^e[jUg>?=P]0
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R10
R11
L0 2943
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 :Z;a[eSFSazIISUKV7HoE1
!s85 0
vtrif_oserdese1_vlog
IM[1Z^PCnUY_R8RYN8`^ED2
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R10
R11
L0 1305
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 OaYK6]8lGPS3kFMKjQTZB1
!s85 0
vtxbuffer_oserdese1_vlog
ILSCan@aS4k1jWR1oGWacW0
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R10
R11
L0 1497
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 =W`JYOSlf]Y?f_4i2A60F2
!s85 0
vX_AFIFO36_INTERNAL
IUOe>R0h:nO<Y`k4TVf_l;2
V`8G5e7W[NCN@@bg36l7GP0
R1
Z34 w1341890366
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AFIFO36_INTERNAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AFIFO36_INTERNAL.v
L0 35
R5
r1
31
R6
R7
R8
R9
n@x_@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 ;aFO2hR>e]l`L9_T]DMB<0
!s85 0
vX_AND16
IFa9=HZXajY7lamj2CkV7^1
VNbSIF`4h=8Bco^<nTdL`d0
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND16.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d16
!i10b 1
!s100 4X:]:;3Jna`h4K9QFz2Go3
!s85 0
vX_AND2
IXoMlCz0Mb;WPN7`1VIhPo1
V`UfP26<PaiVHNl9V[VIEI1
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d2
!i10b 1
!s100 VJ7k`3ZP`dRG^oz=4VzW01
!s85 0
vX_AND2B1L
I3GSz9=ff5N]gfP87d6PX;3
VP^Q63OdoHR`iaa?:W;bR03
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND2B1L.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND2B1L.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d2@b1@l
!i10b 1
!s100 9FA`UFGbl>^d3_14c8CA61
!s85 0
vX_AND3
INI3[K@[MOX9cPYZP;J1Ta1
VokimIA1WZ1Tnb?XbmIocD2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND3.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d3
!i10b 1
!s100 Y_zbfR3VG5GHAA5I7NK;[2
!s85 0
vX_AND32
IDgfQgK[lB42ZBJ>^Y6o0@2
Vg<K;PQ<Gb4`P`TCR6z^R_2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND32.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND32.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d32
!i10b 1
!s100 ><fDAzGUDBIm:memLm2ik1
!s85 0
vX_AND4
I8:^]E8ik[0P3@Udn<e4dN3
V2lN1OD4;Ckcz?i0_[n;b41
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND4.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d4
!i10b 1
!s100 oYd<^=H9Q]^;V:6O7ShOL0
!s85 0
vX_AND5
ImDZiJV8cnn=S?H0cHIDmk2
V_K12;DXA@JgW@:5iBST_>2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND5.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d5
!i10b 1
!s100 @W_n]U[IT[CIV4=i_KQPE1
!s85 0
vX_AND6
IMXbAfN0FZeSV_3ZfS=[]Q3
Ve__5G7Ba4_=1em_]fg2J42
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d6
!i10b 1
!s100 lIBCAXLZk492WcdzXghfH3
!s85 0
vX_AND7
I2<c[U9M0FW2mK@?b4?bA42
VUQNXRBIG12Rci`X9=]AL<1
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND7.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d7
!i10b 1
!s100 ;>S`VbK<e04]Sn[8E1jOb2
!s85 0
vX_AND8
IDmLF<YF3a0A2BfREZ=L`h1
V@N[>M04=aZX[BF5Ka?3KH2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d8
!i10b 1
!s100 EZDXehnfcEX1[4[G9caR<1
!s85 0
vX_AND9
InkgM8MEVFz[UmBf1W=O1A0
V]RCZ8jLCankU::NO<lDD^2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AND9.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@a@n@d9
!i10b 1
!s100 7Q9NM<VFn2ifX[9dnkCbm0
!s85 0
vX_ARAMB36_INTERNAL
IkoRVA6kc8JFn=58UA=`SU1
V6ZS:T5Qc7JN`R]fEI6X[[3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ARAMB36_INTERNAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ARAMB36_INTERNAL.v
L0 54
R5
r1
31
R6
R7
R8
R9
n@x_@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!i10b 1
!s100 HMZ5oNXzN@TXVZ7ZE>2Zz2
!s85 0
vX_AUTOBUF
IJAPNPXf4CkLLY:7lIJ@Kc0
VIbzzjgd=9;I5dhf9Vd:eP3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AUTOBUF.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_AUTOBUF.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@a@u@t@o@b@u@f
!i10b 1
!s100 lilU8TQmXAYDlkJmo]4HU1
!s85 0
vX_BPAD
IG`<1eWfV=0G2KY_[`Jn1k1
VR?iJQL0Zdn3hzVWkO<a[z2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BPAD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@p@a@d
!i10b 1
!s100 68;aQfk89jP>D8hogV;HT0
!s85 0
vX_BSCAN_FPGACORE
ISF_zI4XnjBHSTLz<gMoVX1
V?8`li70`H_if7@6_UU_9g3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_FPGACORE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_FPGACORE.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@f@p@g@a@c@o@r@e
!i10b 1
!s100 F7MnFd149[NjhlUEm1I5_0
!s85 0
vX_BSCAN_SPARTAN3
IUHbC5Ci?oMi[20<`6WI=H0
VA5>l[en;=ZBE2eo:PR]S=3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@s@p@a@r@t@a@n3
!i10b 1
!s100 F7ThJAPefIj3EeecnzK?g0
!s85 0
vX_BSCAN_SPARTAN3A
I7KW1W:7E7J6P5bkf0g2M43
VH_A9=Ik7eggoOgNW@_kJl2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3A.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN3A.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 WjVk=ljHa3BR?E_o7mUdI3
!s85 0
vX_BSCAN_SPARTAN6
IjGa0WX>M>`Bn>;4L0T]F=2
VmHNkH0ISW]@Za`_[Mg0Fd2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_SPARTAN6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@s@p@a@r@t@a@n6
!i10b 1
!s100 Y09V_124FHJ0Och5QbHj22
!s85 0
vX_BSCAN_VIRTEX4
I=Sc>P90UcZf5Zg`GcQ[je0
VoIa2gX]GMPGM0T1V`l12E0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX4.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@v@i@r@t@e@x4
!i10b 1
!s100 1QX<=KJ;9`FeGUo_eA9G[3
!s85 0
vX_BSCAN_VIRTEX5
I3?82QR2egO5[cJlbT0MWW0
VhUn0C5jNMM;OmJK=Wf;EH2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX5.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@v@i@r@t@e@x5
!i10b 1
!s100 j`3a`khnNN=;5=>GQ^6hm0
!s85 0
vX_BSCAN_VIRTEX6
Iai6Q^YbIbH2clP_6I]o9S3
V24ffEiO@iQ@FWaIHYR7]n2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCAN_VIRTEX6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n_@v@i@r@t@e@x6
!i10b 1
!s100 3DJ`Pgmno<fYi_Wz5Uz@G1
!s85 0
vX_BSCANE2
IQ@bE6dmBEe^]mEmJ>^cL93
VZC>DVc_cZ1W<fi@KNA4^l3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCANE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BSCANE2.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@b@s@c@a@n@e2
!i10b 1
!s100 ;>JS>GYeEePa;zM6nIA>_0
!s85 0
vX_BUF
I:C;>Y;mR?^RMc]<mjk4g^2
V^m8YW:a_VEGIYCoP[kmKa3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUF.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUF.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f
!i10b 1
!s100 2aXB:nY]zHm`3DT8bL1nj1
!s85 0
vX_BUFG_LB
I:d1:9W[KccT;M2:HTNeN`2
VXF3YWfd:m?bo`7[Z4G0m=0
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFG_LB.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFG_LB.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g_@l@b
!i10b 1
!s100 G@VgjU=N_IWGzjCYQ8k310
!s85 0
vX_BUFGCTRL
I44A;?8cMUi]8`03T6[_6A2
V^^AooB>Ef0NP3Dm[9e<j`3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGCTRL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGCTRL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g@c@t@r@l
!i10b 1
!s100 zYa4;SP6258FSa@kXzk0O1
!s85 0
vX_BUFGMUX
I@:lhD_Gh`XoYBb0EFRlz81
V@8_az4004K6^9?];@:hgS1
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g@m@u@x
!i10b 1
!s100 VLERKGMale5@?L:RaV]FW1
!s85 0
vX_BUFGMUX_1
IG3[_mAd_oblHATTTZGdTi2
V5EK9Am5:kETV1eFU^U@FJ1
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX_1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFGMUX_1.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@g@m@u@x_1
!i10b 1
!s100 4O2_YnVbWY[??>QQ?3aao2
!s85 0
vX_BUFHCE
IO3c4je[1QKH0MGeRz8Cic0
VR1=9oj>6hm2iaozZ[i14]3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFHCE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFHCE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@h@c@e
!i10b 1
!s100 08ZbCQG^VOFoKgC1>`MR]2
!s85 0
vX_BUFIO2
I[m6Gbc1VXoKVJ8VbhoCHc1
VNj0n9@VSU<_;a?z952XS63
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2.v
L0 37
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o2
!i10b 1
!s100 _olh8_R?KY38i>fhk64h71
!s85 0
vX_BUFIO2_2CLK
IfiXAAFPodjizjO]i3hi3i0
V2MfH6449o1_oBFm9l=j7J1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2_2CLK.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2_2CLK.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o2_2@c@l@k
!i10b 1
!s100 af<hHSIk6`>9[J@eDTTEI0
!s85 0
vX_BUFIO2FB
IR:jHKDPmU8<fW>K>FkhYJ0
VQZ<IH]H5anT2E0[<^:HgW0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2FB.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIO2FB.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o2@f@b
!i10b 1
!s100 n[z`MGTi64fl28MY?W0<B1
!s85 0
vX_BUFIODQS
IUUIE]8kJX1]NXQA:F:Mb63
V0[HFUkReRDL`CjY?ZJ=7Y3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIODQS.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFIODQS.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@i@o@d@q@s
!i10b 1
!s100 i6X9fEGh>NO`j[3JPOcdQ1
!s85 0
vX_BUFMRCE
IXjQlOFJ57?A41HEDfiaa03
VKCf_F39h_]6Ro9omRG`_z3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFMRCE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFMRCE.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@m@r@c@e
!i10b 1
!s100 HbB;23GUIlUOGDS<cGldo1
!s85 0
vX_BUFPLL
I^gEcDjlMLHhb4KNXLIa?K1
V^M>:2zSfEAmeeZ2d;V;5M0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@p@l@l
!i10b 1
!s100 WaK2MoI3BIK7J20>1CFmf0
!s85 0
vX_BUFPLL_MCB
If@4>G^^zTh;4m77B=diU?3
VW:bGz2?W@S3iW39LP[]SX1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL_MCB.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFPLL_MCB.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@p@l@l_@m@c@b
!i10b 1
!s100 F`8R:A:cmKGhk^0kL=P7>0
!s85 0
vX_BUFR
IlB:YX^>h71BM]680L:3Xk1
VZ>0=BDR;3[86@ha>baZXd3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFR.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_BUFR.v
L0 37
R5
r1
31
R6
R7
R8
R9
n@x_@b@u@f@r
!i10b 1
!s100 hkjaJYgGK2OcBa`el4dK]3
!s85 0
vX_CAPTURE_VIRTEX6
IbN0VAi8JeOJ0Z1zTb>1EM1
VJbo2InY]3[Ygz@TfRB?X92
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CAPTURE_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CAPTURE_VIRTEX6.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!i10b 1
!s100 U<kD7653UPjf;@cG7?Kdz1
!s85 0
vX_CAPTUREE2
IhdJ>?H`8]Az:R?_jcRdb?2
Vg``]CFP1G>]cF[TB?E4zY1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CAPTUREE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CAPTUREE2.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@c@a@p@t@u@r@e@e2
!i10b 1
!s100 3<f97V:[YD6e1emPO27G31
!s85 0
vX_CARRY4
IU@9U2Y[AHkzc[mQT8EL@F2
VJLO`o`F?e8`Az_HWE@T151
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CARRY4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CARRY4.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@c@a@r@r@y4
!i10b 1
!s100 3]D_OUh=XW6b1nTgbkBlP1
!s85 0
vX_CKBUF
I7]:CJMd[Ra?_E6n7cOWW;3
VYealECMZa12FSj]J9[B:I2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CKBUF.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CKBUF.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@c@k@b@u@f
!i10b 1
!s100 J0<lWf31d6`RBZPOSde^V3
!s85 0
vX_CLK_DIV
I21i<I0MbK4SoT?9S<JZ@E1
V1ClZ8KI<QUhW2gc@UnTCG2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLK_DIV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLK_DIV.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@c@l@k_@d@i@v
!i10b 1
!s100 2=dGHN:;j?EH<6V_[c=II1
!s85 0
vX_CLKDLL
I<fI=j_iUjdNNgC2<]bWO>1
Ve[[<C1X]ENmXlK3Hi^A_V0
R1
R12
Z35 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLKDLL.v
Z36 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLKDLL.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@c@l@k@d@l@l
!i10b 1
!s100 0gDja^oKQNE3Ez`WZAH4:3
!s85 0
vx_clkdll_maximum_period_check
IW?_lTWAD6GknOmz0VlhOi1
VUGCMi=Ql82[Y>?@^c?E9o3
R1
R12
R35
R36
L0 486
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 8FeiA2d`iP`PQQ1hKn9SQ3
!s85 0
vX_CLKDLLE
IHY`1lAeKAggTNl9D[C@<[1
VhDncUGQl4;CX:KWICXVgW1
R1
R12
Z37 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLKDLLE.v
Z38 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CLKDLLE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@c@l@k@d@l@l@e
!i10b 1
!s100 W4_TJJo3acl`CkMD@01S40
!s85 0
vx_clkdlle_maximum_period_check
I9aGCJ@<Iif`MdLNC;4hLl3
Vd@5Z>_b6UNBoFdmc0@;n02
R1
R12
R37
R38
R30
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 3c1Oh]aCPa<IlDa@a8X5C0
!s85 0
vX_CRC32
IGlkYJ6L_R>6f?Yn2V;4<>2
VGL2o4cX?D@JOZDbQZ0QfM3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CRC32.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CRC32.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@c@r@c32
!i10b 1
!s100 0ElSMojS5GUE5?VTo>^ce2
!s85 0
vX_CRC64
ITAVNiDK:ImgDNW3lYIkjY1
VL^48IHYH`zAYcRVBn[JBH3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CRC64.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_CRC64.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@c@r@c64
!i10b 1
!s100 G^Mc_R]]z<lDmHlJigU;50
!s85 0
vX_DCM
IICNW@UlJ2]2kTQN0[EKA=3
VlbF5cG>bibQ=g3?2k>FL:2
R1
R12
Z39 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM.v
Z40 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM.v
L0 46
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m
!i10b 1
!s100 :2zj<HH;hd8T]S]lVfZTX3
!s85 0
vX_DCM_ADV
I4^n`9@>ILSS2@84RDZLBF1
V1HYhW3]Ea0T`<85cHT98g1
R1
R19
Z41 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_ADV.v
Z42 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_ADV.v
L0 73
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m_@a@d@v
!i10b 1
!s100 g@]EhA@=W7DFhF0BX>nUU1
!s85 0
vx_dcm_adv_clock_divide_by_2
I;>F6QPFE2b7^5VZF1FLBT1
VkbSh][YSJ=POo=h9O4a;81
R1
R19
R41
R42
L0 1688
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 =B];o:n7L@bi6LH7ZcXlc1
!s85 0
vx_dcm_adv_clock_lost
IggW2>Hi1B17nP><FU_g^B0
VAkcF2]1PSNf6X>KklgXOI1
R1
R19
R41
R42
L0 1752
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 >k9RMoa`7?<46mmL4;j;H0
!s85 0
vx_dcm_adv_maximum_period_check
IVGPVSgf4MI>[=<Az1X]LL1
V[2<>bHTRXNWDg=BI[[h563
R1
R19
R41
R42
L0 1728
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 ;RRa_YPflBoM>GFcbM?k[0
!s85 0
vX_DCM_CLKGEN
ITTo7H@8G[mCkU[^BBAF;60
VQ0;A41mnn`VU:Z[U>:l0?1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_CLKGEN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_CLKGEN.v
L0 37
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m_@c@l@k@g@e@n
!i10b 1
!s100 XZ8Y[DECDo7>9351IO<UQ3
!s85 0
vx_dcm_clock_divide_by_2
IKG=c_LVeo:WJ5N7ZbM8]b3
V=ofokl<Bbf<if=ZQ9SfEc2
R1
R12
R39
R40
L0 1075
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 SEhhV6hi:kMH^QbSR[gnL3
!s85 0
vx_dcm_clock_lost
IZRSCEHhA>hTJZLGF:n?0N1
VbjiY]S7dZjz_[66R>hLb_2
R1
R12
R39
R40
L0 1138
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 DAzlUROW;eR]S4Fa336XM0
!s85 0
vx_dcm_maximum_period_check
ILXKnGod?9Z^A2HG<>ObGE1
VANa[1zVe<A=L0hl6^Q?lK0
R1
R12
R39
R40
L0 1116
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 f;a]RXb_<3j<47Nz6UDKP3
!s85 0
vX_DCM_SP
INmB5V>oP6?4Rahf[mzP_H2
V1b]f6_W6MHZTjSkGH[N3n0
R1
R12
Z43 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_SP.v
Z44 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DCM_SP.v
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@d@c@m_@s@p
!i10b 1
!s100 :C>7ciDZ6ef<MW6o:Hfol1
!s85 0
vx_dcm_sp_clock_divide_by_2
ISdHJf?6:nAe]FT4z>_k]S2
Vb?16BERizo5mh`d=ed<IA1
R1
R12
R43
R44
L0 1146
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 9zBL248ZTaE9nJ^JmS9D01
!s85 0
vx_dcm_sp_clock_lost
Ij[AU;UGHDinFVn:W@g=Oe3
VS?_JneF^klfQ0BPioJZE<1
R1
R12
R43
R44
L0 1211
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 n?zEz[jS0o_3bH<KSW8So1
!s85 0
vx_dcm_sp_maximum_period_check
InGc]fTDRG7267<[OM8Qh20
VB<_AIS5LQ>X7MEMkJmVXg1
R1
R12
R43
R44
L0 1186
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 no4nhMYPVn0@o_4FiSTD`3
!s85 0
vX_DNA_PORT
I<4:ic8AlG?YJaMdVc?d@G0
VQSb2c0]zO6i0`8aO_1<3Q0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DNA_PORT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DNA_PORT.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@d@n@a_@p@o@r@t
!i10b 1
!s100 @<1X:j_43PY]Pbd]QBIIG2
!s85 0
vX_DSP48
IDDTzme<`8WPnIEGZO7gZc0
VjV>>]gOSF:2=WW<FIn;@M2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48
!i10b 1
!s100 3=O0K52_5oR3I]NBh^mhS0
!s85 0
vX_DSP48A
I027InOdZNFEDB]E<daG=C2
VN:1[n4^U^F17HHPoGGd;i1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48A.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48A.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@a
!i10b 1
!s100 c`A5mYCeS=_Vg38FE5k;c1
!s85 0
vX_DSP48A1
IcCzNKh8d03T>H9k2YZ?:60
VTWa=MSb@I=[DR@7DB[:Q`2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48A1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48A1.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@a1
!i10b 1
!s100 NkmKQ]@2?;;mYQ>oFZX892
!s85 0
vX_DSP48E
Ic@G_99DE4[JfPZ1^8Og4D2
VABlNLl9X46J6]Ml0WVlNO1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48E.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48E.v
L0 47
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@e
!i10b 1
!s100 Mb7a74K6MH1@daNkz@T3z2
!s85 0
vX_DSP48E1
I0o0_hROVlZgb64BRXHaie0
VV`L]:6Z=kO0JJfSc[ODN;3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48E1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_DSP48E1.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@d@s@p48@e1
!i10b 1
!s100 CEgn=VRih=_JPAn=5ZiiK1
!s85 0
vX_EFUSE_USR
IKMI=^I0Hgaa5SiEY7U2AT3
V428Z3VU3Z2_HHB=ZYaiXU3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_EFUSE_USR.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_EFUSE_USR.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@e@f@u@s@e_@u@s@r
!i10b 1
!s100 U`Zc1i@N4MK28QhGJfF4B1
!s85 0
vX_EMAC
IA4U3Te4e`eGVYCU1ELNO91
VY4CliI3OemU8e4TUHUcaF2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_EMAC.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_EMAC.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@e@m@a@c
!i10b 1
!s100 EfFn<E[TF_;L2NQ1PJPHR0
!s85 0
vX_FDD
IIN6aC5d`Da`AAX36[MMA33
VZJAQD4;cZ5Y2@4f@R:jCg1
R1
R12
R17
R18
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@d@d
!i10b 1
!s100 WOYn`NQ^4DTWBGaL4jd2X1
!s85 0
vX_FDDRCPE
IPA2a:3j]Z5cCeiMbh]1nj2
VcUK;fCKZkVE9nXPn?6^e;2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDDRCPE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDDRCPE.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@d@d@r@c@p@e
!i10b 1
!s100 n7J3Zz_Ed]`VQ4SjVV38`3
!s85 0
vX_FDDRRSE
IMFETNg[I6Sn[7ib`:9VGV0
Vle:YbcCff_1hakgk[0B943
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDDRRSE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FDDRRSE.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@d@d@r@r@s@e
!i10b 1
!s100 EW4D@5IDMbJGAn@FkUDQL2
!s85 0
vX_FF
IM<JXeInQEoD`f>2on8:920
Vlf_Nf]zP8Q:LKjGT=XRIZ1
R1
R12
R13
R14
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@f@f
!i10b 1
!s100 kEXfBdc^1S8`LObDaWGo83
!s85 0
vX_FF18_INTERNAL_VLOG
I91Tda^SGTCc1RK5j3;3Mi2
VE=nJ0ecP3[i[7la70=o=<0
R1
R2
Z45 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18E1.v
Z46 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18E1.v
L0 333
R5
r1
31
R6
R7
R8
R9
n@x_@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 @_aP1U>gEXGjAJLW?bW^:0
!s85 0
vX_FF36_INTERNAL_VLOG
IMR8NGl2;VoXoczI35BL3Q0
VRQUB3h8gR<6_d:ET9<2ok2
R1
R2
Z47 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36E1.v
Z48 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36E1.v
L0 352
R5
r1
31
R6
R7
R8
R9
n@x_@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 j]^Jbf7zz;1nHm35C=5j33
!s85 0
vX_FF_CPLD
I3HGKOdN@5EMi<0bgj:3AY1
VVe>_QNNQAf0n?iJ[;BH820
R1
R12
R15
R16
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@f@f_@c@p@l@d
!i10b 1
!s100 Z36:4GSVlDUIFga:N7I7N1
!s85 0
vX_FIFO16
IcYclHhoko0J0=?jRF`z>c3
VRJoZYINS?MAiF65L8e^D60
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO16.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o16
!i10b 1
!s100 NYYRI6Y@mU=mbhKQJ;I480
!s85 0
vX_FIFO18
IFJbHjaiOB^gN=3Y1_S;kf2
VZEJ>;:baT90G4[o;l2cc91
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o18
!i10b 1
!s100 hzdPejZz7aG0=Xmc_nAKG1
!s85 0
vX_FIFO18_36
Ia?kP15R97j0k6hTZnU[lC1
VQ:E9TDjZ?M5Ri6c_OCPV;0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18_36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO18_36.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o18_36
!i10b 1
!s100 LO`D]8_XJMhj1fK?X9SJ^2
!s85 0
vX_FIFO18E1
IYaaWFQWAYl^WLEC[UE=`P2
VB=9o]3Qe`b]P>QPmLohd62
R1
R2
R45
R46
L0 49
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o18@e1
!i10b 1
!s100 jDU`lHB>0d7S0_Ga:NheT3
!s85 0
vX_FIFO36_72_EXP
I9PQ>jh?S@LGn0ca^MlF2R2
V7RL?;c0PFalC3;ne>j[9z3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_72_EXP.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_72_EXP.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o36_72_@e@x@p
!i10b 1
!s100 LRGYjX_7m[Q0V?4n6=JG61
!s85 0
vX_FIFO36_EXP
IY<z3MXbV5g`>E=GMkY7M21
Vz[9CzmJYiYRkJbTfV0;<B0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_EXP.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FIFO36_EXP.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o36_@e@x@p
!i10b 1
!s100 QAbo``O4nk^Si0aWFnhNJ0
!s85 0
vX_FIFO36E1
Ilk_QeFkFJVNSj;JKgYU:82
VGm6a]9^Q15MXBR4?fMGRj0
R1
R2
R47
R48
L0 56
R5
r1
31
R6
R7
R8
R9
n@x_@f@i@f@o36@e1
!i10b 1
!s100 Di`Hh2KMi>bFCk>3>4j8K0
!s85 0
vX_FRAME_ECC_VIRTEX6
IkXa[1IMY^inQMIL^0KULc2
VCkRTUAgQ0@mXMll]WYOhl2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECC_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECC_VIRTEX6.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!i10b 1
!s100 XPZTk<hN^?[bmmF9QE=F43
!s85 0
vX_FRAME_ECCE2
IAF<j0EVSNaFZ;oi9HCfKQ3
V66a;ZV^J?nk>I:_S3<`X@0
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECCE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_FRAME_ECCE2.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@f@r@a@m@e_@e@c@c@e2
!i10b 1
!s100 :;iKEJZnj:FBWRdT2Jb560
!s85 0
vX_GT11
ILhVgbWzFOC042f@TEO2TZ3
V=C9A5@U;MbJ0?I1Qd3]i80
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GT11.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GT11.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@g@t11
!i10b 1
!s100 eJKF`LZ=S[?fY=VEaZC;=3
!s85 0
vX_GT11CLK
ITbTRG6T01coI4N=4>Do0P1
Vh]fY97Y=ONO4Rl<;_TW]P1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GT11CLK.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GT11CLK.v
L0 20
R5
r1
31
R6
R7
R8
R9
n@x_@g@t11@c@l@k
!i10b 1
!s100 bV094<WD7_3F9]9h1oDVm2
!s85 0
vX_GTHE1_QUAD
I5kU^XaJMi6mH1?KR18z922
VAmSz[8lQ6o8e`R2=:I5m43
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE1_QUAD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE1_QUAD.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@h@e1_@q@u@a@d
!i10b 1
!s100 FF]UZ=9=SikNc@5?jkd=C2
!s85 0
vX_GTHE2_CHANNEL
I`WE[D40zX8O29U9LYWYO[0
VU7:YcA;2MR83_W<<RZSU51
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_CHANNEL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_CHANNEL.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@h@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 QAnAXEmYMEC?Gdj^2DdKA3
!s85 0
vX_GTHE2_COMMON
I1n2Ae9>L7R6aKIdLESWFf0
V;QAdZcV]FX4Q=O0`2lEjE2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_COMMON.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTHE2_COMMON.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@h@e2_@c@o@m@m@o@n
!i10b 1
!s100 JSKmXY^k57;dX?[<Uod913
!s85 0
vX_GTP_DUAL
I1fOBW?HDVdN^Q_R:MJO6]1
VGAmKBV0<5?4@k9^GM1^En0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTP_DUAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTP_DUAL.v
L0 50
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p_@d@u@a@l
!i10b 1
!s100 _b`XzHlD1dF^e]FeEaP`i2
!s85 0
vX_GTPA1_DUAL
I]Z:;OhcIg1;GzaT?Z2;9b3
VDOQh4K0h1CdT:zjKF[O=B3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPA1_DUAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPA1_DUAL.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p@a1_@d@u@a@l
!i10b 1
!s100 XX^jL_:I2R5ki6cHe^4O42
!s85 0
vX_GTPE2_CHANNEL
IOUez;1>nVLL@Y1XmjdcNI2
VcdGjAnB<nn>R^SEhECN`b2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_CHANNEL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_CHANNEL.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 2h`M`QOTbHTi3S?aI9F5V1
!s85 0
vX_GTPE2_COMMON
IFTA@]3oDC8mi??^WQ19BM1
Vj`;L3URFooH3SIVZ;<anN2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_COMMON.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTPE2_COMMON.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@p@e2_@c@o@m@m@o@n
!i10b 1
!s100 eDiLCi;]E[GcEdGADWeYd0
!s85 0
vX_GTX_DUAL
Izlh8BOiNKMm5T82G]me@j1
VXM^HF;XBdDEKa?6F1V`Jf3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTX_DUAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTX_DUAL.v
L0 38
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x_@d@u@a@l
!i10b 1
!s100 8`PLQ34[4D@VTTVAa58jH2
!s85 0
vX_GTXE1
Ik^f`IAC>?Jf;0SbQ0RKgA3
VzgYm]bHWV6oi=FUCf6:U31
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE1.v
L0 43
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x@e1
!i10b 1
!s100 nlgW7zNaI?ChWgmT2;Nl92
!s85 0
vX_GTXE2_CHANNEL
I>z=mVC0d]Pf2;4Wj5leB83
VnD?N<i1z[200J2U0KWH[h3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_CHANNEL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_CHANNEL.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x@e2_@c@h@a@n@n@e@l
!i10b 1
!s100 k^b>f]]mo:@6D1==:1c:31
!s85 0
vX_GTXE2_COMMON
I:JS0hm:1E=h1nCG<?W0[]1
V^g<f8_KDMZ?VfIT[:j1U91
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_COMMON.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_GTXE2_COMMON.v
L0 35
R5
r1
31
R6
R7
R8
R9
n@x_@g@t@x@e2_@c@o@m@m@o@n
!i10b 1
!s100 XVLSzTbdG6OScaI55]R9C2
!s85 0
vX_IBUF_DLY_ADJ
IB5le<EHHDbE@f9Tf1H6fM0
Vh0MBDGP6g_=ORH[cDck0j3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_DLY_ADJ.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_DLY_ADJ.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@d@l@y_@a@d@j
!i10b 1
!s100 ]I2a714IAQkH_@IX]z[VB1
!s85 0
vX_IBUF_IBUFDISABLE
ITEF00@c?PTY4agUb8DGzi1
V3`fei?GzD@jfZEX63UDgX3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 L6]O2j7mRHJ^lnddGDffN2
!s85 0
vX_IBUF_IBUFDISABLE_TPWRGT
Io?UR8]9o[JJM8=TlOMOYE1
Ve<[_]M;RAVOi@VCa<OE9n2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE_TPWRGT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_IBUFDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 lS]HB9WBiC=MN=@YEScHR2
!s85 0
vX_IBUF_INTERMDISABLE
IZB[dNJ=o6UCJ_U;]bJkGJ3
VfHF;HNPXOeBm4zHkHH[KM2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 d>Y:kadHmHfmM[J3?HAPG2
!s85 0
vX_IBUF_INTERMDISABLE_TPWRGT
I>EA@3KZg<8V2L]zQlLa131
V2]85a6V:@MFdimcUO=]K83
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE_TPWRGT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUF_INTERMDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 GgHoQIlFeof=4[WEJ?[7Q3
!s85 0
vX_IBUFDS
I`^ilGUkNghh4]1dl838:Y3
VIIPKj72]TOCRh7d76a2e73
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s
!i10b 1
!s100 lgmccBDnFHj8<K0ab73_i0
!s85 0
vX_IBUFDS_DIFF_OUT_IBUFDISABLE
IajAabP6zlbUPDi`O`zoUT0
V?6E^XDU:Og_3724V0]2He0
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DIFF_OUT_IBUFDISABLE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 hbBzfn6P>gNRCO_TiI`TO1
!s85 0
vX_IBUFDS_DLY_ADJ
In`X[SzEP`F==W4F>f>hZ11
VT=QTLOJD:=H<8OBF6[^f=0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DLY_ADJ.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_DLY_ADJ.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@d@l@y_@a@d@j
!i10b 1
!s100 ZBM9zjPNh3SLz1TWTZlUN0
!s85 0
vX_IBUFDS_GTE2
I5l:EOWIiD0j6][QWhn^en0
VJ1RF8We2Fim7m>Zg8F5N:2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTE2.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@g@t@e2
!i10b 1
!s100 7h;ofiaeW[4E4>E4MF[nF0
!s85 0
vX_IBUFDS_GTHE1
Ige14mOY[Ke8>KVeL[FhhP0
V5`[^9ZbjQhg3k_F6bCQD:0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTHE1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTHE1.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@g@t@h@e1
!i10b 1
!s100 L>D^BnfBlU`fogf;I_GbR1
!s85 0
vX_IBUFDS_GTXE1
IiI?MWfJo<W1aE`XbEgLFh3
VBWFF<bS98UeSk>?X2D06^2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTXE1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_GTXE1.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@g@t@x@e1
!i10b 1
!s100 bkW8?jGb87WMFQNeLeCLf3
!s85 0
vX_IBUFDS_IBUFDISABLE
Ii2ddnjQJBUM=1?KlJGQlR2
VTGQi_Fk5zHb4=lTT]Xzj^1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!i10b 1
!s100 M1:<0gRIcZTJ<O=KU0fn:1
!s85 0
vX_IBUFDS_IBUFDISABLE_TPWRGT
IC@5VIDj^LAiJ`:@WSVMJ^2
V3jOVK658zmHM;hHijT96`2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE_TPWRGT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_IBUFDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 0L69[h964Vl:A@:l7k`332
!s85 0
vX_IBUFDS_INTERMDISABLE
IGmd7d=WS=Lb@E_=jOA>:33
V715?2X8TK5H]n7^EA_8KR0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!i10b 1
!s100 =1oFIX5Y3zHHHWlO2Cm8n0
!s85 0
vX_IBUFDS_INTERMDISABLE_TPWRGT
Ib7SPI[Y9[@86D;JO0=4Ha3
V?IzFUlD4GGldOAZj55o5S1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE_TPWRGT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IBUFDS_INTERMDISABLE_TPWRGT.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e_@t@p@w@r@g@t
!i10b 1
!s100 0g:`PiWD4@[N]lL3S_A0;1
!s85 0
vX_ICAP_SPARTAN6
ISD8APL]g[07D9k2IF@m6_0
V`J4Rd]3GBRgk_zM`X<@AZ0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAP_SPARTAN6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAP_SPARTAN6.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@i@c@a@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 OaJ?NBPH1HJ;ASiU?i8:M0
!s85 0
vX_ICAP_VIRTEX6
Ib2K0Va0OQmcIj2H<30lL53
V`UR97^QgT18H3aP`d84Oz0
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAP_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAP_VIRTEX6.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@i@c@a@p_@v@i@r@t@e@x6
!i10b 1
!s100 _;SlfEc]b9?AGhT?[[XD=0
!s85 0
vX_ICAPE2
I0JQPXj]?m4Bb21Td[`7`m0
VQRMYZQnMV_2[;9fe7BB8k0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAPE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ICAPE2.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@i@c@a@p@e2
!i10b 1
!s100 @]Aog1n9EQX]B4S37ofA_1
!s85 0
vX_IDDR
I`1aC3OgXWKd`gVEaT`lDV3
V9OB_jXiDd8b1SA37:lzc<2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@d@r
!i10b 1
!s100 `IUFD0;9kAD0U8C]Mz_9_3
!s85 0
vX_IDDR2
IdWIbmD>d;H1D07bTJkmMJ3
VBddT_7=Vz2I[LH`MgVBe50
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR2.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@d@r2
!i10b 1
!s100 keHTD5@d`FBiY3eeC[n;J2
!s85 0
vX_IDDR_2CLK
Ijibm^aBBfnEhVImRZb[aG2
V5O4@`DWGbflTHHQ1V=e130
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR_2CLK.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDDR_2CLK.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@d@r_2@c@l@k
!i10b 1
!s100 ;;IcI<lQYmFAn]n=5[LkK2
!s85 0
vX_IDELAY
IkeKIDPAQ=>WUPWj[81L9A2
Vg]dXJYUUziUnPZl=2lXb82
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAY.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y
!i10b 1
!s100 XzHI:Z<Qi]B_0ci79[KP@1
!s85 0
vX_IDELAYCTRL
IlioRZeE<>BR5Ng=H<Segb0
VkD9;h:=Jz0;3Z0cD5?N4g2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYCTRL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYCTRL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y@c@t@r@l
!i10b 1
!s100 PU6aoE<kj2R;0U6hCf05i2
!s85 0
vX_IDELAYE2
IjDa]dV0_C9m_VFbz`kelQ3
VF5fMc4XMAo8gEJ4<P^ba>0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y@e2
!i10b 1
!s100 L5Nh]Hm5dHJHEc1:nfA7a1
!s85 0
vX_IDELAYE2_FINEDELAY
IGKD6@k;35_D1Ck9H@Tmj]2
VPNAQY<[h^ClFcZ[VbohfI3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2_FINEDELAY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IDELAYE2_FINEDELAY.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 ]`l0`=X`;1i0EkDHATB?f2
!s85 0
vX_IN_FIFO
IUeUP5372z2KZ<dDS]kbJH1
V5m3kceW=hP[T_Z4HZdKCA0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IN_FIFO.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IN_FIFO.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@i@n_@f@i@f@o
!i10b 1
!s100 loQCa6H2Rik3`aOS=d<e:1
!s85 0
vX_INV
IL?VH8@<]E::TAh=TVRW0E0
V6^zYdPb>ML5bjdiM0EP5M1
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_INV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_INV.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@i@n@v
!i10b 1
!s100 dc=_gDhQ26oK2zV[z:d>91
!s85 0
vX_IOBUF_DCIEN
I=G@AXMag9]>i]^Tfi@KdD1
VG78[5UGmnQWknLfS6oJbl3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUF_DCIEN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUF_DCIEN.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@b@u@f_@d@c@i@e@n
!i10b 1
!s100 l`2@0NlkA?4U?<iRmJnaz3
!s85 0
vX_IOBUFDS_DCIEN
IVl>@Sgg:>j5dN?6;hXlLE1
VeP::0d4>DKG5SdQNj27Hk3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DCIEN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DCIEN.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@b@u@f@d@s_@d@c@i@e@n
!i10b 1
!s100 _4I@V0:SR>`FL_QEfaFJ62
!s85 0
vX_IOBUFDS_DIFF_OUT_DCIEN
I4ISlXgKCi^MmfM0@g0G:c1
V4de=i=3lZ=lnUb1AL@Tgl3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DIFF_OUT_DCIEN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!i10b 1
!s100 0H6FCP1oIo6U^zIO0;zh]2
!s85 0
vX_IODELAY
IA:0cO6]QaFCZVoP0NQEM>3
VMEELSWK_M8So0bgc;fX?B0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAY.v
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@e@l@a@y
!i10b 1
!s100 LG9`efL<c5DJN0>nS;QdI2
!s85 0
vX_IODELAY2
IIjB3R?HCo4fzCQ@FJ`jUJ1
VTTRn[cPdA@@m>E`b13^An1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAY2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAY2.v
L0 57
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@e@l@a@y2
!i10b 1
!s100 [^>b?C`DL_2YjA6BVJU5G3
!s85 0
vX_IODELAYE1
IlGB8:0:I^5XNKgfFAC`K51
Vl3aUJ@ohUkMC@8iHXGDIf1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAYE1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODELAYE1.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@e@l@a@y@e1
!i10b 1
!s100 ZPQzCL3mzbI?g<cA^7Jic3
!s85 0
vX_IODRP2
I9;4FJUTV76HNk5zj;aE]Z0
VnAh8]a4o4BWV[9zEU[NhL0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODRP2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODRP2.v
L0 56
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@r@p2
!i10b 1
!s100 HiX[4Vi:cEMgFjVc1=KPL0
!s85 0
vX_IODRP2_MCB
IeV:LoBIgW1]_9;BLGZA<j0
VJCC@2`YTBL@H9n0W3Jf3@1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODRP2_MCB.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IODRP2_MCB.v
L0 51
R5
r1
31
R6
R7
R8
R9
n@x_@i@o@d@r@p2_@m@c@b
!i10b 1
!s100 Vf]:@C<kF7JNo2i=76=7;1
!s85 0
vX_IPAD
IGL01U]oTFPUX^ab>TQ]4X3
V6kkdk`ROT88>4XmnT<glW2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IPAD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_IPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@i@p@a@d
!i10b 1
!s100 a2`U0PES3bW0zH6c`l>BB3
!s85 0
vX_ISERDES
IQ[^zBT=^M4YCXnDUkzCTl1
VMdJ@J?OmBZ4[Dj2iC?el51
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s
!i10b 1
!s100 gmFf>GHcUPRECQP_o17_o3
!s85 0
vX_ISERDES2
Ii7@k=XzNOORS2jnWX;0O62
VIN?9m4JWhUAh2WkkmV6AG3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES2.v
L0 51
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s2
!i10b 1
!s100 8Le?8S>Q`TDmkHHEQ?;In1
!s85 0
vX_ISERDES_NODELAY
I9l;UY;L_[jk67SM;ELS603
VM8kcV07e<R^nLX3EVKFmd1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES_NODELAY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDES_NODELAY.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!i10b 1
!s100 _d3PzIja@iXfV;KR?TRnS3
!s85 0
vX_ISERDESE1
IYd8S?hei3akCn40diFiY=0
VWizNg_T7akTJ[SP4;j:;N2
R1
R2
R3
R4
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s@e1
!i10b 1
!s100 E<S^ezHUd`33Uk`BObb]F2
!s85 0
vX_ISERDESE2
I6b]bDN9T6oANRbJ03jQK_3
VQzIbYEn[[YH?NEc6]FVMB0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ISERDESE2.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@i@s@e@r@d@e@s@e2
!i10b 1
!s100 8I>HnU?>kDFTg_dY=67z62
!s85 0
vX_JTAG_SIM_SPARTAN3A
IX8EC2E1>YZlS4ARGdS]W53
V<adln1PTelNMadig4GWX]1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN3A.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN3A.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 :7KI@o]FJ@jC8jzSLhf9K0
!s85 0
vX_JTAG_SIM_SPARTAN6
IBJDn0b4d^0WJTfE@6mW^h1
Vc1:3e[0WJN?o75i_`1^M>0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_SPARTAN6.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!i10b 1
!s100 fBZ_O8jLADibz7lK?@G7`3
!s85 0
vX_JTAG_SIM_VIRTEX4
IX;SP;UOPMC<Qj^ZhU<47o1
V4o0]M3Ri;bUm5eFX4z;If1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX4.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!i10b 1
!s100 <eGDS[9XP?F?J7XAZ79Ng2
!s85 0
vX_JTAG_SIM_VIRTEX5
INcdDaLKE;^7][1V44bZ>O2
VO5:YPe9U^CbA<z@QbQ[BQ3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX5.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!i10b 1
!s100 Y8l5K_CVj>jFHRaAH2iA41
!s85 0
vX_JTAG_SIM_VIRTEX6
Ijb2AFN;=NQFCeb?023]Zo2
VIcGANnk4z4Re_^1az[Q^h1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIM_VIRTEX6.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!i10b 1
!s100 B88am`Y<MKUSdWf_Se=ez2
!s85 0
vX_JTAG_SIME2
IXd^enTUjbOF6mjmEL<VT>1
VIl1BoFi`0cmSXR7GnAX:^1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIME2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_JTAG_SIME2.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@j@t@a@g_@s@i@m@e2
!i10b 1
!s100 Z<YQOM]^1bIgDTXW^So3e3
!s85 0
vX_KEEPER
IbUk5VKeIdY38;NYKEAf^b2
VjU<zCijR^iRn`DD@WzLER2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_KEEPER.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_KEEPER.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@k@e@e@p@e@r
!i10b 1
!s100 7gf@ndMOk?fz2^kMZ51?60
!s85 0
vX_LATCH
IB<S9VFTk>E7gno17mJ:;L1
VE33XIXS^_@hI`jLz3a1i90
R1
R12
R22
R23
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@l@a@t@c@h
!i10b 1
!s100 fjgnz;6bFVo3`ROCY];Aj1
!s85 0
vX_LATCH_CPLD
IUJe<ddT6?>ZD3@ihjO71>1
VZ]Y`Wf2XZQ]AQabz4<M6l3
R1
R12
R24
R25
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@l@a@t@c@h_@c@p@l@d
!i10b 1
!s100 =VZ[`K]BG_R@N;hUD>RPL0
!s85 0
vX_LATCHE
IXT@iV==AGI;79ahSA>__F1
Va6U:RKZQ:eXdzBWDAW^B23
R1
R12
R26
R27
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@l@a@t@c@h@e
!i10b 1
!s100 1:02^9kPe0V^lA@_R3E8b0
!s85 0
vX_LUT2
I5DmEMid]hIlE6=QL8^[`n2
VSH87gMJo5EM;5M@Zm?=bb0
R1
R12
Z49 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT2.v
Z50 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t2
!i10b 1
!s100 m0l>R0lMoO]N_]g`]6d5@0
!s85 0
Ux_lut2_mux4
I2M:kbSQRL`jJ=6L`2YD`^0
V5jRP9Gm@1Dk_`ngz<WoPJ3
R1
R12
R49
R50
L0 48
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 @:[o5WRn2n3Q4]NiNO]fG0
!s85 0
vX_LUT3
ISA@7CRbizJLai2810a:KD2
ViLnbmBUd1;WSE=4JL=1o:1
R1
R12
Z51 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT3.v
Z52 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t3
!i10b 1
!s100 QAQ;aNA8K@nHa5DC1Kf];3
!s85 0
Ux_lut3_mux4
I?oe3mFaV1gigI0S[Z3iOf3
Vkz0ooaNV30GW3CFPSo5Ge0
R1
R12
R51
R52
L0 52
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 _]Wi31@m4eZ@4f6o3cO3k0
!s85 0
vX_LUT4
IDa`jU:X]5PSn:]a?Xed:`0
V6RVXCMM1geZgF?3JjY?7K3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT4.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t4
!i10b 1
!s100 neeSi0^R`2TWG0OB`VXYU0
!s85 0
vX_LUT5
IH[f:V7ea5EUb>Z1ZWjc761
V76C=[`UhWYcUDKRA5T<@j0
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT5.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t5
!i10b 1
!s100 Z0igH@>h>RCUE;eH2cD^T0
!s85 0
vX_LUT6
IY17lGRNW[XBIW3]Wz[:m61
V4cE_5K743WAz@kDDCz9>F1
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT6.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t6
!i10b 1
!s100 93iI0k@00c@cFL>;TXDNK2
!s85 0
vX_LUT6_2
IJmBT]P9[?jEZj5:eHG9l:2
VILO7iF7kcYKK9R<:mce:@2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT6_2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT6_2.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t6_2
!i10b 1
!s100 A;Z[T8JV3P@4[4TEd_hJG1
!s85 0
vX_LUT7
Ih^7@deTb^lo?YeXzg8j021
VeM=01H27:OdoEccEK2G??1
R1
R12
Z53 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT7.v
Z54 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t7
!i10b 1
!s100 K^okd=9dgCI3:RJHnYdOe2
!s85 0
Ux_lut7_mux4
I577lG39>n3@9AVaO8JY=91
V:O@N@AjNklHPXl;1eR1B13
R1
R12
R53
R54
L0 108
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 NFJmgLYNYPK@8D37m0K?G2
!s85 0
vX_LUT8
IjAMWiF=m<YjnW9n17]OHD2
VXfCQ1oRTa0GobCAz4kBC42
R1
R12
Z55 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT8.v
Z56 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_LUT8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@l@u@t8
!i10b 1
!s100 XA[hnhG[WV5Q30Dhl8nW_1
!s85 0
Ux_lut8_mux4
IlF^n8h4zL<D;VUEM1zeJW1
V<YiimF2H4H8GhJ6n0lHR40
R1
R12
R55
R56
L0 156
R5
r1
31
R6
R7
R8
R9
!i10b 1
!s100 KLQCenj`MJTn5>K;YfZzo1
!s85 0
vX_MCB
I?IR@F7YB:U1:<=XEc0DnM0
VfVDl5ec2hnQ44`ZJQLK@<2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MCB.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MCB.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@m@c@b
!i10b 1
!s100 4aPmLg@on]?zd6]6QgB822
!s85 0
vX_MMCM_ADV
IhHC02aYUizSd:2NDUndzF2
Vkga;ak5E?ElnZmjX5U[Pi1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MMCM_ADV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MMCM_ADV.v
L0 98
R5
r1
31
R6
R7
R8
R9
n@x_@m@m@c@m_@a@d@v
!i10b 1
!s100 _7PPTIe2EQ]1MfXEHDBDV2
!s85 0
vX_MMCME2_ADV
Ia4^P@CY`KbL0c^TXGWAEb2
VHe_0O@Ec4iLf2TaG;bDHk1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MMCME2_ADV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MMCME2_ADV.v
L0 112
R5
r1
31
R6
R7
R8
R9
n@x_@m@m@c@m@e2_@a@d@v
!i10b 1
!s100 ^dU12OI3GN8YC8:^Y?DcL3
!s85 0
vX_MULT18X18
I530Gabn3=@F7gdo51HCZ11
V<^oz]BH^AloP6okiV1nm;3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@l@t18@x18
!i10b 1
!s100 [;0>afSWY<3M]W?@:Om;M0
!s85 0
vX_MULT18X18S
IOJI6hiSbAamGHCYd52;4P2
VEggYXlT1HPF]Il6E1b[QF2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18S.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18S.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@l@t18@x18@s
!i10b 1
!s100 5[N=dam37EROMzYzlN[I63
!s85 0
vX_MULT18X18SIO
In8Zk]ghlQ>[hYIaDMd7VR0
V<;F:U;AaIZT9HC[H47^E;3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18SIO.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_MULT18X18SIO.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@l@t18@x18@s@i@o
!i10b 1
!s100 CHi@HH>3SLjAT7gUi7OmC1
!s85 0
vX_MUX2
I`IK9I`3o[YX_k@J^eCo9[0
VzCRB^h8Q^lQBMSM?L2O@21
R1
R12
R28
R29
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@m@u@x2
!i10b 1
!s100 >NJPMh3n=JA7FPmm^?1HZ0
!s85 0
vX_OBUF
I@BHz^XKO13TZzmGTFI_VB3
V[@TI98_FDWkgOTYG`RaJZ2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUF.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUF.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f
!i10b 1
!s100 GYBaAKi<?flaC1]zlIkP40
!s85 0
vX_OBUFDS
ISV8T9UZeKejXBboOf:hl21
V@AQggNWbz0Ge5P2>GAnEo0
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFDS.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFDS.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@d@s
!i10b 1
!s100 i<dW?iO>GaSjLOWC_2zWS2
!s85 0
vX_OBUFT
IAPnzLAK::QnbMOjVK:S_90
V4BiUZAgJ_n>:PoAP@Jc_c2
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFT.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t
!i10b 1
!s100 na8=>c9o_K;QNh8c7b[6<0
!s85 0
vX_OBUFT_DCIEN
Il[7LfzTC>2<@b3O>OAa6<3
V0doGO;j@>mnz?Wh^3ULAf3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFT_DCIEN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFT_DCIEN.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t_@d@c@i@e@n
!i10b 1
!s100 [TJmhM[?T9jkdY<R]IIdn1
!s85 0
vX_OBUFTDS
I[b3l7UcSRmDOL7`Cf11N`0
VE:<Q^T]9@16eJ9d@:3OU=3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t@d@s
!i10b 1
!s100 m_k9jcU7jFi1;=Z`SSoD02
!s85 0
vX_OBUFTDS_DCIEN
I4;5=XU77H7M]0<;H4>o:`3
VkG7BVG`P3zXlH;8:WWDOT1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS_DCIEN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OBUFTDS_DCIEN.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@o@b@u@f@t@d@s_@d@c@i@e@n
!i10b 1
!s100 B;hhY:mGbVBiDme5SbnzD3
!s85 0
vX_ODDR
IG;gO6b35m_=efRQ=J[jOd0
VV4F62mdX7Y9MNDKlOe4SS1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODDR.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODDR.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@d@r
!i10b 1
!s100 OmFP0j0@3_c4AYW2:YPIP2
!s85 0
vX_ODDR2
I8XB`b@hc6UWQM]>b3G<eg3
VYgFi8gh`Z^3=KL@90Nab91
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODDR2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODDR2.v
L0 27
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@d@r2
!i10b 1
!s100 W^OTGYnDR@WLZ4B:]l1SQ3
!s85 0
vX_ODELAYE2
IDHWGX:Z7d;mICoS0E_QAk3
VR]DARMWj1@j2Vz8=SRiz_3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@e@l@a@y@e2
!i10b 1
!s100 M17b_?9Y?;]509MPFHe=n0
!s85 0
vX_ODELAYE2_FINEDELAY
I9enRialHf<<GUfOKfMXf_3
VYF[9e6MedYKRTzEhd2HK71
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2_FINEDELAY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ODELAYE2_FINEDELAY.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!i10b 1
!s100 P6E7NI5gGonY^4?1SXCCP2
!s85 0
vX_ONE
IHTA<R<ViZl4IL75^SN:M>0
V5^;=0fZ<Q@?M5Wn3Fm77[3
R1
R12
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ONE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ONE.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@n@e
!i10b 1
!s100 ?^>]]mBZNcmUXYKD:B:9Y2
!s85 0
vX_OPAD
IEIL_Q^<Vc^S;J64@]cM;i0
V:_LS2l0a]ESlQ<N<g9[=<3
R1
Z57 w1341890369
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OPAD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@p@a@d
!i10b 1
!s100 gbDIYD0UMLT@i9VjhCQJ@0
!s85 0
vX_OR16
I8:[nSzbMY:hNP>gVKm3?63
Vl;Xdla01c63okz<dz5oM91
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR16.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r16
!i10b 1
!s100 N8Eg:X[`G=RUE;lf2aWY]2
!s85 0
vX_OR2
IX^TSOV`=gLTB1Ye7VdA]h3
V=0TdLh2QWh=Vkn^mXcYdm3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r2
!i10b 1
!s100 0LPzQ1?VhBWbQ^mhTH^[I2
!s85 0
vX_OR2L
IbX1UEFeZi]W4VSV[[E?=o0
V`MCmf2k83T@>j_kOjR57L1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR2L.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR2L.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@o@r2@l
!i10b 1
!s100 Cl@D_VeegKOklXNWOdCVD3
!s85 0
vX_OR3
IKTfjS=oLza]L^U2F;l>?n0
VJHeRzXDghWE8a]kZP;^nf3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR3.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r3
!i10b 1
!s100 :aYe:@?bW36E6T2A[;=NW3
!s85 0
vX_OR32
Ih_3MhhX@^z;1;B>Z6TD]m2
V43BM[Q];14N2<F?G7zcY[1
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR32.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR32.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r32
!i10b 1
!s100 MTL=_^]E`GhRD57bBm8gZ1
!s85 0
vX_OR4
IS[AU`zJ?SLjhM_WR4@bni2
VRDbM[T]WlYX?_PcaNJU[11
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR4.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r4
!i10b 1
!s100 iolFKmko?6a3C=92F@M;53
!s85 0
vX_OR5
IJedHUbH^G@37D5X7HoKYR2
V06W`3[L@9O;XGlID1_hTc1
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR5.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r5
!i10b 1
!s100 bMKI[GAo1^feKomLMiX[T0
!s85 0
vX_OR6
IGRE6P><0d5@E9`DYR?75d3
V<0^7fjh^HGJJfKH:AS?YG0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r6
!i10b 1
!s100 QQGDa58:?c3B?h6La[CEI0
!s85 0
vX_OR7
IZ6]Ld@hT`imBkYSGNg_QB1
V_k3ecRUlomT=G;dz`2ekL3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR7.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r7
!i10b 1
!s100 41B7za[4f2Rn^9S]1nIz@0
!s85 0
vX_OR8
I6a?K<bMJZ1ba<BY6=I3`L0
VkH]iMJ:P@dSkZZQlE8NDH1
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r8
!i10b 1
!s100 GOgg6:5Vi4U[[fTl`l]_H3
!s85 0
vX_OR9
ILf8EfL2U[f9:XTGLSQji30
V2No1aMz7k<<2acJFXJY_i1
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OR9.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@o@r9
!i10b 1
!s100 :HRPC`WG[0A?GzBnoRHWo3
!s85 0
vX_OSERDES
IJTSgWTk6`5@GVMU:DAn9l1
ViBjFgKc22X:NChOQPW?Wh1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDES.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDES.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s
!i10b 1
!s100 >KC@XPegND;UK=^g0iJmJ2
!s85 0
vX_OSERDES2
IjYEjT4kPF3]6UZh_TPR[Z1
V9zUj1CdTNLnCkUUE3>W5Y2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDES2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDES2.v
L0 35
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s2
!i10b 1
!s100 khmLbV:`:m[`cA^?5UmIk1
!s85 0
vX_OSERDESE1
IfP2:OI5M@;]E6FcSeRY[J2
VcK1`c6GD?ezjb3dQf_4A^3
R1
R2
R10
R11
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s@e1
!i10b 1
!s100 9DCB^7mAkHk4G?]g<l[dz0
!s85 0
vX_OSERDESE2
I;4^c4e<nLHfQ7=RNzD83n2
VK1Zn@mVDJI88L6Xc?0V8K3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OSERDESE2.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@o@s@e@r@d@e@s@e2
!i10b 1
!s100 774R4M4dzl6?ii7:WDfGJ2
!s85 0
vX_OUT_FIFO
Igh4RkkVUIGM9>Z=<S34Xe1
V6<KGGNSKaV_WMU^JKX0I10
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OUT_FIFO.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_OUT_FIFO.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@o@u@t_@f@i@f@o
!i10b 1
!s100 Agk=T;R2KO<h3XcH1KR7T1
!s85 0
vX_PCIE_2_0
I;d=E4k@nhQ<d:A?D^LmXE0
VAT9[_j9^W83@<_`40cUY[1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_0.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_0.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_2_0
!i10b 1
!s100 `JXMSC]4>d`gkYd2HOglI0
!s85 0
vX_PCIE_2_1
IQg7N<bPE]0a>3nmGMg>zT0
V6oSciYC]0OGnP;i_4c5eG0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_2_1.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_2_1
!i10b 1
!s100 ;gJCl3mVLAiaFXQi5=dXR3
!s85 0
vX_PCIE_3_0
IOo1JPD2fI:B?E7iI80O2l3
VZAAjE@K3jN56F2ko<_hgo1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_3_0.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_3_0.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_3_0
!i10b 1
!s100 XjaSO5]WhH44WVh[O_ZTJ2
!s85 0
vX_PCIE_A1
IhT2>^ITlIm664Fc[E[`=?1
V17]MYOXJ:8LBi<5>P>_D>3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_A1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_A1.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_@a1
!i10b 1
!s100 j3aD1S[X9liYo7E53R;Kc1
!s85 0
vX_PCIE_INTERNAL_1_1
ICJRk_]EhX[l9JHkC1@7mD3
Va^aK7I_Y;ibCNNBbFU;RF3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_INTERNAL_1_1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PCIE_INTERNAL_1_1.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!i10b 1
!s100 5=YPOY:DhLXz1P_LUKn7d3
!s85 0
vX_PD
IjF_AYR>?LVn3;9AYJQII83
V6cVT2nPL;_V`1<P1>dL[k3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@d
!i10b 1
!s100 95zQJ_BVNBQjPIH4IbUBh2
!s85 0
vX_PHASER_IN
I0KWJ7oe8YCDB4GJXd:]5c0
V4Q<_lOgHobOVF1d?[ne>f3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN.v
L0 43
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@i@n
!i10b 1
!s100 >IIZ@@Hz?]15@`8798@6K2
!s85 0
vX_PHASER_IN_PHY
I:Yhic8;9l]Z9kdGM8Wo>?1
VRmT9KHhj:cdOCd7_=?HnP1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN_PHY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_IN_PHY.v
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@i@n_@p@h@y
!i10b 1
!s100 mX`dYE_?Tm4CVb9?W@8cD2
!s85 0
vX_PHASER_OUT
IOOF6z_[W?E`EbzkGEPVHI0
VMBV6LNclG5B5C?ijDCDXg1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@o@u@t
!i10b 1
!s100 nLIG^1aGe20=CQ4ZeK5PT3
!s85 0
vX_PHASER_OUT_PHY
I1hYETAL5I2iYQLm[7gLB=0
V<<5AA;b4L3B5G5EKnPnDF0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT_PHY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_OUT_PHY.v
L0 43
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@o@u@t_@p@h@y
!i10b 1
!s100 IHV@Kb53e<[F4P31lDjQO3
!s85 0
vX_PHASER_REF
IGA;F2JD2^2<_=7;XR5a113
VcQWQOSHiK[3F7HT:`>jP20
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_REF.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHASER_REF.v
L0 31
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@a@s@e@r_@r@e@f
!i10b 1
!s100 5eCh[1Q4cWL<WI_@R?Nm<1
!s85 0
vX_PHY_CONTROL
IINM0Hi71CHbKTEBBRm;7X1
V:zzKAk>UZGIgQ;G_o;[2g2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHY_CONTROL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PHY_CONTROL.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@p@h@y_@c@o@n@t@r@o@l
!i10b 1
!s100 GCEIo:B_mEG4;CKMEVKH41
!s85 0
vX_PLL_ADV
I9DbP7RhZ;Flm=Ez3iJ;?[0
V@H<I>Y0?4E<Mfl1802e]d1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PLL_ADV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PLL_ADV.v
L0 50
R5
r1
31
R6
R7
R8
R9
n@x_@p@l@l_@a@d@v
!i10b 1
!s100 TcKgJ=FKeT^f5a6MZ;<?[2
!s85 0
vX_PLLE2_ADV
ITBLM_cTU`fMbgU[REhT`33
VUUZ1db1^L<47GaDFcAdYZ0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PLLE2_ADV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PLLE2_ADV.v
L0 42
R5
r1
31
R6
R7
R8
R9
n@x_@p@l@l@e2_@a@d@v
!i10b 1
!s100 LkWz0j9Lld1@Z?3IYb]bR0
!s85 0
vX_PMCD
I`l9?`9MKTZAX0gf=2N=jg2
VE67FVm74SfXB:@eE;8bGQ2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PMCD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PMCD.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@p@m@c@d
!i10b 1
!s100 IS7^gKaDf5Lz1`hgkUQER3
!s85 0
vX_POST_CRC_INTERNAL
Ikaok=P]5FkWd0o;;^JOkd2
V0T`S[k?=SP>ndn5I<U[oi1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_POST_CRC_INTERNAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_POST_CRC_INTERNAL.v
L0 21
R5
r1
31
R6
R7
R8
R9
n@x_@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!i10b 1
!s100 cPbSZcG?n]6]L>SFAA;`63
!s85 0
vX_PPC405_ADV
I9Q:^nB`_8R>oK_XdYdM[;0
V1Y6P2^j=CmJEk]D8V475M0
R1
R19
R20
R21
L0 20
R5
r1
31
R6
R7
R8
R9
n@x_@p@p@c405_@a@d@v
!i10b 1
!s100 4NKI<J`F<:]33<j[A`TYP3
!s85 0
vX_PPC440
I4fD=<@h`NLnf]U=1:10=e3
V_][PJ@LLh6>CnO8bz0bo20
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PPC440.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PPC440.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@p@c440
!i10b 1
!s100 dBFi2M?gOZB;9^:5T:NKW2
!s85 0
vX_PS7
IO^Qn6MPB6M_M><]XNHzBV1
V1ND:ZS<eAPB>_e=:2Oe:z3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PS7.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PS7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@s7
!i10b 1
!s100 j@cm=T46?^1`bQF3jiCoS2
!s85 0
vX_PU
IDJ<VTJ5n4MkJ5Z>F^eRQD2
VIP8`;L4l9Fjh<=z6Yn0o>3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PU.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_PU.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@p@u
!i10b 1
!s100 Xzb57KgPTHBQX:fWP:[V20
!s85 0
vX_RAM32M
I@cMXAf[UZNGX<Qi8]1[bb1
V;zPUGD2gh5^82gVM`fMW@2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAM32M.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAM32M.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m32@m
!i10b 1
!s100 l4B_6AVbJa2SihPNS4I9f0
!s85 0
vX_RAM64M
I?K7Cm16X?Z;=Q<0jl@;4=3
V5:_7F_K`PF3Phn>fRg9F52
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAM64M.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAM64M.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m64@m
!i10b 1
!s100 19dhl<KKZnOQUb_jV3z[D2
!s85 0
vX_RAMB16
Ib3zhd=CL45oWMm6Sg`cbJ0
VAI^4K>AV13Z0ZhU2>82?>3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16.v
L0 36
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16
!i10b 1
!s100 h]:68LWgJP?dPE]bi;]7h3
!s85 0
vX_RAMB16_S1
ISbEz:m;SnY^znL=0Z>OYU2
VD48:61DVDTz5>1AD8D5D^3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1.v
L0 338
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1
!i10b 1
!s100 hGg69_lG3`DGa>02cbPOR2
!s85 0
vX_RAMB16_S18
I_i9k<:GmOl2H3zgaCW[eI3
VQVWPO7;fd2lD=zjm==W7h1
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18.v
L0 584
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s18
!i10b 1
!s100 dVQgLgUV;XnbbMbO>`Qld1
!s85 0
vX_RAMB16_S18_S18
If:4Fn__Rn`6XF6LRSf3JF3
V=NLA_EaRB;3_do`0oMYf^3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S18.v
L0 1337
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s18_@s18
!i10b 1
!s100 Rb:W<AN4JBS8h>CFi3fz`1
!s85 0
vX_RAMB16_S18_S36
I;Eb;3;=mO6MR2EeCa3anJ1
VFO4?gda5NlicjcMVWdGaz1
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S18_S36.v
L0 1544
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s18_@s36
!i10b 1
!s100 f;cahUDDLRNIAJ[]S6c601
!s85 0
vX_RAMB16_S1_S1
Ia^m]i6k<g?JOCKED?^@ni0
V^UGmK1X2T^<DnmIh7H`cd0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S1.v
L0 892
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s1
!i10b 1
!s100 a<9oQP;z9j[cV7BWc<E>@2
!s85 0
vX_RAMB16_S1_S18
IlGa<<QWdgaTL9=UEHDW6`1
Vm?BU:H6H4MfFB_dOV`0dT3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S18.v
L0 1101
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s18
!i10b 1
!s100 RGzI_gEMYS5^GhP`o9BXc3
!s85 0
vX_RAMB16_S1_S2
I@l;A;XkZXEO?izaTN[;on1
V565?Ze;46Qim]hKfSEZK<2
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S2.v
L0 906
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s2
!i10b 1
!s100 _K:;:?Yob]`5=g1^1[Nj:0
!s85 0
vX_RAMB16_S1_S36
IOWdfongU@QGNAF9]mGbb]3
VWZo]YNe:OVl4TI6l1dfDP3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S36.v
L0 1296
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s36
!i10b 1
!s100 58JnKcXQ8eAAa>660<3>z3
!s85 0
vX_RAMB16_S1_S4
I`hC>8:1IhDJNMBdgfDY?f1
Vj1HEd8B2DC`H:NOQ@m7QL0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S4.v
L0 925
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s4
!i10b 1
!s100 :OHWdS<VjH^VzjHK1@egO1
!s85 0
vX_RAMB16_S1_S9
IN@AUDekSXR=^VcoB4jkIM1
V9KzekLjhWZPglibILoUeI0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S1_S9.v
L0 1005
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s1_@s9
!i10b 1
!s100 7I;LPN@_Y8F864binCP:F1
!s85 0
vX_RAMB16_S2
ILf?KMn1fT^zcf>D8YWh5?0
V1i2:O;flVoQd6jCJTdZIJ2
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2.v
L0 349
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2
!i10b 1
!s100 @eick`]^zUY^jgN02K::d2
!s85 0
vX_RAMB16_S2_S18
IbMlaoSET0dVFl9_TZ?[cK0
VFUUIXcK4LdUTTzo]Y2Si?3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S18.v
L0 1109
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s18
!i10b 1
!s100 SJ>g`K`M[MefK@nM_9fDT1
!s85 0
vX_RAMB16_S2_S2
IK[oS7d?A?lnW;hN:MY4oR3
VlYVIOi8IQQK]`W4S48Z7<2
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S2.v
L0 908
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s2
!i10b 1
!s100 lOgb?AjW2b>GJ>Cn92K120
!s85 0
vX_RAMB16_S2_S36
ImB=S3F;b<DN6H?Eh^flmh0
V7=[[M3n[AzES4EWk6=CSa2
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S36.v
L0 1304
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s36
!i10b 1
!s100 gmeeJYM_HF:c[n5N3]_d13
!s85 0
vX_RAMB16_S2_S4
I3UNLo:IoTEaJoYMJ`??UK3
VW^J3RaL]9FR@aB2h3J;]m0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S4.v
L0 933
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s4
!i10b 1
!s100 FK1]7Zg_QNE@MAATAMNn^3
!s85 0
vX_RAMB16_S2_S9
Ie5EGh?7WMRH6[=dEk?jEV3
VDWjS6@e[6HHzIMMakbH=B0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S2_S9.v
L0 1013
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s2_@s9
!i10b 1
!s100 j@3COOn`m1>;dY<XdPGPO2
!s85 0
vX_RAMB16_S36
IDO[gfHjELk:0[KkIb:4jD0
VQ1@OcinfnIFZ4Q<0S3SC00
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36.v
L0 833
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s36
!i10b 1
!s100 ao@eNiIDR]NnY4Qk6S@kE2
!s85 0
vX_RAMB16_S36_S36
Izn<@gAELgcM?@fo;PfcR01
Vz>WRa6c]K4<_egSPAemnP3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S36_S36.v
L0 1727
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s36_@s36
!i10b 1
!s100 UX1Taa^52I@mTGGlZYIge0
!s85 0
vX_RAMB16_S4
IUBhFzDUJE:BfcWB]>BCGA1
V>RFQ9a@SR4?ghbU`Fe3G63
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4.v
L0 374
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4
!i10b 1
!s100 0Po81hG3lHz@h68Goac^c3
!s85 0
vX_RAMB16_S4_S18
IVMB__1Uf6>BD:GU:zZMPR0
VbGCO=?oP[3Lgkb`SzQOQc3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S18.v
L0 1128
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s18
!i10b 1
!s100 ZYKH1UTfQW[AbB:Jn94DX3
!s85 0
vX_RAMB16_S4_S36
IgQon0Uzd;9bHVT^2S@5aG3
VzGhMBFQc5e:eO>=ZnJZj71
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S36.v
L0 1323
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s36
!i10b 1
!s100 U9]PC=Bzi_OE:PKXIDH1H1
!s85 0
vX_RAMB16_S4_S4
I]<Z5N5W@<oIn44l:jomfH2
VE>2Al8?bMC6bPm^mjmoma0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S4.v
L0 946
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s4
!i10b 1
!s100 P7kjzUTF<]I9YaYkNkTZE3
!s85 0
vX_RAMB16_S4_S9
IEhe5PNJW?Jj[BB`;F_c;O1
VKYgXFE[5U1:AEk43CK31Q2
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S4_S9.v
L0 1032
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s4_@s9
!i10b 1
!s100 U_gQP6fLB6D0zECmLb7IE3
!s85 0
vX_RAMB16_S9
IW7@]bd]FaNYjZL?T>nP3h1
V3J>MzO91M]eH4JO3ML1dU3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9.v
L0 461
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9
!i10b 1
!s100 ]^N:PY2[GED21bGFPP>^B1
!s85 0
vX_RAMB16_S9_S18
IQaWX[;aBg2W^Wk3615>;`3
VQKiGgSQfBVO@j]`?O0zZV0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S18.v
L0 1253
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9_@s18
!i10b 1
!s100 4kYg@o3Bjek935T5nSCDj1
!s85 0
vX_RAMB16_S9_S36
IHW;5lYT8MVZ:jTG5nj9I72
VM<@SkWIPLGbe^02z4ha:^3
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S36.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S36.v
L0 1448
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9_@s36
!i10b 1
!s100 b]O1d[8OabFM2VNFkM16o2
!s85 0
vX_RAMB16_S9_S9
I3@@^aXzS>E4HD2`6`e02W3
V9j]n>f2OaHCVogKKA_O5R0
R1
R57
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S9.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16_S9_S9.v
L0 1145
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16_@s9_@s9
!i10b 1
!s100 VDG2Pd1M9ACQSRXzi`jgE0
!s85 0
vX_RAMB16BWE
InCRe0@XcbHg=ez204a8;Y0
V8=OW>7:KLPX<Q@3^W9`O;0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWE.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16@b@w@e
!i10b 1
!s100 SSFERTWO:3BaXi4EOBclW1
!s85 0
vX_RAMB16BWER
I8LaC>]<M1IYSn58Z;2:n<1
VG]jf9?LXR`j4OmC[lX<ff1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWER.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB16BWER.v
L0 32
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b16@b@w@e@r
!i10b 1
!s100 A1T@2ED71?;4jz[lNA>5j1
!s85 0
vX_RAMB18
I5B_=i?f^0QNLl_FiGFY=70
V@Z?lA5ZSShgMIfX9?0L5;1
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b18
!i10b 1
!s100 liQNS=8gXEJ?:imab41n^0
!s85 0
vX_RAMB18E1
Ig3@`Z7g92I<hEdGjz1@[E2
VJ_G@ZlSQ>KZ2`RjafCF_C2
R1
R2
Z58 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18E1.v
Z59 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18E1.v
L0 60
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b18@e1
!i10b 1
!s100 ?@1aL3KlfFDkZUoW3=`EF2
!s85 0
vX_RAMB18SDP
Io<A^P1nC5WQ3l0dW0RiNh0
V5mXzaRHJ576:XBF<l8JQ=0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18SDP.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB18SDP.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b18@s@d@p
!i10b 1
!s100 6^?Lcd>aIQU7>QNoIVl0P3
!s85 0
vX_RAMB36_EXP
IJPRH^if_:FdjFY01fWho?2
V6c^bCzHXhH]_FlZ31aAbS2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36_EXP.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36_EXP.v
L0 30
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b36_@e@x@p
!i10b 1
!s100 if45Zb4bBWF]X3=W6XL_21
!s85 0
vX_RAMB36E1
ICcX]6dZ_=LY[Y9C6j0I:T1
V;F02E;^;[fkJU^@7_=WO^3
R1
R2
Z60 8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36E1.v
Z61 FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36E1.v
L0 67
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b36@e1
!i10b 1
!s100 MA7SM?KeA_@9O;bB4eZLY0
!s85 0
vX_RAMB36SDP_EXP
ILF<HCeS5A8VnZnNUQPJS>0
VLO0@7`InfjRh]EPl4fS;X3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36SDP_EXP.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB36SDP_EXP.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b36@s@d@p_@e@x@p
!i10b 1
!s100 B1HOMU2j:<1R?2NJZCB1L3
!s85 0
vX_RAMB4_S1
Ig<XWk2IMjH>UaKlBeaCfM1
Vo:QY<hAUg>K;oHLFTHBCI1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1.v
L0 219
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1
!i10b 1
!s100 n5NC^MM;DMGPo;dED0C2[2
!s85 0
vX_RAMB4_S16
IY0nDVc;FAMnFQokDkHMoz3
VP]DDiH7QL2m<TDR3=R[CZ3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16.v
L0 387
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s16
!i10b 1
!s100 nF@=R2[IL=JP6K3Kb9AOz0
!s85 0
vX_RAMB4_S16_S16
IP=GIfAIAP?OSJlD6H=A?50
V@Q?jdk2QJPVkRi@SP9^9O1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16_S16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S16_S16.v
L0 895
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s16_@s16
!i10b 1
!s100 4bIN`80?7U6RI145?=bm<1
!s85 0
vX_RAMB4_S1_S1
I9UzY>Be7BQEBe?9=b_7oV1
V8hO9RKEQgikW5VgXgmh=`0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S1.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S1.v
L0 649
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s1
!i10b 1
!s100 R>OKEWDN_i?_`HOZQ_CC30
!s85 0
vX_RAMB4_S1_S16
I:Vzc@jfKSMV`OSV>f@3_S0
V1KKCZ_ChI3mo[7a7`Kgk]2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S16.v
L0 772
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s16
!i10b 1
!s100 E:i34nXc[kXT6hkCIFlTB3
!s85 0
vX_RAMB4_S1_S2
IgbeT?R2z_RN@YN?i;JfkI3
Vo:06Gl<]JgMR]I;GBj<k]0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S2.v
L0 655
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s2
!i10b 1
!s100 9bi>H[TA8dXLNzcC=k>;T3
!s85 0
vX_RAMB4_S1_S4
Il`C@VE0YDKZgzCQ25elZC1
V[L]iOn_<5;V:V4hci>[SV3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S4.v
L0 670
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s4
!i10b 1
!s100 <F;LTP2d0nE[NPSm4`DHY1
!s85 0
vX_RAMB4_S1_S8
I4hK1IKKX=2S_[RM6O[g5e1
VCNU>XYdI7GZo8ZiT4]j7i1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S1_S8.v
L0 703
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s1_@s8
!i10b 1
!s100 =kFif0;9JC1`:Z8<`SPmJ0
!s85 0
vX_RAMB4_S2
I1F[_ALH5cN@AbFbL_YUmF2
VKUQ=GgF9:BeU9_k1JUSVI3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2.v
L0 228
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2
!i10b 1
!s100 ]KEB`98b6=[:=QAG;>nc<0
!s85 0
vX_RAMB4_S2_S16
IBMLK@UDkjHQglE>Do^9@C0
VSa`=4<YDY6zE<Ujk?;;S60
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S16.v
L0 778
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s16
!i10b 1
!s100 j@ezQXcRP=nie9fD?m_Cg1
!s85 0
vX_RAMB4_S2_S2
IKUc@iE1gQg2]i[RCM:EV[3
VJnYQ8VJVZP1Q?]YO7VH4Z2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S2.v
L0 661
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s2
!i10b 1
!s100 >3:A3bm3cCQJVmDe^TGeF3
!s85 0
vX_RAMB4_S2_S4
IzQYhjeBHea>:zzM?3QYNj2
V;DRGh]6gNknGl9fd:[QCQ3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S4.v
L0 676
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s4
!i10b 1
!s100 QA^dD<flbCAXJ>1b04Yi<2
!s85 0
vX_RAMB4_S2_S8
I97V[AH[TSRFFUMEjMP[cg3
V?MKNZ3cjZ6dZ5QZ>PIGM:2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S2_S8.v
L0 709
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s2_@s8
!i10b 1
!s100 j;Z2oG^cgPO4HG<bWbd`Y3
!s85 0
vX_RAMB4_S4
I3DUR1=6X]lDPme@^0zo8Y3
VQ]f8bCn=D<OAODA^`[=Pd0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4.v
L0 249
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4
!i10b 1
!s100 2=6=M^cA6:JIo@j2Ao1n03
!s85 0
vX_RAMB4_S4_S16
IL>a0modZTVXk]8Afg8[LG2
V4ziMHHKfC00Ifk?mhiS<h3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S16.v
L0 793
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4_@s16
!i10b 1
!s100 aEHddMn:1dHaPnKJa0hZG0
!s85 0
vX_RAMB4_S4_S4
IGDZjLY?bga9D>b67bD^^e2
V83<@S4E^G@`PTSlH9gDg<0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S4.v
L0 691
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4_@s4
!i10b 1
!s100 ^l;ed=`55jic6k_dm45Tn3
!s85 0
vX_RAMB4_S4_S8
Ii5BD^SBd7]@:okE;TUc6N2
V2PSl[OK<aI5giT[1nZf:m0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S4_S8.v
L0 724
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s4_@s8
!i10b 1
!s100 C1dK=UlY^B56>=3m?PbaT3
!s85 0
vX_RAMB4_S8
I518Oc0Dn8HjUB3^:MmOzC0
V`7LlhOe;;S_LWCiK^2^B`0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8.v
L0 294
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s8
!i10b 1
!s100 SJahENoknW`0Rid>ff92<1
!s85 0
vX_RAMB4_S8_S16
IZ5X?cZEiEKzh8770m2H`Y3
Vg?BI_baPF`[5kTA`m6K@b3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S16.v
L0 826
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s8_@s16
!i10b 1
!s100 Y2z:Y^jUk0[9z<0W3=GcW1
!s85 0
vX_RAMB4_S8_S8
I`kXI`>jX>C[CURN:l_7^`1
Vf2_DRHCNYRAd>azVl8UY=0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB4_S8_S8.v
L0 757
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b4_@s8_@s8
!i10b 1
!s100 e`6cQDOLN>50h?HIcN;Rz3
!s85 0
vX_RAMB8BWER
IIV`^d>MC2LjjJX^2A[9o23
V92CJ_=Qe363CLDGN8W:3D1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB8BWER.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMB8BWER.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@b8@b@w@e@r
!i10b 1
!s100 hd?>FHdYzLDQ`fgEiVWol2
!s85 0
vX_RAMD128
I343b^fOzGf5=JXK6@5ic[1
V@8`6fgK]JWn@bhi@?BIio0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD128.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD128.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d128
!i10b 1
!s100 l=:_NPh8ei7olh7?=lm7;0
!s85 0
vX_RAMD16
I9_i[Pa35PLgIY8LGWzLT?1
V=lOH@?;[_Sb`ic_LA7naX0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD16.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d16
!i10b 1
!s100 WKf<HKK_[5idOC<6Hg>7a3
!s85 0
vX_RAMD32
I^T:c=Jh2BTBL^k50`]f9M1
VaWBeLBo_gghSOnoWl^aLF0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD32.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD32.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d32
!i10b 1
!s100 zR2nD1^bYN4j5n30AUD<Y0
!s85 0
vX_RAMD64
I;LRPk7GLfn1;1z>PMdWiT1
VO`KknN9NDJ_eK>EHQPPJm1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD64.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD64.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d64
!i10b 1
!s100 da_3HPjI=BUDnD8Z_D<Ue2
!s85 0
vX_RAMD64_ADV
IoF2PHNYO<fj[i1GAYL3Vz3
V@FDS6PBzWUTLLJY]H;in63
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD64_ADV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMD64_ADV.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@d64_@a@d@v
!i10b 1
!s100 YJoD4cN2@kNn_k4MZRZUe0
!s85 0
vX_RAMS128
IT86zaSG;?hQQLP[23Q0ko3
VPM8@dUM^nD28jJg`2MB``2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS128.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS128.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s128
!i10b 1
!s100 knCSN?HP?<XQS:XcJX1;>2
!s85 0
vX_RAMS16
I??=?jnSFZ[C75SzRWO0ag1
V?4R9`FN=gL2BcDX]0nn]i0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS16.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s16
!i10b 1
!s100 iLoRHIgF]WXA^NSa@RU1Y2
!s85 0
vX_RAMS256
IV7]mnkb;ZL8AeV?d1bJN20
V]IooIFYA=jGO=ZOoYFzz70
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS256.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS256.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s256
!i10b 1
!s100 ac>bZ?X@j5]2JX=[jnQ9D0
!s85 0
vX_RAMS32
IC9FSFXRHJ7ULL@8EBAl:j2
V7LN0JkFPM;7Yi;T3[;f5m1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS32.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS32.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s32
!i10b 1
!s100 gf4=naS_=MzZl3Bz@Ca5?1
!s85 0
vX_RAMS64
IoEk;B8h5b32`mX8GCAnHG2
V8B5dI7^<bYPBABYNg9QFF0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS64.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS64.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s64
!i10b 1
!s100 oS`zKfE[KH@eKUWac?l[X1
!s85 0
vX_RAMS64_ADV
In6fK<^aCF3K`<d9Be3`T^3
V[H>VIOB:BD]]afn?3m=2D0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS64_ADV.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_RAMS64_ADV.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@r@a@m@s64_@a@d@v
!i10b 1
!s100 bX7R4h7WZ>07VbdKR37j01
!s85 0
vX_RB18_INTERNAL_VLOG
I8]2nPGVf]FzbZ5Jlf6[Yl2
VnKXJzT@RGe^JRgB9g94703
R1
R2
R58
R59
L0 866
R5
r1
31
R6
R7
R8
R9
n@x_@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 bAHldRaFDoc01kk`>P[Ym3
!s85 0
vX_RB36_INTERNAL_VLOG
IW`beIicWTME_:A@PhWeF>1
V3f>I<ET`;FzZK:1F?N=^B0
R1
R2
R60
R61
L0 1217
R5
r1
31
R6
R7
R8
R9
n@x_@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!i10b 1
!s100 j>081KgfA@M0`1adF:2H42
!s85 0
vX_SFF
IViGeh;m<R^b0_H9mma1S<1
Vo59gO_aiLg;Zh@bO>?7:03
R1
R31
R32
R33
L0 33
R5
r1
31
R6
R7
R8
R9
n@x_@s@f@f
!i10b 1
!s100 ^JJZ3TRC_[M=a;fmROPT[0
!s85 0
vX_SIM_CONFIG_S6
IQCLPkk0@abgF4cLAg[iY_2
V;k5kekTMVjXe1T_DV5:d?1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6.v
L0 38
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@s6
!i10b 1
!s100 DV:NXc[_YGYdEJ5_CoCNZ2
!s85 0
vX_SIM_CONFIG_S6_SERIAL
IO:Vjf;_@cYnm`h@E>bd2f0
VJY:H9:B>A73Pc@OoAjNJ50
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6_SERIAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_S6_SERIAL.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!i10b 1
!s100 Mm1U7AHaYLFI=KPn5k39K3
!s85 0
vX_SIM_CONFIG_V5
Im6479@`iBMYZ^CCI=?G<70
V]1EWf^3eVi>:QNOKA0j^<3
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V5.v
L0 39
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@v5
!i10b 1
!s100 ?T4hABLfW`Ig?ULQcC^?>1
!s85 0
vX_SIM_CONFIG_V6
I9hc2MGMDgScK<k<cC[HR90
VEEof<HWS>I:ULXaeBK[6h1
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6.v
L0 41
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@v6
!i10b 1
!s100 XD>[zJdkGOG05LCmXimkJ2
!s85 0
vX_SIM_CONFIG_V6_SERIAL
II=:8GEbd2QV0Alb3OSdei1
V95lbJQ3l46IZ2RRVfTHCn2
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6_SERIAL.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIG_V6_SERIAL.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!i10b 1
!s100 JGhhT:J:CGZz2A?n2n7KH3
!s85 0
vX_SIM_CONFIGE2
I=mKNMiUn[]VblF64kejMd0
VROcK[OIb`Q1cF8EeRkn:22
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIGE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SIM_CONFIGE2.v
L0 28
R5
r1
31
R6
R7
R8
R9
n@x_@s@i@m_@c@o@n@f@i@g@e2
!i10b 1
!s100 <Qe2Io8VFKM[M0JDYmX[82
!s85 0
vX_SPI_ACCESS
IbJkn1^kzcO52eE9AcP0Kb1
Vm2z5QK^PQIf27[8QF5HVH2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SPI_ACCESS.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SPI_ACCESS.v
L0 29
R5
r1
31
R6
R7
R8
R9
n@x_@s@p@i_@a@c@c@e@s@s
!i10b 1
!s100 JO_2O[5ikl8X=okW7VG>m3
!s85 0
vX_SRL16E
IZMNWT1j:zeZSBY?mS:N730
V5NM_^mz:Snb1FVWhgF20e0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRL16E.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRL16E.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@r@l16@e
!i10b 1
!s100 AGO:;N^Fc7ZbBQ1Z]@XTK3
!s85 0
vX_SRLC16E
I`E[Yg75Mo_AoBkh28_k[R2
V2I]?60Wn1lXmYWiPhUVAe0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRLC16E.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRLC16E.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@r@l@c16@e
!i10b 1
!s100 jGnXeUkI^on>Jznja18123
!s85 0
vX_SRLC32E
I5Tfh@HDokCcBhTV0c[P_E3
VLJYCRYO[RYg:9CgK;]1@73
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRLC32E.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SRLC32E.v
L0 26
R5
r1
31
R6
R7
R8
R9
n@x_@s@r@l@c32@e
!i10b 1
!s100 ;IOLFO50M?YUf4kd@HDl;0
!s85 0
vX_STARTUP_FPGACORE
ILK0SYFV^VLSPoGnRbANCh3
VBZ;L5f9a8cW?EDJzhRHnG1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_FPGACORE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_FPGACORE.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!i10b 1
!s100 3=HOC2GZmo8g79dDH]7GL1
!s85 0
vX_STARTUP_SPARTAN3
IDOU5XMn1d1;aQWS=EBWRV1
VPg;eK`G2a8Y0bn^g5Y_9e2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!i10b 1
!s100 k8zA9YWzcL3aeSj7cfDWl3
!s85 0
vX_STARTUP_SPARTAN3A
I3O5J14OnYRRO<5o=]mWRh0
VH4dLT?@nSS27DYcHkgzZ_0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3A.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3A.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!i10b 1
!s100 m=VT8:]WD^<cN;fW4_83]3
!s85 0
vX_STARTUP_SPARTAN3E
IMkgkYImQdSj;@AmkF?>A43
Vac6VnQabTiKj@odJV6:;]0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3E.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN3E.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!i10b 1
!s100 WG333fBEUn6?BzGi5d0S;2
!s85 0
vX_STARTUP_SPARTAN6
IRXCkml?U88NS^2]@Mme6d3
VmHk<bBj19OMN]PgJjS4XT3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_SPARTAN6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!i10b 1
!s100 j4nhnMQQ=0Ng?TzXfAbd43
!s85 0
vX_STARTUP_VIRTEX4
If@0KRM=R5[j>AOHZRE^F^2
VH1;XMjg:b80`=4a9B4>cF0
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX4.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!i10b 1
!s100 :`Z]V`fKS^0`?ZJY[1geY2
!s85 0
vX_STARTUP_VIRTEX5
Izi2zSVm9=2bG:O^cEHU3b1
VW3mN3PMoj_aBhn93<7TCB2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX5.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!i10b 1
!s100 S_>2Wf8zWBo7kc:JC;cmU0
!s85 0
vX_STARTUP_VIRTEX6
I>Z>UeHcH3Al?b=L4YeC`U0
V2;SH7[bH^]Va19Ri@LDJc0
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!i10b 1
!s100 RU>=kj`_akWIHI6OI=bff0
!s85 0
vX_STARTUP_VIRTEX6_SELF_TIMING
IA_OYjnAO^SXL^Sa5b_4EU1
Ve<MmZJ=RhUBjjYYD`ekgD3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6_SELF_TIMING.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUP_VIRTEX6_SELF_TIMING.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p_@v@i@r@t@e@x6_@s@e@l@f_@t@i@m@i@n@g
!i10b 1
!s100 6hL5jYo>FRKe[F8g8U3Pd1
!s85 0
vX_STARTUPE2
I@>IKSoUM`f66`[gidUKfl0
VYC@l0=F:_k1WI1YUg9R]?2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUPE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_STARTUPE2.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@s@t@a@r@t@u@p@e2
!i10b 1
!s100 g17Qm@M]UgmiRUgUo4;Am1
!s85 0
vX_SUH
IaCWc7_e@=nQmQbPZ[0>cG2
VGP;LX99XUOM9;96z`Db@?0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SUH.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SUH.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@s@u@h
!i10b 1
!s100 2Uh@4onig7BZKGFf^dK383
!s85 0
vX_SUSPEND_SYNC
I]1JWM71Co4GJJ]I8256141
VN`zglJa]VMHa>H]2>WQeA3
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SUSPEND_SYNC.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SUSPEND_SYNC.v
L0 25
R5
r1
31
R6
R7
R8
R9
n@x_@s@u@s@p@e@n@d_@s@y@n@c
!i10b 1
!s100 jQWT6E^oKB?6<Ild]KE[G0
!s85 0
vX_SYSMON
I3bi5HJU?zgGob>fZ__TjL0
VKfFz<<3_`5Yl]Fhaj2QgN2
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SYSMON.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_SYSMON.v
L0 46
R5
r1
31
R6
R7
R8
R9
n@x_@s@y@s@m@o@n
!i10b 1
!s100 C`6fkRB>DC9mAIL9TF17S0
!s85 0
vX_TEMAC
I9T2P:5H42SPYciTz^2X^F2
VVC:[ZPzHUTfVhB1R4ZzQ71
R1
R19
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TEMAC.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TEMAC.v
L0 45
R5
r1
31
R6
R7
R8
R9
n@x_@t@e@m@a@c
!i10b 1
!s100 2h?DdHV;nO1I2M]EP4]z43
!s85 0
vX_TEMAC_SINGLE
IFGPe99aPKE2IV@92i;mj;0
VkKkZ_Zi`T`7Zd9b7bQJH=3
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TEMAC_SINGLE.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TEMAC_SINGLE.v
L0 34
R5
r1
31
R6
R7
R8
R9
n@x_@t@e@m@a@c_@s@i@n@g@l@e
!i10b 1
!s100 I@=PAg4HFb^`EnJiP;?fE0
!s85 0
vX_TRI
In5E<Q5:L3JBB@QJ>XnbIF3
VGE;3P:M06T;4PBRHb6a4X2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TRI.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_TRI.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@t@r@i
!i10b 1
!s100 Gn;i35]jchjk5:9XT3nY91
!s85 0
vX_UPAD
IW0k13?O;1MSg=R:oTSKh[0
VG;ZNE_MYM5;ak2;9WzW::1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_UPAD.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_UPAD.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@u@p@a@d
!i10b 1
!s100 O`g6e]HlhQYa5zgMooL@j1
!s85 0
vX_USR_ACCESS_VIRTEX6
I?fhQaeeOAh?k6MjaDKhiB1
VkZZFQgNan<JD<JH;b0fT^0
R1
R2
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESS_VIRTEX6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESS_VIRTEX6.v
L0 22
R5
r1
31
R6
R7
R8
R9
n@x_@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!i10b 1
!s100 [Z9HVU0oR3hm5MfU[WDC00
!s85 0
vX_USR_ACCESSE2
If<[FJABU^9^okTAkYP36z1
VWj72S@Y:`Fd7Yifo4Y@co0
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESSE2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_USR_ACCESSE2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@u@s@r_@a@c@c@e@s@s@e2
!i10b 1
!s100 <hlaBzgE1BmdSiL^oUSbZ2
!s85 0
vX_XADC
ILF^[LmcS6n^]D?`lC7T<A2
V57gJin]Z@bWan]MnXE9nF1
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XADC.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XADC.v
L0 46
R5
r1
31
R6
R7
R8
R9
n@x_@x@a@d@c
!i10b 1
!s100 `BJn1<nJb3;bVf:VLc[TT3
!s85 0
vX_XOR16
I6zK`?nPJnP4kEXI]J3MgY1
VfYli_>6gHQ7jC^0Yn=l]n1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR16.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR16.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r16
!i10b 1
!s100 J_i3;3We37^UhR2@i^jb62
!s85 0
vX_XOR2
Icc7@X<beQk48g3g_C[f2n1
VX8OQ@m6d:^a]gl2lXnOl=2
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR2.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR2.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r2
!i10b 1
!s100 @MTajQKBk4]0TjP0>7K=D0
!s85 0
vX_XOR3
IfoYc6oBB?KF=Y8kdD@F6b3
VQEX<n9:ffj]ISU1Ig4jeU3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR3.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR3.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r3
!i10b 1
!s100 eE@PVfbdgznNa^DRMVz[30
!s85 0
vX_XOR32
IgFB:348j83LoA2e5mNNho2
VMJDfVB@]@;NdBn]0TdT1d0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR32.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR32.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r32
!i10b 1
!s100 Y8mlFTInE8YS]Bmg[UM`Z3
!s85 0
vX_XOR4
INEJa^2i0m16H]6G]6CihV0
V@]Xc;:n6a`Q9AcRWlKcN^0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR4.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR4.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r4
!i10b 1
!s100 4f2W0<lXYz`Mk:[1n;9=C3
!s85 0
vX_XOR5
I8e4SZQH_K6ga=^8_jb6_Y1
VU:ch^2WI1`@D@=c=`iI3K1
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR5.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR5.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r5
!i10b 1
!s100 bz2^K0nWJUek4=Y]zCi[91
!s85 0
vX_XOR6
I_Md0DQW;]=k1Bj7jTo48m3
VXQono=2We8B:oDj?HInG@3
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR6.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR6.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r6
!i10b 1
!s100 ;Ti`eaz?[Ve^gP^YU;z>X2
!s85 0
vX_XOR7
IDzieNU9H?YIb^Y?;7XSnc1
VejcNe6a5VlNHoo;Pm^WkF0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR7.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR7.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r7
!i10b 1
!s100 8fZ?P1[[f;c4AI3W=S0H83
!s85 0
vX_XOR8
I;m;_g9`0K1>mcfZ5OVBSh3
VjJoTPcZ^0YO1?P[l8g<Z41
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR8.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_XOR8.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@x@o@r8
!i10b 1
!s100 E<eE^N:9On@AZZ`;@GfNo2
!s85 0
vX_ZERO
I9E=iDiXDc5m4WV2hkT0U81
VLEH9;5A=8Pn1i5IainYBk0
R1
R31
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ZERO.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ZERO.v
L0 23
R5
r1
31
R6
R7
R8
R9
n@x_@z@e@r@o
!i10b 1
!s100 W<e<Z[b]6S@XIoO2_M3Bf2
!s85 0
vX_ZHOLD_DELAY
IPDz8^hCS__C5EJPI08XC^0
VGd_]<m84N=_2`k1`9QQSW2
R1
R34
8D:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ZHOLD_DELAY.v
FD:\Xilinx\14.2\ISE_DS\ISE\verilog\src\simprims\X_ZHOLD_DELAY.v
L0 24
R5
r1
31
R6
R7
R8
R9
n@x_@z@h@o@l@d_@d@e@l@a@y
!i10b 1
!s100 Cb^UA31[e]DnlI6>5U2`G3
!s85 0
