INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/number_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module number_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/reg_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/reg_pos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_pos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/seven_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/new/clkcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.srcs/sources_1/imports/ubuntu(1.1display)/pipeline_mips_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_mips_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hnhuc/Desktop/zdz/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
