# do CPU_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying /home/pedro/altera/13.0sp1/modelsim_ase/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {CPU.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg32bits
# 
# Top level modules:
# 	reg32bits
# 
# vlog -vlog01compat -work work +incdir+/home/pedro/odilon/mips/32bitsRegister {/home/pedro/odilon/mips/32bitsRegister/reg32bits_TB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg32bits_TB
# 
# Top level modules:
# 	reg32bits_TB
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  reg32bits_TB
# vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps reg32bits_TB 
# Loading work.reg32bits_TB
# Loading work.reg32bits
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading instances from CPU_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from CPU_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /reg32bits_TB File: /home/pedro/odilon/mips/32bitsRegister/reg32bits_TB.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# DataIn 	DataOut
#          0 	         0
#          0 	         0
#          0 	         0
#          0 	         0
#          0 	         0
#          0 	         0
#          0 	         0
#          0 	         0
#       1000 	         0
#       2000 	      1000
#       3000 	      2000
#       4000 	      3000
#       5000 	      4000
#       6000 	      5000
#       7000 	      6000
#       8000 	      7000
#       9000 	      8000
#      10000 	      9000
#      11000 	     10000
#      12000 	     11000
#      13000 	     12000
#      14000 	     13000
#      15000 	     14000
#      16000 	     15000
#      17000 	     16000
#      18000 	     17000
#      19000 	     18000
#      20000 	     19000
#      21000 	     20000
#      22000 	     21000
#      23000 	     22000
#      24000 	     23000
#      25000 	     24000
#      26000 	     25000
#      27000 	     26000
#      28000 	     27000
#      29000 	     28000
#      30000 	     29000
#      31000 	     30000
#      32000 	     31000
#      33000 	     32000
#      34000 	     33000
#      35000 	     34000
#      36000 	     35000
#      37000 	     36000
#      38000 	     37000
#      39000 	     38000
#      40000 	     39000
#      41000 	     40000
#      42000 	     41000
#      43000 	     42000
#      44000 	     43000
#      45000 	     44000
#      46000 	     45000
#      47000 	     46000
#      48000 	     47000
#      49000 	     48000
#      50000 	     49000
#      51000 	     50000
#      52000 	     51000
#      53000 	     52000
#      54000 	     53000
#      55000 	     54000
#      56000 	     55000
#      57000 	     56000
#      58000 	     57000
#      59000 	     58000
#      60000 	     59000
#      61000 	     60000
#      62000 	     61000
#      63000 	     62000
#      64000 	     63000
#      65000 	     64000
#      66000 	     65000
#      67000 	     66000
#      68000 	     67000
#      69000 	     68000
#      70000 	     69000
#      71000 	     70000
#      72000 	     71000
#      73000 	     72000
#      74000 	     73000
#      75000 	     74000
#      76000 	     75000
#      77000 	     76000
#      78000 	     77000
#      79000 	     78000
#      80000 	     79000
#      81000 	     80000
#      82000 	     81000
#      83000 	     82000
#      84000 	     83000
#      85000 	     84000
#      86000 	     85000
#      87000 	     86000
#      88000 	     87000
#      89000 	     88000
#      90000 	     89000
#      91000 	     90000
#      92000 	     91000
#      93000 	     92000
#      94000 	     93000
#      95000 	     94000
#      96000 	     95000
#      97000 	     96000
#      98000 	     97000
#      99000 	     98000
#      99000 	     99000
# Break in Module reg32bits_TB at /home/pedro/odilon/mips/32bitsRegister/reg32bits_TB.v line 30
# Simulation Breakpoint: Break in Module reg32bits_TB at /home/pedro/odilon/mips/32bitsRegister/reg32bits_TB.v line 30
# MACRO ./CPU_run_msim_gate_verilog.do PAUSED at line 17
