
3. Accelerating binarized convolutional neural networks with software-programmable fpgas
Citations:139
Authors: R Zhao, W Song, W Zhang, T Xing, JH Lin, M Srivastava, R Gupta, ...
Publication: Proceedings of the 2017 ACM/SIGDA International Symposium on Field …

31. The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips
Citations:14
Authors: S Davidson, S Xie, C Torng, K Al-Hawai, A Rovinski, T Ajayi, L Vega, ...
Publication: IEEE Micro 38 (2), 30-41

32. Celerity: An Open Source RISC-V Tiered Accelerator Fabric
Citations:14
Authors: T Ajayi, K Al-Hawaj, A Amarnath, S Dai, S Davidson, P Gao, G Liu, A Lotfi, ...
Publication: Symp. on High Performance Chips (Hot Chips)

37. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software Programmable FPGAs
Citations:13
Authors: Y Zhou, U Gupta, S Dai, R Zhao, N Srivastava, H Jin, J Featherston, ...
Publication: Proceedings of the 2018 ACM/SIGDA International Symposium on Field …

64. FPGA-based Real-time Charged Particle Trajectory Reconstruction at the Large Hadron Collider
Citations:2
Authors: E Bartz, J Chaves, Y Gershtein, E Halkiadakis, M Hildreth, S Kyriacou, ...
Publication: 

71. A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS
Citations:
Authors: A Rovinski, C Zhao, K Al-Hawaj, P Gao, S Xie, C Torng, S Davidson, ...
Publication: 2019 Symposium on VLSI Circuits, C30-C31
