{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1403009387728 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pexaria 5AGXMA3D4F27C5 " "Selected device 5AGXMA3D4F27C5 for design \"pexaria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1403009387768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403009387829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1403009387829 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a0 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a8 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a16 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a24 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a1 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a9 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a17 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a25 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a2 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a10 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a18 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a26 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a3 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a11 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a19 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a27 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a4 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a12 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a20 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a28 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a5 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a13 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a21 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a29 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a6 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a14 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a22 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a30 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a7 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a15 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a23 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a31 " "Atom \"build_id:id\|generic_simple_dpram:rom\|altsyncram:\\case_nobe_single:memory\|altsyncram_fs04:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1403009388110 "|pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ram_block1a31"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1403009388110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1403009388225 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1403009389181 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1403009389279 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "5 " "5 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "io1 io1(n) " "differential I/O pin \"io1\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"io1(n)\"." {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { io1 } } } { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io1" } { 0 "io1(n)" } } } } { "../../../top/gsi_pexarria5/butis_converter/pexaria.vhd" "" { Text "/home/jbai/project/bel_project/top/gsi_pexarria5/butis_converter/pexaria.vhd" 18 0 0 } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 0 { 0 ""} 0 82 9662 10382 0} { 0 { 0 ""} 0 150 9662 10382 0}  }  } } { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { io1(n) } } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io1(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1403009402877 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "io3 io3(n) " "differential I/O pin \"io3\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"io3(n)\"." {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { io3 } } } { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io3" } { 0 "io3(n)" } } } } { "../../../top/gsi_pexarria5/butis_converter/pexaria.vhd" "" { Text "/home/jbai/project/bel_project/top/gsi_pexarria5/butis_converter/pexaria.vhd" 20 0 0 } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 0 { 0 ""} 0 84 9662 10382 0} { 0 { 0 ""} 0 152 9662 10382 0}  }  } } { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { io3(n) } } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io3(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1403009402877 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk clk(n) " "differential I/O pin \"clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk(n)\"." {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk(n)" } } } } { "../../../top/gsi_pexarria5/butis_converter/pexaria.vhd" "" { Text "/home/jbai/project/bel_project/top/gsi_pexarria5/butis_converter/pexaria.vhd" 16 0 0 } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 0 { 0 ""} 0 81 9662 10382 0} { 0 { 0 ""} 0 149 9662 10382 0}  }  } } { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { clk(n) } } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1403009402877 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "io2 io2(n) " "differential I/O pin \"io2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"io2(n)\"." {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { io2 } } } { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "io2" } { 0 "io2(n)" } } } } { "../../../top/gsi_pexarria5/butis_converter/pexaria.vhd" "" { Text "/home/jbai/project/bel_project/top/gsi_pexarria5/butis_converter/pexaria.vhd" 19 0 0 } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 0 { 0 ""} 0 83 9662 10382 0} { 0 { 0 ""} 0 151 9662 10382 0}  }  } } { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { io2(n) } } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { io2(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1403009402877 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "core_clk_125m_local_i core_clk_125m_local_i(n) " "differential I/O pin \"core_clk_125m_local_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"core_clk_125m_local_i(n)\"." {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { core_clk_125m_local_i } } } { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "core_clk_125m_local_i" } } } } { "../../../top/gsi_pexarria5/butis_converter/pexaria.vhd" "" { Text "/home/jbai/project/bel_project/top/gsi_pexarria5/butis_converter/pexaria.vhd" 57 0 0 } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { core_clk_125m_local_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 0 { 0 ""} 0 104 9662 10382 0} { 0 { 0 ""} 0 7349 9662 10382 0}  }  } } { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { core_clk_125m_local_i(n) } } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { core_clk_125m_local_i(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1403009402877 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1403009402877 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1403009404180 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "5 s (5 global) " "Automatically promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_pll5:sys_inst\|sys_pll5_0002:sys_pll5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1010 global CLKCTRL_G15 " "sys_pll5:sys_inst\|sys_pll5_0002:sys_pll5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1010 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1403009405264 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 262 global CLKCTRL_G4 " "altera_internal_jtag~TCKUTAPCLKENA0 with 262 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1403009405264 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1403009405264 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 156 global CLKCTRL_G3 " "clk~inputCLKENA0 with 156 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1403009405264 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ez_usb:usb\|nreset~CLKENA0 486 global CLKCTRL_G6 " "ez_usb:usb\|nreset~CLKENA0 with 486 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1403009405264 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1403009405264 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "core_clk_125m_local_i~inputCLKENA0 16 global CLKCTRL_G2 " "core_clk_125m_local_i~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1403009405264 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1403009405264 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403009405694 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_reset " "Entity altera_reset" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path                                  -to \{*\|altera_reset:*\|locked\[2\]\} " "set_false_path                                  -to \{*\|altera_reset:*\|locked\[2\]\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \{*\|altera_reset:*\|waiting\} -to \{*\|altera_reset:*\|nresets*\} " "set_false_path -from \{*\|altera_reset:*\|waiting\} -to \{*\|altera_reset:*\|nresets*\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1403009407516 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1403009407516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|altera_reset:*\|locked\[2\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|altera_reset:*\|locked\[2\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1403009407534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407536 ""}  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1403009407536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|altera_reset:*\|waiting clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|altera_reset:*\|waiting could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1403009407538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|altera_reset:*\|nresets* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|altera_reset:*\|nresets* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1403009407539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407540 ""}  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1403009407540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" {  } { { "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/home/jbai/project/altera/13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1403009407540 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig.sdc " "Reading SDC File: '../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1403009407541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "av_xcvr_reconfig.sdc 42 *\|basic\|a5\|reg_init\[0\]\|clk pin " "Ignored filter at av_xcvr_reconfig.sdc(42): *\|basic\|a5\|reg_init\[0\]\|clk could not be matched with a pin" {  } { { "/home/jbai/project/bel_project/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig.sdc" "" { Text "/home/jbai/project/bel_project/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1403009407544 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_reset_controller.sdc " "Reading SDC File: '../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1403009407544 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig.sdc " "Reading SDC File: '../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1403009407551 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_reset_controller.sdc " "Reading SDC File: '../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1403009407551 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../top/gsi_pexarria5/butis_converter/pexaria.sdc " "Reading SDC File: '../../../top/gsi_pexarria5/butis_converter/pexaria.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1403009407552 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -waveform \{0.000 4.000\} -name core_clk_125m_local_i core_clk_125m_local_i " "create_clock -period 8.000 -waveform \{0.000 4.000\} -name core_clk_125m_local_i core_clk_125m_local_i" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407554 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407554 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1403009407554 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1403009407554 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: sys_pll5:sys_inst\|sys_pll5_0002:sys_pll5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: sys_pll5:sys_inst\|sys_pll5_0002:sys_pll5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407568 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1403009407568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1403009407582 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1403009407584 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000          clk " "   5.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 core_clk_125m_local_i " "   8.000 core_clk_125m_local_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.200 sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.200 sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  16.000 sys_inst\|sys_pll5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1403009407584 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1403009407584 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1403009407655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1403009407663 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1403009407703 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1403009407703 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1403009407712 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1403009407713 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1403009407720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1403009408103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 EC " "Packed 7 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1403009408113 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O input buffer " "Packed 14 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1403009408113 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "22 I/O output buffer " "Packed 22 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1403009408113 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1403009408113 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1403009408113 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "osc(n) " "Node \"osc(n)\" is assigned to location or region, but does not exist in design" {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "osc(n)" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403009408717 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uclk " "Node \"uclk\" is assigned to location or region, but does not exist in design" {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1403009408717 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1403009408717 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403009408718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1403009416866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403009418768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1403009418792 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1403009424794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403009424794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1403009430551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X49_Y34 X60_Y44 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X49_Y34 to location X60_Y44" {  } { { "loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X49_Y34 to location X60_Y44"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X49_Y34 to location X60_Y44"} 49 34 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1403009447562 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1403009447562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403009451588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1403009451591 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1403009451591 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.80 " "Total time spent on timing analysis during the Fitter is 4.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1403009455518 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1403009455703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1403009457755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1403009457854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1403009461414 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1403009471848 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1403009472583 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "usb_readyn_io a permanently disabled " "Pin usb_readyn_io has a permanently disabled output enable" {  } { { "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/project/altera/13.1/quartus/linux64/pin_planner.ppl" { usb_readyn_io } } } { "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/project/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "usb_readyn_io" } } } } { "../../../top/gsi_pexarria5/butis_converter/pexaria.vhd" "" { Text "/home/jbai/project/bel_project/top/gsi_pexarria5/butis_converter/pexaria.vhd" 44 0 0 } } { "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/project/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { usb_readyn_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1403009472617 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1403009472617 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/output_files/pexaria.fit.smsg " "Generated suppressed messages file /home/jbai/project/bel_project/syn/gsi_pexarria5/butis_converter/output_files/pexaria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1403009472902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2302 " "Peak virtual memory: 2302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403009474944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 14:51:14 2014 " "Processing ended: Tue Jun 17 14:51:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403009474944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403009474944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403009474944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1403009474944 ""}
