{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542098665724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542098665732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 09:44:25 2018 " "Processing started: Tue Nov 13 09:44:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542098665732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098665732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebaI2C -c pruebaI2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaI2C -c pruebaI2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098665732 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1542098666546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebai2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pruebai2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pruebaI2C-a " "Found design unit 1: pruebaI2C-a" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542098676279 ""} { "Info" "ISGN_ENTITY_NAME" "1 pruebaI2C " "Found entity 1: pruebaI2C" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542098676279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masteri2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file masteri2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterI2C-a " "Found design unit 1: masterI2C-a" {  } { { "masterI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/masterI2C.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542098676284 ""} { "Info" "ISGN_ENTITY_NAME" "1 masterI2C " "Found entity 1: masterI2C" {  } { { "masterI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/masterI2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542098676284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pruebaI2C " "Elaborating entity \"pruebaI2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542098676320 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[0\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[1\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[2\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[3\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[4\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[5\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[6\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] pruebaI2C.vhd(84) " "Inferred latch for \"data\[7\]\" at pruebaI2C.vhd(84)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[0\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[0\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[1\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[1\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[2\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[2\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[3\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[3\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[4\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[4\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[5\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[5\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[6\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[6\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "command\[7\] pruebaI2C.vhd(83) " "Inferred latch for \"command\[7\]\" at pruebaI2C.vhd(83)" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098676322 "|pruebaI2C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterI2C masterI2C:inst1 " "Elaborating entity \"masterI2C\" for hierarchy \"masterI2C:inst1\"" {  } { { "pruebaI2C.vhd" "inst1" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542098676324 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ack masterI2C.vhd(34) " "VHDL Signal Declaration warning at masterI2C.vhd(34): used explicit default value for signal \"ack\" because signal was never assigned a value" {  } { { "masterI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/masterI2C.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542098676325 "|pruebaI2C|masterI2C:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542098676965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542098677289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542098677289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pruebaI2C.vhd" "" { Text "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/pruebaI2C.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542098677357 "|pruebaI2C|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542098677357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542098677358 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542098677358 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542098677358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542098677358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542098677358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542098677399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 09:44:37 2018 " "Processing ended: Tue Nov 13 09:44:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542098677399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542098677399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542098677399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542098677399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542098678971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542098678980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 09:44:38 2018 " "Processing started: Tue Nov 13 09:44:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542098678980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542098678980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pruebaI2C -c pruebaI2C " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pruebaI2C -c pruebaI2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542098678980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542098679355 ""}
{ "Info" "0" "" "Project  = pruebaI2C" {  } {  } 0 0 "Project  = pruebaI2C" 0 0 "Fitter" 0 0 1542098679355 ""}
{ "Info" "0" "" "Revision = pruebaI2C" {  } {  } 0 0 "Revision = pruebaI2C" 0 0 "Fitter" 0 0 1542098679355 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1542098679490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pruebaI2C 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"pruebaI2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542098679501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542098679557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542098679557 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542098680004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542098680034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542098680336 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542098690795 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 32 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1542098690836 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542098690836 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542098690837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542098690839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542098690839 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542098690840 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542098690840 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542098690840 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542098690840 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542098691499 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaI2C.sdc " "Synopsys Design Constraints File file not found: 'pruebaI2C.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542098691499 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542098691500 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542098691501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542098691502 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542098691502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542098691511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542098691511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542098691511 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542098691537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542098696434 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542098696542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542098697517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542098698289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542098699243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542098699243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542098700358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542098704644 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542098704644 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542098707672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542098709473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542098709473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542098709478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542098710694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542098710733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542098711050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542098711050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542098712279 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542098715142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/output_files/pruebaI2C.fit.smsg " "Generated suppressed messages file D:/Users/jagumiel/Desktop/DE1-Nano/misPruebas/pruebaI2C/output_files/pruebaI2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542098715420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2501 " "Peak virtual memory: 2501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542098716090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 09:45:16 2018 " "Processing ended: Tue Nov 13 09:45:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542098716090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542098716090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542098716090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542098716090 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542098717453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542098717464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 09:45:17 2018 " "Processing started: Tue Nov 13 09:45:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542098717464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542098717464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pruebaI2C -c pruebaI2C " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pruebaI2C -c pruebaI2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542098717464 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542098724047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542098724422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 09:45:24 2018 " "Processing ended: Tue Nov 13 09:45:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542098724422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542098724422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542098724422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542098724422 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542098725069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542098725966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542098725975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 09:45:25 2018 " "Processing started: Tue Nov 13 09:45:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542098725975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542098725975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pruebaI2C -c pruebaI2C " "Command: quartus_sta pruebaI2C -c pruebaI2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542098725975 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542098726321 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1542098727335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098727381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098727381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542098727903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaI2C.sdc " "Synopsys Design Constraints File file not found: 'pruebaI2C.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542098727938 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098727938 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542098727939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C:inst1\|clk100k masterI2C:inst1\|clk100k " "create_clock -period 1.000 -name masterI2C:inst1\|clk100k masterI2C:inst1\|clk100k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542098727939 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C:inst1\|clk200k masterI2C:inst1\|clk200k " "create_clock -period 1.000 -name masterI2C:inst1\|clk200k masterI2C:inst1\|clk200k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542098727939 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098727939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542098727940 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098727941 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542098727941 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1542098727957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542098727981 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542098727981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.343 " "Worst-case setup slack is -4.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.343             -29.097 masterI2C:inst1\|clk200k  " "   -4.343             -29.097 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.923             -13.127 masterI2C:inst1\|clk100k  " "   -3.923             -13.127 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.750            -104.921 FPGA_CLK1_50  " "   -3.750            -104.921 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098727986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.276 " "Worst-case hold slack is -1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276              -4.240 FPGA_CLK1_50  " "   -1.276              -4.240 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 masterI2C:inst1\|clk200k  " "    0.536               0.000 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 masterI2C:inst1\|clk100k  " "    1.338               0.000 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098727991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098727991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098727996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098728001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098728005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098728005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.834 FPGA_CLK1_50  " "   -0.538             -27.834 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098728005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.977 masterI2C:inst1\|clk200k  " "   -0.538              -7.977 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098728005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.667 masterI2C:inst1\|clk100k  " "   -0.538              -4.667 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098728005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098728005 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542098728011 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098728011 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1542098728019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542098728051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542098729629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098729734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542098729741 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542098729741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.547 " "Worst-case setup slack is -4.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.547             -30.449 masterI2C:inst1\|clk200k  " "   -4.547             -30.449 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.176             -13.527 masterI2C:inst1\|clk100k  " "   -4.176             -13.527 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477             -91.484 FPGA_CLK1_50  " "   -3.477             -91.484 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098729745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.634 " "Worst-case hold slack is -1.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.634              -5.781 FPGA_CLK1_50  " "   -1.634              -5.781 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 masterI2C:inst1\|clk200k  " "    0.554               0.000 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 masterI2C:inst1\|clk100k  " "    1.338               0.000 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098729750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098729754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098729758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -29.431 FPGA_CLK1_50  " "   -0.538             -29.431 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.828 masterI2C:inst1\|clk200k  " "   -0.538              -7.828 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.649 masterI2C:inst1\|clk100k  " "   -0.538              -4.649 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098729764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098729764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542098729771 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098729771 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1542098729777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542098730010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542098730764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098730824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542098730826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542098730826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.594 " "Worst-case setup slack is -2.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.594             -61.914 FPGA_CLK1_50  " "   -2.594             -61.914 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885             -12.412 masterI2C:inst1\|clk200k  " "   -1.885             -12.412 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645              -5.531 masterI2C:inst1\|clk100k  " "   -1.645              -5.531 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098730833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.824 " "Worst-case hold slack is -0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -3.021 FPGA_CLK1_50  " "   -0.824              -3.021 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 masterI2C:inst1\|clk200k  " "    0.296               0.000 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 masterI2C:inst1\|clk100k  " "    0.595               0.000 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098730839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098730844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098730850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.470 " "Worst-case minimum pulse width slack is -0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -3.562 FPGA_CLK1_50  " "   -0.470              -3.562 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 masterI2C:inst1\|clk200k  " "    0.132               0.000 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 masterI2C:inst1\|clk100k  " "    0.148               0.000 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098730854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098730854 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542098730860 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098730860 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1542098730866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098731014 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542098731016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542098731016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.849 " "Worst-case setup slack is -1.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849             -40.726 FPGA_CLK1_50  " "   -1.849             -40.726 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779             -11.362 masterI2C:inst1\|clk200k  " "   -1.779             -11.362 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.572              -4.818 masterI2C:inst1\|clk100k  " "   -1.572              -4.818 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098731022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.002 " "Worst-case hold slack is -1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -4.087 FPGA_CLK1_50  " "   -1.002              -4.087 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 masterI2C:inst1\|clk200k  " "    0.198               0.000 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 masterI2C:inst1\|clk100k  " "    0.500               0.000 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098731029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098731037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542098731043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.438 " "Worst-case minimum pulse width slack is -0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -3.482 FPGA_CLK1_50  " "   -0.438              -3.482 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 masterI2C:inst1\|clk100k  " "    0.146               0.000 masterI2C:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 masterI2C:inst1\|clk200k  " "    0.149               0.000 masterI2C:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542098731047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542098731047 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542098731054 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542098731054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542098732182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542098732182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1052 " "Peak virtual memory: 1052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542098732260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 09:45:32 2018 " "Processing ended: Tue Nov 13 09:45:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542098732260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542098732260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542098732260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542098732260 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542098732996 ""}
