; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+v,+m,+zfh,+zvfh -target-abi=ilp32d \
; RUN:   -verify-machineinstrs < %s | FileCheck %s \
; RUN:   --check-prefixes=CHECK,ZVFH,ZVFH32
; RUN: llc -mtriple=riscv64 -mattr=+v,+m,+zfh,+zvfh -target-abi=lp64d \
; RUN:   -verify-machineinstrs < %s | FileCheck %s \
; RUN:   --check-prefixes=CHECK,ZVFH,ZVFH64
; RUN: llc -mtriple=riscv32 -mattr=+v,+m,+zfh,+zvfhmin -target-abi=ilp32d \
; RUN:   -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,ZVFHMIN,ZVFHMIN32
; RUN: llc -mtriple=riscv64 -mattr=+v,+m,+zfh,+zvfhmin -target-abi=lp64d \
; RUN:   -verify-machineinstrs < %s | FileCheck %s \
; RUN:   --check-prefixes=CHECK,ZVFHMIN,ZVFHMIN64

declare <7 x i1> @llvm.vp.fcmp.v7f16(<7 x half>, <7 x half>, metadata, <7 x i1>, i32)

define <7 x i1> @fcmp_oeq_vv_v7f16(<7 x half> %va, <7 x half> %vb, <7 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oeq_vv_v7f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vv v0, v8, v9, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oeq_vv_v7f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <7 x i1> @llvm.vp.fcmp.v7f16(<7 x half> %va, <7 x half> %vb, metadata !"oeq", <7 x i1> %m, i32 %evl)
  ret <7 x i1> %v
}

declare <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half>, <8 x half>, metadata, <8 x i1>, i32)

define <8 x i1> @fcmp_oeq_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oeq_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vv v0, v8, v9, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oeq_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"oeq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oeq_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oeq_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oeq_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v8, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"oeq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oeq_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oeq_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oeq_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"oeq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ogt_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ogt_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vv v0, v9, v8, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ogt_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ogt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ogt_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ogt_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfgt.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ogt_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ogt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ogt_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ogt_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ogt_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ogt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oge_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oge_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vv v0, v9, v8, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oge_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"oge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oge_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oge_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfge.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oge_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"oge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oge_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oge_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_oge_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"oge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_olt_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_olt_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vv v0, v8, v9, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_olt_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"olt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_olt_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_olt_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_olt_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"olt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_olt_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_olt_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfgt.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_olt_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"olt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ole_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ole_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vv v0, v8, v9, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ole_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ole", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ole_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ole_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ole_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ole", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ole_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ole_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfge.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ole_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ole", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_one_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_one_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vv v10, v8, v9, v0.t
; ZVFH-NEXT:    vmflt.vv v8, v9, v8, v0.t
; ZVFH-NEXT:    vmor.mm v0, v8, v10
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_one_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmflt.vv v9, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmor.mm v0, v9, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"one", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_one_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_one_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vf v9, v8, fa0, v0.t
; ZVFH-NEXT:    vmfgt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmor.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_one_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmflt.vv v13, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmor.mm v0, v13, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"one", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_one_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_one_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfgt.vf v9, v8, fa0, v0.t
; ZVFH-NEXT:    vmflt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmor.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_one_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmflt.vv v13, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmor.mm v0, v13, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"one", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ord_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ord_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vv v9, v9, v9, v0.t
; ZVFH-NEXT:    vmfeq.vv v8, v8, v8, v0.t
; ZVFH-NEXT:    vmand.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ord_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v9, v10, v10, v0.t
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v8, v10, v10, v0.t
; ZVFHMIN-NEXT:    vmand.mm v0, v8, v9
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ord", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ord_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ord_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFH-NEXT:    vfmv.v.f v9, fa0
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vf v9, v9, fa0, v0.t
; ZVFH-NEXT:    vmfeq.vv v8, v8, v8, v0.t
; ZVFH-NEXT:    vmand.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ord_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v13, v10, v10, v0.t
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v10, v8, v8, v0.t
; ZVFHMIN-NEXT:    vmand.mm v0, v13, v10
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ord", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ord_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ord_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFH-NEXT:    vfmv.v.f v9, fa0
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfeq.vf v9, v9, fa0, v0.t
; ZVFH-NEXT:    vmfeq.vv v8, v8, v8, v0.t
; ZVFH-NEXT:    vmand.mm v0, v9, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ord_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v13, v10, v10, v0.t
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfeq.vv v10, v8, v8, v0.t
; ZVFHMIN-NEXT:    vmand.mm v0, v10, v13
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ord", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ueq_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ueq_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vv v10, v8, v9, v0.t
; ZVFH-NEXT:    vmflt.vv v8, v9, v8, v0.t
; ZVFH-NEXT:    vmnor.mm v0, v8, v10
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ueq_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmflt.vv v9, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmnor.mm v0, v9, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ueq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ueq_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ueq_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vf v9, v8, fa0, v0.t
; ZVFH-NEXT:    vmfgt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnor.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ueq_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmflt.vv v13, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmnor.mm v0, v13, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ueq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ueq_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ueq_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfgt.vf v9, v8, fa0, v0.t
; ZVFH-NEXT:    vmflt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnor.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ueq_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmflt.vv v13, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmnor.mm v0, v13, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ueq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ugt_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ugt_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vv v8, v8, v9, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ugt_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ugt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ugt_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ugt_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ugt_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v12, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ugt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ugt_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ugt_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfge.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ugt_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v12, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ugt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uge_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_uge_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vv v8, v8, v9, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_uge_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"uge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uge_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_uge_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_uge_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"uge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uge_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_uge_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfgt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_uge_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"uge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ult_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ult_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vv v8, v9, v8, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ult_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ult", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ult_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ult_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfge.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ult_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v12, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ult", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ult_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ult_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfle.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ult_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfle.vv v12, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ult", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ule_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ule_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vv v8, v9, v8, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ule_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ule", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ule_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ule_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfgt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ule_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v8, v10, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"ule", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ule_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_ule_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmflt.vf v8, v8, fa0, v0.t
; ZVFH-NEXT:    vmnot.m v0, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_ule_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmflt.vv v12, v10, v8, v0.t
; ZVFHMIN-NEXT:    vmnot.m v0, v12
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"ule", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_une_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_une_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfne.vv v0, v8, v9, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_une_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"une", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_une_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_une_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfne.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_une_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v8, v10, v12, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"une", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_une_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_une_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfne.vf v0, v8, fa0, v0.t
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_une_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v9, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v12, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v8, v12, v10, v0.t
; ZVFHMIN-NEXT:    vmv1r.v v0, v8
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"une", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uno_vv_v8f16(<8 x half> %va, <8 x half> %vb, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_uno_vv_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfne.vv v9, v9, v9, v0.t
; ZVFH-NEXT:    vmfne.vv v8, v8, v8, v0.t
; ZVFH-NEXT:    vmor.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_uno_vv_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v9
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v9, v10, v10, v0.t
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v8, v10, v10, v0.t
; ZVFHMIN-NEXT:    vmor.mm v0, v8, v9
; ZVFHMIN-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"uno", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uno_vf_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_uno_vf_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFH-NEXT:    vfmv.v.f v9, fa0
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfne.vf v9, v9, fa0, v0.t
; ZVFH-NEXT:    vmfne.vv v8, v8, v8, v0.t
; ZVFH-NEXT:    vmor.mm v0, v8, v9
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_uno_vf_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v13, v10, v10, v0.t
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v10, v8, v8, v0.t
; ZVFHMIN-NEXT:    vmor.mm v0, v13, v10
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %va, <8 x half> %vb, metadata !"uno", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uno_vf_swap_v8f16(<8 x half> %va, half %b, <8 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_uno_vf_swap_v8f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFH-NEXT:    vfmv.v.f v9, fa0
; ZVFH-NEXT:    vsetvli zero, a0, e16, m1, ta, ma
; ZVFH-NEXT:    vmfne.vf v9, v9, fa0, v0.t
; ZVFH-NEXT:    vmfne.vv v8, v8, v8, v0.t
; ZVFH-NEXT:    vmor.mm v0, v9, v8
; ZVFH-NEXT:    ret
;
; ZVFHMIN-LABEL: fcmp_uno_vf_swap_v8f16:
; ZVFHMIN:       # %bb.0:
; ZVFHMIN-NEXT:    fmv.x.h a1, fa0
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vmv.v.x v12, a1
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v10, v8
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v13, v10, v10, v0.t
; ZVFHMIN-NEXT:    vsetivli zero, 8, e16, m1, ta, ma
; ZVFHMIN-NEXT:    vfwcvt.f.f.v v8, v12
; ZVFHMIN-NEXT:    vsetvli zero, a0, e32, m2, ta, ma
; ZVFHMIN-NEXT:    vmfne.vv v10, v8, v8, v0.t
; ZVFHMIN-NEXT:    vmor.mm v0, v10, v13
; ZVFHMIN-NEXT:    ret
  %elt.head = insertelement <8 x half> poison, half %b, i32 0
  %vb = shufflevector <8 x half> %elt.head, <8 x half> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f16(<8 x half> %vb, <8 x half> %va, metadata !"uno", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

declare <128 x i1> @llvm.vp.fcmp.v128f16(<128 x half>, <128 x half>, metadata, <128 x i1>, i32)

define <128 x i1> @fcmp_oeq_vv_v128f16(<128 x half> %va, <128 x half> %vb, <128 x i1> %m, i32 zeroext %evl) {
; ZVFH-LABEL: fcmp_oeq_vv_v128f16:
; ZVFH:       # %bb.0:
; ZVFH-NEXT:    addi sp, sp, -16
; ZVFH-NEXT:    .cfi_def_cfa_offset 16
; ZVFH-NEXT:    csrr a1, vlenb
; ZVFH-NEXT:    slli a1, a1, 3
; ZVFH-NEXT:    sub sp, sp, a1
; ZVFH-NEXT:    .cfi_escape 0x0f, 0x0d, 0x72, 0x00, 0x11, 0x10, 0x22, 0x11, 0x08, 0x92, 0xa2, 0x38, 0x00, 0x1e, 0x22 # sp + 16 + 8 * vlenb
; ZVFH-NEXT:    addi a1, sp, 16
; ZVFH-NEXT:    vs8r.v v16, (a1) # vscale x 64-byte Folded Spill
; ZVFH-NEXT:    addi a1, a0, 128
; ZVFH-NEXT:    li a3, 64
; ZVFH-NEXT:    vsetvli zero, a3, e16, m8, ta, ma
; ZVFH-NEXT:    vle16.v v16, (a1)
; ZVFH-NEXT:    vsetivli zero, 8, e8, m1, ta, ma
; ZVFH-NEXT:    vslidedown.vi v7, v0, 8
; ZVFH-NEXT:    mv a1, a2
; ZVFH-NEXT:    vsetvli zero, a3, e16, m8, ta, ma
; ZVFH-NEXT:    vle16.v v24, (a0)
; ZVFH-NEXT:    bltu a2, a3, .LBB43_2
; ZVFH-NEXT:  # %bb.1:
; ZVFH-NEXT:    li a1, 64
; ZVFH-NEXT:  .LBB43_2:
; ZVFH-NEXT:    vsetvli zero, a1, e16, m8, ta, ma
; ZVFH-NEXT:    vmfeq.vv v6, v8, v24, v0.t
; ZVFH-NEXT:    addi a0, a2, -64
; ZVFH-NEXT:    sltu a1, a2, a0
; ZVFH-NEXT:    addi a1, a1, -1
; ZVFH-NEXT:    and a0, a1, a0
; ZVFH-NEXT:    vmv1r.v v0, v7
; ZVFH-NEXT:    addi a1, sp, 16
; ZVFH-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; ZVFH-NEXT:    vsetvli zero, a0, e16, m8, ta, ma
; ZVFH-NEXT:    vmfeq.vv v8, v24, v16, v0.t
; ZVFH-NEXT:    vsetivli zero, 16, e8, m1, ta, ma
; ZVFH-NEXT:    vslideup.vi v6, v8, 8
; ZVFH-NEXT:    vmv.v.v v0, v6
; ZVFH-NEXT:    csrr a0, vlenb
; ZVFH-NEXT:    slli a0, a0, 3
; ZVFH-NEXT:    add sp, sp, a0
; ZVFH-NEXT:    .cfi_def_cfa sp, 16
; ZVFH-NEXT:    addi sp, sp, 16
; ZVFH-NEXT:    .cfi_def_cfa_offset 0
; ZVFH-NEXT:    ret
;
; ZVFHMIN32-LABEL: fcmp_oeq_vv_v128f16:
; ZVFHMIN32:       # %bb.0:
; ZVFHMIN32-NEXT:    addi sp, sp, -912
; ZVFHMIN32-NEXT:    .cfi_def_cfa_offset 912
; ZVFHMIN32-NEXT:    sw ra, 908(sp) # 4-byte Folded Spill
; ZVFHMIN32-NEXT:    sw s0, 904(sp) # 4-byte Folded Spill
; ZVFHMIN32-NEXT:    .cfi_offset ra, -4
; ZVFHMIN32-NEXT:    .cfi_offset s0, -8
; ZVFHMIN32-NEXT:    addi s0, sp, 912
; ZVFHMIN32-NEXT:    .cfi_def_cfa s0, 0
; ZVFHMIN32-NEXT:    csrr a1, vlenb
; ZVFHMIN32-NEXT:    li a2, 6
; ZVFHMIN32-NEXT:    mul a1, a1, a2
; ZVFHMIN32-NEXT:    sub sp, sp, a1
; ZVFHMIN32-NEXT:    andi sp, sp, -128
; ZVFHMIN32-NEXT:    addi a1, a0, 128
; ZVFHMIN32-NEXT:    li a2, 64
; ZVFHMIN32-NEXT:    vsetvli zero, a2, e16, m8, ta, ma
; ZVFHMIN32-NEXT:    vle16.v v24, (a1)
; ZVFHMIN32-NEXT:    vle16.v v0, (a0)
; ZVFHMIN32-NEXT:    addi a0, sp, 640
; ZVFHMIN32-NEXT:    vse16.v v8, (a0)
; ZVFHMIN32-NEXT:    addi a0, sp, 384
; ZVFHMIN32-NEXT:    vse16.v v0, (a0)
; ZVFHMIN32-NEXT:    addi a0, sp, 512
; ZVFHMIN32-NEXT:    vse16.v v16, (a0)
; ZVFHMIN32-NEXT:    addi a0, sp, 256
; ZVFHMIN32-NEXT:    vse16.v v24, (a0)
; ZVFHMIN32-NEXT:    lh a0, 704(sp)
; ZVFHMIN32-NEXT:    lh a1, 448(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 160(sp)
; ZVFHMIN32-NEXT:    lh a0, 702(sp)
; ZVFHMIN32-NEXT:    lh a1, 446(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 159(sp)
; ZVFHMIN32-NEXT:    lh a0, 700(sp)
; ZVFHMIN32-NEXT:    lh a1, 444(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 158(sp)
; ZVFHMIN32-NEXT:    lh a0, 698(sp)
; ZVFHMIN32-NEXT:    lh a1, 442(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 157(sp)
; ZVFHMIN32-NEXT:    lh a0, 696(sp)
; ZVFHMIN32-NEXT:    lh a1, 440(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 156(sp)
; ZVFHMIN32-NEXT:    lh a0, 694(sp)
; ZVFHMIN32-NEXT:    lh a1, 438(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 155(sp)
; ZVFHMIN32-NEXT:    lh a0, 692(sp)
; ZVFHMIN32-NEXT:    lh a1, 436(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 154(sp)
; ZVFHMIN32-NEXT:    lh a0, 690(sp)
; ZVFHMIN32-NEXT:    lh a1, 434(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 153(sp)
; ZVFHMIN32-NEXT:    lh a0, 688(sp)
; ZVFHMIN32-NEXT:    lh a1, 432(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 152(sp)
; ZVFHMIN32-NEXT:    lh a0, 686(sp)
; ZVFHMIN32-NEXT:    lh a1, 430(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 151(sp)
; ZVFHMIN32-NEXT:    lh a0, 684(sp)
; ZVFHMIN32-NEXT:    lh a1, 428(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 150(sp)
; ZVFHMIN32-NEXT:    lh a0, 682(sp)
; ZVFHMIN32-NEXT:    lh a1, 426(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 149(sp)
; ZVFHMIN32-NEXT:    lh a0, 680(sp)
; ZVFHMIN32-NEXT:    lh a1, 424(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 148(sp)
; ZVFHMIN32-NEXT:    lh a0, 678(sp)
; ZVFHMIN32-NEXT:    lh a1, 422(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 147(sp)
; ZVFHMIN32-NEXT:    lh a0, 676(sp)
; ZVFHMIN32-NEXT:    lh a1, 420(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 146(sp)
; ZVFHMIN32-NEXT:    lh a0, 674(sp)
; ZVFHMIN32-NEXT:    lh a1, 418(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 145(sp)
; ZVFHMIN32-NEXT:    lh a0, 672(sp)
; ZVFHMIN32-NEXT:    lh a1, 416(sp)
; ZVFHMIN32-NEXT:    vmv.x.s a2, v8
; ZVFHMIN32-NEXT:    vmv.x.s a3, v0
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a2
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a3
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN32-NEXT:    sb a0, 128(sp)
; ZVFHMIN32-NEXT:    sb a1, 144(sp)
; ZVFHMIN32-NEXT:    lh a0, 576(sp)
; ZVFHMIN32-NEXT:    lh a1, 320(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 224(sp)
; ZVFHMIN32-NEXT:    lh a0, 574(sp)
; ZVFHMIN32-NEXT:    lh a1, 318(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 223(sp)
; ZVFHMIN32-NEXT:    lh a0, 572(sp)
; ZVFHMIN32-NEXT:    lh a1, 316(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 222(sp)
; ZVFHMIN32-NEXT:    lh a0, 570(sp)
; ZVFHMIN32-NEXT:    lh a1, 314(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 221(sp)
; ZVFHMIN32-NEXT:    lh a0, 568(sp)
; ZVFHMIN32-NEXT:    lh a1, 312(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 220(sp)
; ZVFHMIN32-NEXT:    lh a0, 566(sp)
; ZVFHMIN32-NEXT:    lh a1, 310(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 219(sp)
; ZVFHMIN32-NEXT:    lh a0, 564(sp)
; ZVFHMIN32-NEXT:    lh a1, 308(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 218(sp)
; ZVFHMIN32-NEXT:    lh a0, 562(sp)
; ZVFHMIN32-NEXT:    lh a1, 306(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 217(sp)
; ZVFHMIN32-NEXT:    lh a0, 560(sp)
; ZVFHMIN32-NEXT:    lh a1, 304(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 216(sp)
; ZVFHMIN32-NEXT:    lh a0, 558(sp)
; ZVFHMIN32-NEXT:    lh a1, 302(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 215(sp)
; ZVFHMIN32-NEXT:    lh a0, 556(sp)
; ZVFHMIN32-NEXT:    lh a1, 300(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 214(sp)
; ZVFHMIN32-NEXT:    lh a0, 554(sp)
; ZVFHMIN32-NEXT:    lh a1, 298(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 213(sp)
; ZVFHMIN32-NEXT:    lh a0, 552(sp)
; ZVFHMIN32-NEXT:    lh a1, 296(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 212(sp)
; ZVFHMIN32-NEXT:    lh a0, 550(sp)
; ZVFHMIN32-NEXT:    lh a1, 294(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 211(sp)
; ZVFHMIN32-NEXT:    lh a0, 548(sp)
; ZVFHMIN32-NEXT:    lh a1, 292(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 210(sp)
; ZVFHMIN32-NEXT:    lh a0, 546(sp)
; ZVFHMIN32-NEXT:    lh a1, 290(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 209(sp)
; ZVFHMIN32-NEXT:    lh a0, 544(sp)
; ZVFHMIN32-NEXT:    lh a1, 288(sp)
; ZVFHMIN32-NEXT:    vmv.x.s a2, v16
; ZVFHMIN32-NEXT:    vmv.x.s a3, v24
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a2
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a3
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN32-NEXT:    sb a0, 192(sp)
; ZVFHMIN32-NEXT:    sb a1, 208(sp)
; ZVFHMIN32-NEXT:    lh a0, 738(sp)
; ZVFHMIN32-NEXT:    lh a1, 482(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 177(sp)
; ZVFHMIN32-NEXT:    lh a0, 736(sp)
; ZVFHMIN32-NEXT:    lh a1, 480(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 176(sp)
; ZVFHMIN32-NEXT:    lh a0, 734(sp)
; ZVFHMIN32-NEXT:    lh a1, 478(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 175(sp)
; ZVFHMIN32-NEXT:    lh a0, 732(sp)
; ZVFHMIN32-NEXT:    lh a1, 476(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 174(sp)
; ZVFHMIN32-NEXT:    lh a0, 730(sp)
; ZVFHMIN32-NEXT:    lh a1, 474(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 173(sp)
; ZVFHMIN32-NEXT:    lh a0, 728(sp)
; ZVFHMIN32-NEXT:    lh a1, 472(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 172(sp)
; ZVFHMIN32-NEXT:    lh a0, 726(sp)
; ZVFHMIN32-NEXT:    lh a1, 470(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 171(sp)
; ZVFHMIN32-NEXT:    lh a0, 724(sp)
; ZVFHMIN32-NEXT:    lh a1, 468(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 170(sp)
; ZVFHMIN32-NEXT:    lh a0, 722(sp)
; ZVFHMIN32-NEXT:    lh a1, 466(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 169(sp)
; ZVFHMIN32-NEXT:    lh a0, 720(sp)
; ZVFHMIN32-NEXT:    lh a1, 464(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 168(sp)
; ZVFHMIN32-NEXT:    lh a0, 718(sp)
; ZVFHMIN32-NEXT:    lh a1, 462(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 167(sp)
; ZVFHMIN32-NEXT:    lh a0, 716(sp)
; ZVFHMIN32-NEXT:    lh a1, 460(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 166(sp)
; ZVFHMIN32-NEXT:    lh a0, 714(sp)
; ZVFHMIN32-NEXT:    lh a1, 458(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 165(sp)
; ZVFHMIN32-NEXT:    lh a0, 712(sp)
; ZVFHMIN32-NEXT:    lh a1, 456(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a1, fa5, fa4
; ZVFHMIN32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 7
; ZVFHMIN32-NEXT:    vmv.x.s a0, v10
; ZVFHMIN32-NEXT:    sb a1, 164(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 6
; ZVFHMIN32-NEXT:    vmv.x.s a1, v10
; ZVFHMIN32-NEXT:    lh a4, 710(sp)
; ZVFHMIN32-NEXT:    lh a5, 454(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 5
; ZVFHMIN32-NEXT:    vmv.x.s a2, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 4
; ZVFHMIN32-NEXT:    vmv.x.s a3, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a4
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a5
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 3
; ZVFHMIN32-NEXT:    vmv.x.s a4, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 2
; ZVFHMIN32-NEXT:    vmv.x.s a5, v10
; ZVFHMIN32-NEXT:    feq.h a6, fa5, fa4
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 1
; ZVFHMIN32-NEXT:    vmv.x.s a7, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 7
; ZVFHMIN32-NEXT:    vmv.x.s t0, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 6
; ZVFHMIN32-NEXT:    vmv.x.s t1, v10
; ZVFHMIN32-NEXT:    sb a6, 163(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 5
; ZVFHMIN32-NEXT:    vmv.x.s a6, v10
; ZVFHMIN32-NEXT:    lh t2, 708(sp)
; ZVFHMIN32-NEXT:    lh t3, 452(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 4
; ZVFHMIN32-NEXT:    vmv.x.s t4, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 3
; ZVFHMIN32-NEXT:    vmv.x.s t5, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa5, t2
; ZVFHMIN32-NEXT:    fmv.h.x fa4, t3
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 2
; ZVFHMIN32-NEXT:    vmv.x.s t2, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa2, t0
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 1
; ZVFHMIN32-NEXT:    vmv.x.s t0, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a1
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a2
; ZVFHMIN32-NEXT:    fmv.h.x fa1, t1
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a3
; ZVFHMIN32-NEXT:    fmv.h.x ft0, a4
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a5
; ZVFHMIN32-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN32-NEXT:    fmv.h.x fa3, t4
; ZVFHMIN32-NEXT:    fmv.h.x fa2, t2
; ZVFHMIN32-NEXT:    feq.h a2, fa5, fa1
; ZVFHMIN32-NEXT:    sb a0, 162(sp)
; ZVFHMIN32-NEXT:    lh a0, 706(sp)
; ZVFHMIN32-NEXT:    lh a3, 450(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a7
; ZVFHMIN32-NEXT:    fmv.h.x fa1, t0
; ZVFHMIN32-NEXT:    feq.h a4, fa0, fa3
; ZVFHMIN32-NEXT:    fmv.h.x fa3, t5
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a6
; ZVFHMIN32-NEXT:    feq.h a5, ft1, fa2
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a0
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a3
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa1
; ZVFHMIN32-NEXT:    feq.h a3, ft0, fa3
; ZVFHMIN32-NEXT:    feq.h a6, fa4, fa0
; ZVFHMIN32-NEXT:    feq.h a7, fa2, ft1
; ZVFHMIN32-NEXT:    sb a0, 129(sp)
; ZVFHMIN32-NEXT:    sb a5, 130(sp)
; ZVFHMIN32-NEXT:    sb a3, 131(sp)
; ZVFHMIN32-NEXT:    sb a4, 132(sp)
; ZVFHMIN32-NEXT:    sb a6, 133(sp)
; ZVFHMIN32-NEXT:    sb a2, 134(sp)
; ZVFHMIN32-NEXT:    sb a1, 135(sp)
; ZVFHMIN32-NEXT:    sb a7, 161(sp)
; ZVFHMIN32-NEXT:    lh a0, 610(sp)
; ZVFHMIN32-NEXT:    lh a1, 354(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 241(sp)
; ZVFHMIN32-NEXT:    lh a0, 608(sp)
; ZVFHMIN32-NEXT:    lh a1, 352(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 240(sp)
; ZVFHMIN32-NEXT:    lh a0, 606(sp)
; ZVFHMIN32-NEXT:    lh a1, 350(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 239(sp)
; ZVFHMIN32-NEXT:    lh a0, 604(sp)
; ZVFHMIN32-NEXT:    lh a1, 348(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 238(sp)
; ZVFHMIN32-NEXT:    lh a0, 602(sp)
; ZVFHMIN32-NEXT:    lh a1, 346(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 237(sp)
; ZVFHMIN32-NEXT:    lh a0, 600(sp)
; ZVFHMIN32-NEXT:    lh a1, 344(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 236(sp)
; ZVFHMIN32-NEXT:    lh a0, 598(sp)
; ZVFHMIN32-NEXT:    lh a1, 342(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 235(sp)
; ZVFHMIN32-NEXT:    lh a0, 596(sp)
; ZVFHMIN32-NEXT:    lh a1, 340(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 234(sp)
; ZVFHMIN32-NEXT:    lh a0, 594(sp)
; ZVFHMIN32-NEXT:    lh a1, 338(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 233(sp)
; ZVFHMIN32-NEXT:    lh a0, 592(sp)
; ZVFHMIN32-NEXT:    lh a1, 336(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 232(sp)
; ZVFHMIN32-NEXT:    lh a0, 590(sp)
; ZVFHMIN32-NEXT:    lh a1, 334(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 231(sp)
; ZVFHMIN32-NEXT:    lh a0, 588(sp)
; ZVFHMIN32-NEXT:    lh a1, 332(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 230(sp)
; ZVFHMIN32-NEXT:    lh a0, 586(sp)
; ZVFHMIN32-NEXT:    lh a1, 330(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 229(sp)
; ZVFHMIN32-NEXT:    lh a0, 584(sp)
; ZVFHMIN32-NEXT:    lh a1, 328(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a1, fa5, fa4
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 7
; ZVFHMIN32-NEXT:    vmv.x.s a0, v10
; ZVFHMIN32-NEXT:    sb a1, 228(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 6
; ZVFHMIN32-NEXT:    vmv.x.s a1, v10
; ZVFHMIN32-NEXT:    lh a4, 582(sp)
; ZVFHMIN32-NEXT:    lh a5, 326(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 5
; ZVFHMIN32-NEXT:    vmv.x.s a2, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 4
; ZVFHMIN32-NEXT:    vmv.x.s a3, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a4
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a5
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 3
; ZVFHMIN32-NEXT:    vmv.x.s a4, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 2
; ZVFHMIN32-NEXT:    vmv.x.s a5, v10
; ZVFHMIN32-NEXT:    feq.h a6, fa5, fa4
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 1
; ZVFHMIN32-NEXT:    vmv.x.s a7, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 7
; ZVFHMIN32-NEXT:    vmv.x.s t0, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 6
; ZVFHMIN32-NEXT:    vmv.x.s t1, v10
; ZVFHMIN32-NEXT:    sb a6, 227(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 5
; ZVFHMIN32-NEXT:    vmv.x.s a6, v10
; ZVFHMIN32-NEXT:    lh t2, 580(sp)
; ZVFHMIN32-NEXT:    lh t3, 324(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 4
; ZVFHMIN32-NEXT:    vmv.x.s t4, v10
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 3
; ZVFHMIN32-NEXT:    vmv.x.s t5, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa5, t2
; ZVFHMIN32-NEXT:    fmv.h.x fa4, t3
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 2
; ZVFHMIN32-NEXT:    vmv.x.s t2, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa2, t0
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v24, 1
; ZVFHMIN32-NEXT:    vmv.x.s t0, v10
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a1
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a2
; ZVFHMIN32-NEXT:    fmv.h.x fa1, t1
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a3
; ZVFHMIN32-NEXT:    fmv.h.x ft0, a4
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a5
; ZVFHMIN32-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN32-NEXT:    fmv.h.x fa3, t4
; ZVFHMIN32-NEXT:    fmv.h.x fa2, t2
; ZVFHMIN32-NEXT:    feq.h a2, fa5, fa1
; ZVFHMIN32-NEXT:    sb a0, 226(sp)
; ZVFHMIN32-NEXT:    lh a0, 578(sp)
; ZVFHMIN32-NEXT:    lh a3, 322(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a7
; ZVFHMIN32-NEXT:    fmv.h.x fa1, t0
; ZVFHMIN32-NEXT:    feq.h a4, fa0, fa3
; ZVFHMIN32-NEXT:    fmv.h.x fa3, t5
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a6
; ZVFHMIN32-NEXT:    feq.h a5, ft1, fa2
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a0
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a3
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa1
; ZVFHMIN32-NEXT:    feq.h a3, ft0, fa3
; ZVFHMIN32-NEXT:    feq.h a6, fa4, fa0
; ZVFHMIN32-NEXT:    feq.h a7, fa2, ft1
; ZVFHMIN32-NEXT:    sb a0, 193(sp)
; ZVFHMIN32-NEXT:    sb a5, 194(sp)
; ZVFHMIN32-NEXT:    sb a3, 195(sp)
; ZVFHMIN32-NEXT:    sb a4, 196(sp)
; ZVFHMIN32-NEXT:    sb a6, 197(sp)
; ZVFHMIN32-NEXT:    sb a2, 198(sp)
; ZVFHMIN32-NEXT:    sb a1, 199(sp)
; ZVFHMIN32-NEXT:    sb a7, 225(sp)
; ZVFHMIN32-NEXT:    lh a0, 766(sp)
; ZVFHMIN32-NEXT:    lh a1, 510(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 191(sp)
; ZVFHMIN32-NEXT:    lh a0, 764(sp)
; ZVFHMIN32-NEXT:    lh a1, 508(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 190(sp)
; ZVFHMIN32-NEXT:    lh a0, 762(sp)
; ZVFHMIN32-NEXT:    lh a1, 506(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 189(sp)
; ZVFHMIN32-NEXT:    lh a0, 760(sp)
; ZVFHMIN32-NEXT:    lh a1, 504(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 188(sp)
; ZVFHMIN32-NEXT:    lh a0, 758(sp)
; ZVFHMIN32-NEXT:    lh a1, 502(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 187(sp)
; ZVFHMIN32-NEXT:    lh a0, 756(sp)
; ZVFHMIN32-NEXT:    lh a1, 500(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 186(sp)
; ZVFHMIN32-NEXT:    lh a0, 754(sp)
; ZVFHMIN32-NEXT:    lh a1, 498(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 185(sp)
; ZVFHMIN32-NEXT:    lh a0, 752(sp)
; ZVFHMIN32-NEXT:    lh a1, 496(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 184(sp)
; ZVFHMIN32-NEXT:    lh a0, 750(sp)
; ZVFHMIN32-NEXT:    lh a1, 494(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 183(sp)
; ZVFHMIN32-NEXT:    lh a0, 748(sp)
; ZVFHMIN32-NEXT:    lh a1, 492(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 182(sp)
; ZVFHMIN32-NEXT:    lh a0, 746(sp)
; ZVFHMIN32-NEXT:    lh a1, 490(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    vsetivli zero, 1, e16, m2, ta, ma
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 15
; ZVFHMIN32-NEXT:    csrr a1, vlenb
; ZVFHMIN32-NEXT:    slli a1, a1, 2
; ZVFHMIN32-NEXT:    add a1, sp, a1
; ZVFHMIN32-NEXT:    addi a1, a1, 896
; ZVFHMIN32-NEXT:    vs2r.v v10, (a1) # vscale x 16-byte Folded Spill
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 14
; ZVFHMIN32-NEXT:    csrr a1, vlenb
; ZVFHMIN32-NEXT:    slli a1, a1, 1
; ZVFHMIN32-NEXT:    add a1, sp, a1
; ZVFHMIN32-NEXT:    addi a1, a1, 896
; ZVFHMIN32-NEXT:    vs2r.v v10, (a1) # vscale x 16-byte Folded Spill
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v8, 13
; ZVFHMIN32-NEXT:    addi a1, sp, 896
; ZVFHMIN32-NEXT:    vs2r.v v10, (a1) # vscale x 16-byte Folded Spill
; ZVFHMIN32-NEXT:    vslidedown.vi v18, v8, 12
; ZVFHMIN32-NEXT:    vslidedown.vi v20, v8, 11
; ZVFHMIN32-NEXT:    sb a0, 181(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v22, v8, 10
; ZVFHMIN32-NEXT:    lh a0, 744(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v6, v8, 9
; ZVFHMIN32-NEXT:    vslidedown.vi v4, v8, 8
; ZVFHMIN32-NEXT:    lh a1, 488(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v2, v0, 15
; ZVFHMIN32-NEXT:    vslidedown.vi v8, v0, 14
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v0, 13
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    vslidedown.vi v12, v0, 12
; ZVFHMIN32-NEXT:    vslidedown.vi v28, v0, 11
; ZVFHMIN32-NEXT:    vslidedown.vi v30, v0, 10
; ZVFHMIN32-NEXT:    vslidedown.vi v26, v0, 9
; ZVFHMIN32-NEXT:    vslidedown.vi v0, v0, 8
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    csrr a1, vlenb
; ZVFHMIN32-NEXT:    slli a1, a1, 2
; ZVFHMIN32-NEXT:    add a1, sp, a1
; ZVFHMIN32-NEXT:    addi a1, a1, 896
; ZVFHMIN32-NEXT:    vl2r.v v14, (a1) # vscale x 16-byte Folded Reload
; ZVFHMIN32-NEXT:    vmv.x.s a1, v14
; ZVFHMIN32-NEXT:    csrr a2, vlenb
; ZVFHMIN32-NEXT:    slli a2, a2, 1
; ZVFHMIN32-NEXT:    add a2, sp, a2
; ZVFHMIN32-NEXT:    addi a2, a2, 896
; ZVFHMIN32-NEXT:    vl2r.v v14, (a2) # vscale x 16-byte Folded Reload
; ZVFHMIN32-NEXT:    vmv.x.s a2, v14
; ZVFHMIN32-NEXT:    addi a3, sp, 896
; ZVFHMIN32-NEXT:    vl2r.v v14, (a3) # vscale x 16-byte Folded Reload
; ZVFHMIN32-NEXT:    vmv.x.s a3, v14
; ZVFHMIN32-NEXT:    vmv.x.s a4, v18
; ZVFHMIN32-NEXT:    vmv.x.s a5, v20
; ZVFHMIN32-NEXT:    vmv.x.s a6, v22
; ZVFHMIN32-NEXT:    sb a0, 180(sp)
; ZVFHMIN32-NEXT:    lh a0, 742(sp)
; ZVFHMIN32-NEXT:    lh a7, 486(sp)
; ZVFHMIN32-NEXT:    vmv.x.s t0, v6
; ZVFHMIN32-NEXT:    vmv.x.s t1, v4
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a1
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a2
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a3
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa1, a7
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a4
; ZVFHMIN32-NEXT:    vmv.x.s a0, v2
; ZVFHMIN32-NEXT:    vmv.x.s a1, v8
; ZVFHMIN32-NEXT:    fmv.h.x ft0, a0
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a5
; ZVFHMIN32-NEXT:    vmv.x.s a0, v10
; ZVFHMIN32-NEXT:    feq.h a2, fa2, fa1
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN32-NEXT:    fmv.h.x fa1, a6
; ZVFHMIN32-NEXT:    vmv.x.s a1, v12
; ZVFHMIN32-NEXT:    feq.h a3, fa5, ft0
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x ft0, t0
; ZVFHMIN32-NEXT:    vmv.x.s a0, v28
; ZVFHMIN32-NEXT:    vmv.x.s a4, v30
; ZVFHMIN32-NEXT:    feq.h a5, fa4, fa2
; ZVFHMIN32-NEXT:    fmv.h.x fa4, t1
; ZVFHMIN32-NEXT:    vmv.x.s a6, v26
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN32-NEXT:    feq.h a1, fa3, fa5
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    sb a2, 179(sp)
; ZVFHMIN32-NEXT:    lh a0, 740(sp)
; ZVFHMIN32-NEXT:    lh a2, 484(sp)
; ZVFHMIN32-NEXT:    vmv.x.s a7, v0
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a4
; ZVFHMIN32-NEXT:    feq.h a4, fa0, fa2
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a7
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a6
; ZVFHMIN32-NEXT:    feq.h a6, ft1, fa5
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a2
; ZVFHMIN32-NEXT:    feq.h a0, fa1, fa3
; ZVFHMIN32-NEXT:    feq.h a2, fa4, fa2
; ZVFHMIN32-NEXT:    feq.h a7, ft0, fa0
; ZVFHMIN32-NEXT:    feq.h t0, fa5, ft1
; ZVFHMIN32-NEXT:    sb a4, 140(sp)
; ZVFHMIN32-NEXT:    sb a1, 141(sp)
; ZVFHMIN32-NEXT:    sb a5, 142(sp)
; ZVFHMIN32-NEXT:    sb a3, 143(sp)
; ZVFHMIN32-NEXT:    sb a2, 136(sp)
; ZVFHMIN32-NEXT:    sb a7, 137(sp)
; ZVFHMIN32-NEXT:    sb a0, 138(sp)
; ZVFHMIN32-NEXT:    sb a6, 139(sp)
; ZVFHMIN32-NEXT:    sb t0, 178(sp)
; ZVFHMIN32-NEXT:    lh a0, 638(sp)
; ZVFHMIN32-NEXT:    lh a1, 382(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 255(sp)
; ZVFHMIN32-NEXT:    lh a0, 636(sp)
; ZVFHMIN32-NEXT:    lh a1, 380(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 254(sp)
; ZVFHMIN32-NEXT:    lh a0, 634(sp)
; ZVFHMIN32-NEXT:    lh a1, 378(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 253(sp)
; ZVFHMIN32-NEXT:    lh a0, 632(sp)
; ZVFHMIN32-NEXT:    lh a1, 376(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 252(sp)
; ZVFHMIN32-NEXT:    lh a0, 630(sp)
; ZVFHMIN32-NEXT:    lh a1, 374(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 251(sp)
; ZVFHMIN32-NEXT:    lh a0, 628(sp)
; ZVFHMIN32-NEXT:    lh a1, 372(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 250(sp)
; ZVFHMIN32-NEXT:    lh a0, 626(sp)
; ZVFHMIN32-NEXT:    lh a1, 370(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 249(sp)
; ZVFHMIN32-NEXT:    lh a0, 624(sp)
; ZVFHMIN32-NEXT:    lh a1, 368(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 248(sp)
; ZVFHMIN32-NEXT:    lh a0, 622(sp)
; ZVFHMIN32-NEXT:    lh a1, 366(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 247(sp)
; ZVFHMIN32-NEXT:    lh a0, 620(sp)
; ZVFHMIN32-NEXT:    lh a1, 364(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    sb a0, 246(sp)
; ZVFHMIN32-NEXT:    lh a0, 618(sp)
; ZVFHMIN32-NEXT:    lh a1, 362(sp)
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    vslidedown.vi v8, v16, 15
; ZVFHMIN32-NEXT:    csrr a0, vlenb
; ZVFHMIN32-NEXT:    slli a0, a0, 2
; ZVFHMIN32-NEXT:    add a0, sp, a0
; ZVFHMIN32-NEXT:    addi a0, a0, 896
; ZVFHMIN32-NEXT:    vs2r.v v8, (a0) # vscale x 16-byte Folded Spill
; ZVFHMIN32-NEXT:    vslidedown.vi v10, v16, 14
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    vslidedown.vi v12, v16, 13
; ZVFHMIN32-NEXT:    vslidedown.vi v14, v16, 12
; ZVFHMIN32-NEXT:    vslidedown.vi v18, v16, 11
; ZVFHMIN32-NEXT:    vslidedown.vi v20, v16, 10
; ZVFHMIN32-NEXT:    vslidedown.vi v30, v16, 9
; ZVFHMIN32-NEXT:    vslidedown.vi v6, v16, 8
; ZVFHMIN32-NEXT:    sb a0, 245(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v4, v24, 15
; ZVFHMIN32-NEXT:    lh a0, 616(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v2, v24, 14
; ZVFHMIN32-NEXT:    lh a1, 360(sp)
; ZVFHMIN32-NEXT:    vslidedown.vi v0, v24, 13
; ZVFHMIN32-NEXT:    vslidedown.vi v8, v24, 12
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    vslidedown.vi v26, v24, 11
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN32-NEXT:    vslidedown.vi v28, v24, 10
; ZVFHMIN32-NEXT:    vslidedown.vi v22, v24, 9
; ZVFHMIN32-NEXT:    vslidedown.vi v16, v24, 8
; ZVFHMIN32-NEXT:    csrr a0, vlenb
; ZVFHMIN32-NEXT:    slli a0, a0, 2
; ZVFHMIN32-NEXT:    add a0, sp, a0
; ZVFHMIN32-NEXT:    addi a0, a0, 896
; ZVFHMIN32-NEXT:    vl2r.v v24, (a0) # vscale x 16-byte Folded Reload
; ZVFHMIN32-NEXT:    vmv.x.s a0, v24
; ZVFHMIN32-NEXT:    vmv.x.s a1, v10
; ZVFHMIN32-NEXT:    feq.h a2, fa5, fa4
; ZVFHMIN32-NEXT:    vmv.x.s a3, v12
; ZVFHMIN32-NEXT:    vmv.x.s a4, v14
; ZVFHMIN32-NEXT:    vmv.x.s a5, v18
; ZVFHMIN32-NEXT:    vmv.x.s a6, v20
; ZVFHMIN32-NEXT:    vmv.x.s a7, v30
; ZVFHMIN32-NEXT:    vmv.x.s t0, v6
; ZVFHMIN32-NEXT:    sb a2, 244(sp)
; ZVFHMIN32-NEXT:    lh a2, 614(sp)
; ZVFHMIN32-NEXT:    lh t1, 358(sp)
; ZVFHMIN32-NEXT:    vmv.x.s t2, v4
; ZVFHMIN32-NEXT:    vmv.x.s t3, v2
; ZVFHMIN32-NEXT:    vmv.x.s t4, v0
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a2
; ZVFHMIN32-NEXT:    fmv.h.x fa4, t1
; ZVFHMIN32-NEXT:    vmv.x.s a2, v8
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN32-NEXT:    fmv.h.x fa1, t2
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a3
; ZVFHMIN32-NEXT:    fmv.h.x ft0, a4
; ZVFHMIN32-NEXT:    fmv.h.x ft1, t3
; ZVFHMIN32-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a5
; ZVFHMIN32-NEXT:    fmv.h.x fa4, a6
; ZVFHMIN32-NEXT:    feq.h a1, fa3, fa1
; ZVFHMIN32-NEXT:    fmv.h.x fa3, t4
; ZVFHMIN32-NEXT:    fmv.h.x fa1, a7
; ZVFHMIN32-NEXT:    vmv.x.s a3, v26
; ZVFHMIN32-NEXT:    vmv.x.s a4, v28
; ZVFHMIN32-NEXT:    feq.h a5, fa2, ft1
; ZVFHMIN32-NEXT:    fmv.h.x fa2, t0
; ZVFHMIN32-NEXT:    vmv.x.s a6, v22
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a2
; ZVFHMIN32-NEXT:    feq.h a2, fa0, fa3
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a3
; ZVFHMIN32-NEXT:    sb a0, 243(sp)
; ZVFHMIN32-NEXT:    lh a0, 612(sp)
; ZVFHMIN32-NEXT:    lh a3, 356(sp)
; ZVFHMIN32-NEXT:    vmv.x.s a7, v16
; ZVFHMIN32-NEXT:    fmv.h.x fa0, a4
; ZVFHMIN32-NEXT:    feq.h a4, ft0, ft1
; ZVFHMIN32-NEXT:    fmv.h.x ft0, a7
; ZVFHMIN32-NEXT:    fmv.h.x ft1, a6
; ZVFHMIN32-NEXT:    feq.h a6, fa5, fa3
; ZVFHMIN32-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN32-NEXT:    fmv.h.x fa3, a3
; ZVFHMIN32-NEXT:    feq.h a0, fa4, fa0
; ZVFHMIN32-NEXT:    feq.h a3, fa2, ft0
; ZVFHMIN32-NEXT:    feq.h a7, fa1, ft1
; ZVFHMIN32-NEXT:    feq.h t0, fa5, fa3
; ZVFHMIN32-NEXT:    sb a4, 204(sp)
; ZVFHMIN32-NEXT:    sb a2, 205(sp)
; ZVFHMIN32-NEXT:    sb a5, 206(sp)
; ZVFHMIN32-NEXT:    sb a1, 207(sp)
; ZVFHMIN32-NEXT:    sb a3, 200(sp)
; ZVFHMIN32-NEXT:    sb a7, 201(sp)
; ZVFHMIN32-NEXT:    sb a0, 202(sp)
; ZVFHMIN32-NEXT:    sb a6, 203(sp)
; ZVFHMIN32-NEXT:    sb t0, 242(sp)
; ZVFHMIN32-NEXT:    li a0, 128
; ZVFHMIN32-NEXT:    addi a1, sp, 128
; ZVFHMIN32-NEXT:    vsetvli zero, a0, e8, m8, ta, ma
; ZVFHMIN32-NEXT:    vle8.v v8, (a1)
; ZVFHMIN32-NEXT:    vand.vi v8, v8, 1
; ZVFHMIN32-NEXT:    vmsne.vi v0, v8, 0
; ZVFHMIN32-NEXT:    addi sp, s0, -912
; ZVFHMIN32-NEXT:    .cfi_def_cfa sp, 912
; ZVFHMIN32-NEXT:    lw ra, 908(sp) # 4-byte Folded Reload
; ZVFHMIN32-NEXT:    lw s0, 904(sp) # 4-byte Folded Reload
; ZVFHMIN32-NEXT:    .cfi_restore ra
; ZVFHMIN32-NEXT:    .cfi_restore s0
; ZVFHMIN32-NEXT:    addi sp, sp, 912
; ZVFHMIN32-NEXT:    .cfi_def_cfa_offset 0
; ZVFHMIN32-NEXT:    ret
;
; ZVFHMIN64-LABEL: fcmp_oeq_vv_v128f16:
; ZVFHMIN64:       # %bb.0:
; ZVFHMIN64-NEXT:    addi sp, sp, -896
; ZVFHMIN64-NEXT:    .cfi_def_cfa_offset 896
; ZVFHMIN64-NEXT:    sd ra, 888(sp) # 8-byte Folded Spill
; ZVFHMIN64-NEXT:    sd s0, 880(sp) # 8-byte Folded Spill
; ZVFHMIN64-NEXT:    .cfi_offset ra, -8
; ZVFHMIN64-NEXT:    .cfi_offset s0, -16
; ZVFHMIN64-NEXT:    addi s0, sp, 896
; ZVFHMIN64-NEXT:    .cfi_def_cfa s0, 0
; ZVFHMIN64-NEXT:    csrr a1, vlenb
; ZVFHMIN64-NEXT:    li a2, 6
; ZVFHMIN64-NEXT:    mul a1, a1, a2
; ZVFHMIN64-NEXT:    sub sp, sp, a1
; ZVFHMIN64-NEXT:    andi sp, sp, -128
; ZVFHMIN64-NEXT:    addi a1, a0, 128
; ZVFHMIN64-NEXT:    li a2, 64
; ZVFHMIN64-NEXT:    vsetvli zero, a2, e16, m8, ta, ma
; ZVFHMIN64-NEXT:    vle16.v v24, (a1)
; ZVFHMIN64-NEXT:    vle16.v v0, (a0)
; ZVFHMIN64-NEXT:    addi a0, sp, 640
; ZVFHMIN64-NEXT:    vse16.v v8, (a0)
; ZVFHMIN64-NEXT:    addi a0, sp, 384
; ZVFHMIN64-NEXT:    vse16.v v0, (a0)
; ZVFHMIN64-NEXT:    addi a0, sp, 512
; ZVFHMIN64-NEXT:    vse16.v v16, (a0)
; ZVFHMIN64-NEXT:    addi a0, sp, 256
; ZVFHMIN64-NEXT:    vse16.v v24, (a0)
; ZVFHMIN64-NEXT:    lh a0, 704(sp)
; ZVFHMIN64-NEXT:    lh a1, 448(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 160(sp)
; ZVFHMIN64-NEXT:    lh a0, 702(sp)
; ZVFHMIN64-NEXT:    lh a1, 446(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 159(sp)
; ZVFHMIN64-NEXT:    lh a0, 700(sp)
; ZVFHMIN64-NEXT:    lh a1, 444(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 158(sp)
; ZVFHMIN64-NEXT:    lh a0, 698(sp)
; ZVFHMIN64-NEXT:    lh a1, 442(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 157(sp)
; ZVFHMIN64-NEXT:    lh a0, 696(sp)
; ZVFHMIN64-NEXT:    lh a1, 440(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 156(sp)
; ZVFHMIN64-NEXT:    lh a0, 694(sp)
; ZVFHMIN64-NEXT:    lh a1, 438(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 155(sp)
; ZVFHMIN64-NEXT:    lh a0, 692(sp)
; ZVFHMIN64-NEXT:    lh a1, 436(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 154(sp)
; ZVFHMIN64-NEXT:    lh a0, 690(sp)
; ZVFHMIN64-NEXT:    lh a1, 434(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 153(sp)
; ZVFHMIN64-NEXT:    lh a0, 688(sp)
; ZVFHMIN64-NEXT:    lh a1, 432(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 152(sp)
; ZVFHMIN64-NEXT:    lh a0, 686(sp)
; ZVFHMIN64-NEXT:    lh a1, 430(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 151(sp)
; ZVFHMIN64-NEXT:    lh a0, 684(sp)
; ZVFHMIN64-NEXT:    lh a1, 428(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 150(sp)
; ZVFHMIN64-NEXT:    lh a0, 682(sp)
; ZVFHMIN64-NEXT:    lh a1, 426(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 149(sp)
; ZVFHMIN64-NEXT:    lh a0, 680(sp)
; ZVFHMIN64-NEXT:    lh a1, 424(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 148(sp)
; ZVFHMIN64-NEXT:    lh a0, 678(sp)
; ZVFHMIN64-NEXT:    lh a1, 422(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 147(sp)
; ZVFHMIN64-NEXT:    lh a0, 676(sp)
; ZVFHMIN64-NEXT:    lh a1, 420(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 146(sp)
; ZVFHMIN64-NEXT:    lh a0, 674(sp)
; ZVFHMIN64-NEXT:    lh a1, 418(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 145(sp)
; ZVFHMIN64-NEXT:    lh a0, 672(sp)
; ZVFHMIN64-NEXT:    lh a1, 416(sp)
; ZVFHMIN64-NEXT:    vmv.x.s a2, v8
; ZVFHMIN64-NEXT:    vmv.x.s a3, v0
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a2
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a3
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN64-NEXT:    sb a0, 128(sp)
; ZVFHMIN64-NEXT:    sb a1, 144(sp)
; ZVFHMIN64-NEXT:    lh a0, 576(sp)
; ZVFHMIN64-NEXT:    lh a1, 320(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 224(sp)
; ZVFHMIN64-NEXT:    lh a0, 574(sp)
; ZVFHMIN64-NEXT:    lh a1, 318(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 223(sp)
; ZVFHMIN64-NEXT:    lh a0, 572(sp)
; ZVFHMIN64-NEXT:    lh a1, 316(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 222(sp)
; ZVFHMIN64-NEXT:    lh a0, 570(sp)
; ZVFHMIN64-NEXT:    lh a1, 314(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 221(sp)
; ZVFHMIN64-NEXT:    lh a0, 568(sp)
; ZVFHMIN64-NEXT:    lh a1, 312(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 220(sp)
; ZVFHMIN64-NEXT:    lh a0, 566(sp)
; ZVFHMIN64-NEXT:    lh a1, 310(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 219(sp)
; ZVFHMIN64-NEXT:    lh a0, 564(sp)
; ZVFHMIN64-NEXT:    lh a1, 308(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 218(sp)
; ZVFHMIN64-NEXT:    lh a0, 562(sp)
; ZVFHMIN64-NEXT:    lh a1, 306(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 217(sp)
; ZVFHMIN64-NEXT:    lh a0, 560(sp)
; ZVFHMIN64-NEXT:    lh a1, 304(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 216(sp)
; ZVFHMIN64-NEXT:    lh a0, 558(sp)
; ZVFHMIN64-NEXT:    lh a1, 302(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 215(sp)
; ZVFHMIN64-NEXT:    lh a0, 556(sp)
; ZVFHMIN64-NEXT:    lh a1, 300(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 214(sp)
; ZVFHMIN64-NEXT:    lh a0, 554(sp)
; ZVFHMIN64-NEXT:    lh a1, 298(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 213(sp)
; ZVFHMIN64-NEXT:    lh a0, 552(sp)
; ZVFHMIN64-NEXT:    lh a1, 296(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 212(sp)
; ZVFHMIN64-NEXT:    lh a0, 550(sp)
; ZVFHMIN64-NEXT:    lh a1, 294(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 211(sp)
; ZVFHMIN64-NEXT:    lh a0, 548(sp)
; ZVFHMIN64-NEXT:    lh a1, 292(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 210(sp)
; ZVFHMIN64-NEXT:    lh a0, 546(sp)
; ZVFHMIN64-NEXT:    lh a1, 290(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 209(sp)
; ZVFHMIN64-NEXT:    lh a0, 544(sp)
; ZVFHMIN64-NEXT:    lh a1, 288(sp)
; ZVFHMIN64-NEXT:    vmv.x.s a2, v16
; ZVFHMIN64-NEXT:    vmv.x.s a3, v24
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a2
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a3
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN64-NEXT:    sb a0, 192(sp)
; ZVFHMIN64-NEXT:    sb a1, 208(sp)
; ZVFHMIN64-NEXT:    lh a0, 738(sp)
; ZVFHMIN64-NEXT:    lh a1, 482(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 177(sp)
; ZVFHMIN64-NEXT:    lh a0, 736(sp)
; ZVFHMIN64-NEXT:    lh a1, 480(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 176(sp)
; ZVFHMIN64-NEXT:    lh a0, 734(sp)
; ZVFHMIN64-NEXT:    lh a1, 478(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 175(sp)
; ZVFHMIN64-NEXT:    lh a0, 732(sp)
; ZVFHMIN64-NEXT:    lh a1, 476(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 174(sp)
; ZVFHMIN64-NEXT:    lh a0, 730(sp)
; ZVFHMIN64-NEXT:    lh a1, 474(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 173(sp)
; ZVFHMIN64-NEXT:    lh a0, 728(sp)
; ZVFHMIN64-NEXT:    lh a1, 472(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 172(sp)
; ZVFHMIN64-NEXT:    lh a0, 726(sp)
; ZVFHMIN64-NEXT:    lh a1, 470(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 171(sp)
; ZVFHMIN64-NEXT:    lh a0, 724(sp)
; ZVFHMIN64-NEXT:    lh a1, 468(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 170(sp)
; ZVFHMIN64-NEXT:    lh a0, 722(sp)
; ZVFHMIN64-NEXT:    lh a1, 466(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 169(sp)
; ZVFHMIN64-NEXT:    lh a0, 720(sp)
; ZVFHMIN64-NEXT:    lh a1, 464(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 168(sp)
; ZVFHMIN64-NEXT:    lh a0, 718(sp)
; ZVFHMIN64-NEXT:    lh a1, 462(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 167(sp)
; ZVFHMIN64-NEXT:    lh a0, 716(sp)
; ZVFHMIN64-NEXT:    lh a1, 460(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 166(sp)
; ZVFHMIN64-NEXT:    lh a0, 714(sp)
; ZVFHMIN64-NEXT:    lh a1, 458(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 165(sp)
; ZVFHMIN64-NEXT:    lh a0, 712(sp)
; ZVFHMIN64-NEXT:    lh a1, 456(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a1, fa5, fa4
; ZVFHMIN64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 7
; ZVFHMIN64-NEXT:    vmv.x.s a0, v10
; ZVFHMIN64-NEXT:    sb a1, 164(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 6
; ZVFHMIN64-NEXT:    vmv.x.s a1, v10
; ZVFHMIN64-NEXT:    lh a4, 710(sp)
; ZVFHMIN64-NEXT:    lh a5, 454(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 5
; ZVFHMIN64-NEXT:    vmv.x.s a2, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 4
; ZVFHMIN64-NEXT:    vmv.x.s a3, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a4
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a5
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 3
; ZVFHMIN64-NEXT:    vmv.x.s a4, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 2
; ZVFHMIN64-NEXT:    vmv.x.s a5, v10
; ZVFHMIN64-NEXT:    feq.h a6, fa5, fa4
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 1
; ZVFHMIN64-NEXT:    vmv.x.s a7, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 7
; ZVFHMIN64-NEXT:    vmv.x.s t0, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 6
; ZVFHMIN64-NEXT:    vmv.x.s t1, v10
; ZVFHMIN64-NEXT:    sb a6, 163(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 5
; ZVFHMIN64-NEXT:    vmv.x.s a6, v10
; ZVFHMIN64-NEXT:    lh t2, 708(sp)
; ZVFHMIN64-NEXT:    lh t3, 452(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 4
; ZVFHMIN64-NEXT:    vmv.x.s t4, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 3
; ZVFHMIN64-NEXT:    vmv.x.s t5, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa5, t2
; ZVFHMIN64-NEXT:    fmv.h.x fa4, t3
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 2
; ZVFHMIN64-NEXT:    vmv.x.s t2, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa2, t0
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 1
; ZVFHMIN64-NEXT:    vmv.x.s t0, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a1
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a2
; ZVFHMIN64-NEXT:    fmv.h.x fa1, t1
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a3
; ZVFHMIN64-NEXT:    fmv.h.x ft0, a4
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a5
; ZVFHMIN64-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN64-NEXT:    fmv.h.x fa3, t4
; ZVFHMIN64-NEXT:    fmv.h.x fa2, t2
; ZVFHMIN64-NEXT:    feq.h a2, fa5, fa1
; ZVFHMIN64-NEXT:    sb a0, 162(sp)
; ZVFHMIN64-NEXT:    lh a0, 706(sp)
; ZVFHMIN64-NEXT:    lh a3, 450(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a7
; ZVFHMIN64-NEXT:    fmv.h.x fa1, t0
; ZVFHMIN64-NEXT:    feq.h a4, fa0, fa3
; ZVFHMIN64-NEXT:    fmv.h.x fa3, t5
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a6
; ZVFHMIN64-NEXT:    feq.h a5, ft1, fa2
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a0
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a3
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa1
; ZVFHMIN64-NEXT:    feq.h a3, ft0, fa3
; ZVFHMIN64-NEXT:    feq.h a6, fa4, fa0
; ZVFHMIN64-NEXT:    feq.h a7, fa2, ft1
; ZVFHMIN64-NEXT:    sb a0, 129(sp)
; ZVFHMIN64-NEXT:    sb a5, 130(sp)
; ZVFHMIN64-NEXT:    sb a3, 131(sp)
; ZVFHMIN64-NEXT:    sb a4, 132(sp)
; ZVFHMIN64-NEXT:    sb a6, 133(sp)
; ZVFHMIN64-NEXT:    sb a2, 134(sp)
; ZVFHMIN64-NEXT:    sb a1, 135(sp)
; ZVFHMIN64-NEXT:    sb a7, 161(sp)
; ZVFHMIN64-NEXT:    lh a0, 610(sp)
; ZVFHMIN64-NEXT:    lh a1, 354(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 241(sp)
; ZVFHMIN64-NEXT:    lh a0, 608(sp)
; ZVFHMIN64-NEXT:    lh a1, 352(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 240(sp)
; ZVFHMIN64-NEXT:    lh a0, 606(sp)
; ZVFHMIN64-NEXT:    lh a1, 350(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 239(sp)
; ZVFHMIN64-NEXT:    lh a0, 604(sp)
; ZVFHMIN64-NEXT:    lh a1, 348(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 238(sp)
; ZVFHMIN64-NEXT:    lh a0, 602(sp)
; ZVFHMIN64-NEXT:    lh a1, 346(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 237(sp)
; ZVFHMIN64-NEXT:    lh a0, 600(sp)
; ZVFHMIN64-NEXT:    lh a1, 344(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 236(sp)
; ZVFHMIN64-NEXT:    lh a0, 598(sp)
; ZVFHMIN64-NEXT:    lh a1, 342(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 235(sp)
; ZVFHMIN64-NEXT:    lh a0, 596(sp)
; ZVFHMIN64-NEXT:    lh a1, 340(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 234(sp)
; ZVFHMIN64-NEXT:    lh a0, 594(sp)
; ZVFHMIN64-NEXT:    lh a1, 338(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 233(sp)
; ZVFHMIN64-NEXT:    lh a0, 592(sp)
; ZVFHMIN64-NEXT:    lh a1, 336(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 232(sp)
; ZVFHMIN64-NEXT:    lh a0, 590(sp)
; ZVFHMIN64-NEXT:    lh a1, 334(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 231(sp)
; ZVFHMIN64-NEXT:    lh a0, 588(sp)
; ZVFHMIN64-NEXT:    lh a1, 332(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 230(sp)
; ZVFHMIN64-NEXT:    lh a0, 586(sp)
; ZVFHMIN64-NEXT:    lh a1, 330(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 229(sp)
; ZVFHMIN64-NEXT:    lh a0, 584(sp)
; ZVFHMIN64-NEXT:    lh a1, 328(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a1, fa5, fa4
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 7
; ZVFHMIN64-NEXT:    vmv.x.s a0, v10
; ZVFHMIN64-NEXT:    sb a1, 228(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 6
; ZVFHMIN64-NEXT:    vmv.x.s a1, v10
; ZVFHMIN64-NEXT:    lh a4, 582(sp)
; ZVFHMIN64-NEXT:    lh a5, 326(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 5
; ZVFHMIN64-NEXT:    vmv.x.s a2, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 4
; ZVFHMIN64-NEXT:    vmv.x.s a3, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a4
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a5
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 3
; ZVFHMIN64-NEXT:    vmv.x.s a4, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 2
; ZVFHMIN64-NEXT:    vmv.x.s a5, v10
; ZVFHMIN64-NEXT:    feq.h a6, fa5, fa4
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 1
; ZVFHMIN64-NEXT:    vmv.x.s a7, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 7
; ZVFHMIN64-NEXT:    vmv.x.s t0, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 6
; ZVFHMIN64-NEXT:    vmv.x.s t1, v10
; ZVFHMIN64-NEXT:    sb a6, 227(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 5
; ZVFHMIN64-NEXT:    vmv.x.s a6, v10
; ZVFHMIN64-NEXT:    lh t2, 580(sp)
; ZVFHMIN64-NEXT:    lh t3, 324(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 4
; ZVFHMIN64-NEXT:    vmv.x.s t4, v10
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 3
; ZVFHMIN64-NEXT:    vmv.x.s t5, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa5, t2
; ZVFHMIN64-NEXT:    fmv.h.x fa4, t3
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 2
; ZVFHMIN64-NEXT:    vmv.x.s t2, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa2, t0
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v24, 1
; ZVFHMIN64-NEXT:    vmv.x.s t0, v10
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a1
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a2
; ZVFHMIN64-NEXT:    fmv.h.x fa1, t1
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a3
; ZVFHMIN64-NEXT:    fmv.h.x ft0, a4
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a5
; ZVFHMIN64-NEXT:    feq.h a1, fa3, fa2
; ZVFHMIN64-NEXT:    fmv.h.x fa3, t4
; ZVFHMIN64-NEXT:    fmv.h.x fa2, t2
; ZVFHMIN64-NEXT:    feq.h a2, fa5, fa1
; ZVFHMIN64-NEXT:    sb a0, 226(sp)
; ZVFHMIN64-NEXT:    lh a0, 578(sp)
; ZVFHMIN64-NEXT:    lh a3, 322(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a7
; ZVFHMIN64-NEXT:    fmv.h.x fa1, t0
; ZVFHMIN64-NEXT:    feq.h a4, fa0, fa3
; ZVFHMIN64-NEXT:    fmv.h.x fa3, t5
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a6
; ZVFHMIN64-NEXT:    feq.h a5, ft1, fa2
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a0
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a3
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa1
; ZVFHMIN64-NEXT:    feq.h a3, ft0, fa3
; ZVFHMIN64-NEXT:    feq.h a6, fa4, fa0
; ZVFHMIN64-NEXT:    feq.h a7, fa2, ft1
; ZVFHMIN64-NEXT:    sb a0, 193(sp)
; ZVFHMIN64-NEXT:    sb a5, 194(sp)
; ZVFHMIN64-NEXT:    sb a3, 195(sp)
; ZVFHMIN64-NEXT:    sb a4, 196(sp)
; ZVFHMIN64-NEXT:    sb a6, 197(sp)
; ZVFHMIN64-NEXT:    sb a2, 198(sp)
; ZVFHMIN64-NEXT:    sb a1, 199(sp)
; ZVFHMIN64-NEXT:    sb a7, 225(sp)
; ZVFHMIN64-NEXT:    lh a0, 766(sp)
; ZVFHMIN64-NEXT:    lh a1, 510(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 191(sp)
; ZVFHMIN64-NEXT:    lh a0, 764(sp)
; ZVFHMIN64-NEXT:    lh a1, 508(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 190(sp)
; ZVFHMIN64-NEXT:    lh a0, 762(sp)
; ZVFHMIN64-NEXT:    lh a1, 506(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 189(sp)
; ZVFHMIN64-NEXT:    lh a0, 760(sp)
; ZVFHMIN64-NEXT:    lh a1, 504(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 188(sp)
; ZVFHMIN64-NEXT:    lh a0, 758(sp)
; ZVFHMIN64-NEXT:    lh a1, 502(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 187(sp)
; ZVFHMIN64-NEXT:    lh a0, 756(sp)
; ZVFHMIN64-NEXT:    lh a1, 500(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 186(sp)
; ZVFHMIN64-NEXT:    lh a0, 754(sp)
; ZVFHMIN64-NEXT:    lh a1, 498(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 185(sp)
; ZVFHMIN64-NEXT:    lh a0, 752(sp)
; ZVFHMIN64-NEXT:    lh a1, 496(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 184(sp)
; ZVFHMIN64-NEXT:    lh a0, 750(sp)
; ZVFHMIN64-NEXT:    lh a1, 494(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 183(sp)
; ZVFHMIN64-NEXT:    lh a0, 748(sp)
; ZVFHMIN64-NEXT:    lh a1, 492(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 182(sp)
; ZVFHMIN64-NEXT:    lh a0, 746(sp)
; ZVFHMIN64-NEXT:    lh a1, 490(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    vsetivli zero, 1, e16, m2, ta, ma
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 15
; ZVFHMIN64-NEXT:    csrr a1, vlenb
; ZVFHMIN64-NEXT:    slli a1, a1, 2
; ZVFHMIN64-NEXT:    add a1, sp, a1
; ZVFHMIN64-NEXT:    addi a1, a1, 880
; ZVFHMIN64-NEXT:    vs2r.v v10, (a1) # vscale x 16-byte Folded Spill
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 14
; ZVFHMIN64-NEXT:    csrr a1, vlenb
; ZVFHMIN64-NEXT:    slli a1, a1, 1
; ZVFHMIN64-NEXT:    add a1, sp, a1
; ZVFHMIN64-NEXT:    addi a1, a1, 880
; ZVFHMIN64-NEXT:    vs2r.v v10, (a1) # vscale x 16-byte Folded Spill
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v8, 13
; ZVFHMIN64-NEXT:    addi a1, sp, 880
; ZVFHMIN64-NEXT:    vs2r.v v10, (a1) # vscale x 16-byte Folded Spill
; ZVFHMIN64-NEXT:    vslidedown.vi v18, v8, 12
; ZVFHMIN64-NEXT:    vslidedown.vi v20, v8, 11
; ZVFHMIN64-NEXT:    sb a0, 181(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v22, v8, 10
; ZVFHMIN64-NEXT:    lh a0, 744(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v6, v8, 9
; ZVFHMIN64-NEXT:    vslidedown.vi v4, v8, 8
; ZVFHMIN64-NEXT:    lh a1, 488(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v2, v0, 15
; ZVFHMIN64-NEXT:    vslidedown.vi v8, v0, 14
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v0, 13
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    vslidedown.vi v12, v0, 12
; ZVFHMIN64-NEXT:    vslidedown.vi v28, v0, 11
; ZVFHMIN64-NEXT:    vslidedown.vi v30, v0, 10
; ZVFHMIN64-NEXT:    vslidedown.vi v26, v0, 9
; ZVFHMIN64-NEXT:    vslidedown.vi v0, v0, 8
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    csrr a1, vlenb
; ZVFHMIN64-NEXT:    slli a1, a1, 2
; ZVFHMIN64-NEXT:    add a1, sp, a1
; ZVFHMIN64-NEXT:    addi a1, a1, 880
; ZVFHMIN64-NEXT:    vl2r.v v14, (a1) # vscale x 16-byte Folded Reload
; ZVFHMIN64-NEXT:    vmv.x.s a1, v14
; ZVFHMIN64-NEXT:    csrr a2, vlenb
; ZVFHMIN64-NEXT:    slli a2, a2, 1
; ZVFHMIN64-NEXT:    add a2, sp, a2
; ZVFHMIN64-NEXT:    addi a2, a2, 880
; ZVFHMIN64-NEXT:    vl2r.v v14, (a2) # vscale x 16-byte Folded Reload
; ZVFHMIN64-NEXT:    vmv.x.s a2, v14
; ZVFHMIN64-NEXT:    addi a3, sp, 880
; ZVFHMIN64-NEXT:    vl2r.v v14, (a3) # vscale x 16-byte Folded Reload
; ZVFHMIN64-NEXT:    vmv.x.s a3, v14
; ZVFHMIN64-NEXT:    vmv.x.s a4, v18
; ZVFHMIN64-NEXT:    vmv.x.s a5, v20
; ZVFHMIN64-NEXT:    vmv.x.s a6, v22
; ZVFHMIN64-NEXT:    sb a0, 180(sp)
; ZVFHMIN64-NEXT:    lh a0, 742(sp)
; ZVFHMIN64-NEXT:    lh a7, 486(sp)
; ZVFHMIN64-NEXT:    vmv.x.s t0, v6
; ZVFHMIN64-NEXT:    vmv.x.s t1, v4
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a1
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a2
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a3
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa1, a7
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a4
; ZVFHMIN64-NEXT:    vmv.x.s a0, v2
; ZVFHMIN64-NEXT:    vmv.x.s a1, v8
; ZVFHMIN64-NEXT:    fmv.h.x ft0, a0
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a5
; ZVFHMIN64-NEXT:    vmv.x.s a0, v10
; ZVFHMIN64-NEXT:    feq.h a2, fa2, fa1
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN64-NEXT:    fmv.h.x fa1, a6
; ZVFHMIN64-NEXT:    vmv.x.s a1, v12
; ZVFHMIN64-NEXT:    feq.h a3, fa5, ft0
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x ft0, t0
; ZVFHMIN64-NEXT:    vmv.x.s a0, v28
; ZVFHMIN64-NEXT:    vmv.x.s a4, v30
; ZVFHMIN64-NEXT:    feq.h a5, fa4, fa2
; ZVFHMIN64-NEXT:    fmv.h.x fa4, t1
; ZVFHMIN64-NEXT:    vmv.x.s a6, v26
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN64-NEXT:    feq.h a1, fa3, fa5
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    sb a2, 179(sp)
; ZVFHMIN64-NEXT:    lh a0, 740(sp)
; ZVFHMIN64-NEXT:    lh a2, 484(sp)
; ZVFHMIN64-NEXT:    vmv.x.s a7, v0
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a4
; ZVFHMIN64-NEXT:    feq.h a4, fa0, fa2
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a7
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a6
; ZVFHMIN64-NEXT:    feq.h a6, ft1, fa5
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a2
; ZVFHMIN64-NEXT:    feq.h a0, fa1, fa3
; ZVFHMIN64-NEXT:    feq.h a2, fa4, fa2
; ZVFHMIN64-NEXT:    feq.h a7, ft0, fa0
; ZVFHMIN64-NEXT:    feq.h t0, fa5, ft1
; ZVFHMIN64-NEXT:    sb a4, 140(sp)
; ZVFHMIN64-NEXT:    sb a1, 141(sp)
; ZVFHMIN64-NEXT:    sb a5, 142(sp)
; ZVFHMIN64-NEXT:    sb a3, 143(sp)
; ZVFHMIN64-NEXT:    sb a2, 136(sp)
; ZVFHMIN64-NEXT:    sb a7, 137(sp)
; ZVFHMIN64-NEXT:    sb a0, 138(sp)
; ZVFHMIN64-NEXT:    sb a6, 139(sp)
; ZVFHMIN64-NEXT:    sb t0, 178(sp)
; ZVFHMIN64-NEXT:    lh a0, 638(sp)
; ZVFHMIN64-NEXT:    lh a1, 382(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 255(sp)
; ZVFHMIN64-NEXT:    lh a0, 636(sp)
; ZVFHMIN64-NEXT:    lh a1, 380(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 254(sp)
; ZVFHMIN64-NEXT:    lh a0, 634(sp)
; ZVFHMIN64-NEXT:    lh a1, 378(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 253(sp)
; ZVFHMIN64-NEXT:    lh a0, 632(sp)
; ZVFHMIN64-NEXT:    lh a1, 376(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 252(sp)
; ZVFHMIN64-NEXT:    lh a0, 630(sp)
; ZVFHMIN64-NEXT:    lh a1, 374(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 251(sp)
; ZVFHMIN64-NEXT:    lh a0, 628(sp)
; ZVFHMIN64-NEXT:    lh a1, 372(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 250(sp)
; ZVFHMIN64-NEXT:    lh a0, 626(sp)
; ZVFHMIN64-NEXT:    lh a1, 370(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 249(sp)
; ZVFHMIN64-NEXT:    lh a0, 624(sp)
; ZVFHMIN64-NEXT:    lh a1, 368(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 248(sp)
; ZVFHMIN64-NEXT:    lh a0, 622(sp)
; ZVFHMIN64-NEXT:    lh a1, 366(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 247(sp)
; ZVFHMIN64-NEXT:    lh a0, 620(sp)
; ZVFHMIN64-NEXT:    lh a1, 364(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    sb a0, 246(sp)
; ZVFHMIN64-NEXT:    lh a0, 618(sp)
; ZVFHMIN64-NEXT:    lh a1, 362(sp)
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    vslidedown.vi v8, v16, 15
; ZVFHMIN64-NEXT:    csrr a0, vlenb
; ZVFHMIN64-NEXT:    slli a0, a0, 2
; ZVFHMIN64-NEXT:    add a0, sp, a0
; ZVFHMIN64-NEXT:    addi a0, a0, 880
; ZVFHMIN64-NEXT:    vs2r.v v8, (a0) # vscale x 16-byte Folded Spill
; ZVFHMIN64-NEXT:    vslidedown.vi v10, v16, 14
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    vslidedown.vi v12, v16, 13
; ZVFHMIN64-NEXT:    vslidedown.vi v14, v16, 12
; ZVFHMIN64-NEXT:    vslidedown.vi v18, v16, 11
; ZVFHMIN64-NEXT:    vslidedown.vi v20, v16, 10
; ZVFHMIN64-NEXT:    vslidedown.vi v30, v16, 9
; ZVFHMIN64-NEXT:    vslidedown.vi v6, v16, 8
; ZVFHMIN64-NEXT:    sb a0, 245(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v4, v24, 15
; ZVFHMIN64-NEXT:    lh a0, 616(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v2, v24, 14
; ZVFHMIN64-NEXT:    lh a1, 360(sp)
; ZVFHMIN64-NEXT:    vslidedown.vi v0, v24, 13
; ZVFHMIN64-NEXT:    vslidedown.vi v8, v24, 12
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    vslidedown.vi v26, v24, 11
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a1
; ZVFHMIN64-NEXT:    vslidedown.vi v28, v24, 10
; ZVFHMIN64-NEXT:    vslidedown.vi v22, v24, 9
; ZVFHMIN64-NEXT:    vslidedown.vi v16, v24, 8
; ZVFHMIN64-NEXT:    csrr a0, vlenb
; ZVFHMIN64-NEXT:    slli a0, a0, 2
; ZVFHMIN64-NEXT:    add a0, sp, a0
; ZVFHMIN64-NEXT:    addi a0, a0, 880
; ZVFHMIN64-NEXT:    vl2r.v v24, (a0) # vscale x 16-byte Folded Reload
; ZVFHMIN64-NEXT:    vmv.x.s a0, v24
; ZVFHMIN64-NEXT:    vmv.x.s a1, v10
; ZVFHMIN64-NEXT:    feq.h a2, fa5, fa4
; ZVFHMIN64-NEXT:    vmv.x.s a3, v12
; ZVFHMIN64-NEXT:    vmv.x.s a4, v14
; ZVFHMIN64-NEXT:    vmv.x.s a5, v18
; ZVFHMIN64-NEXT:    vmv.x.s a6, v20
; ZVFHMIN64-NEXT:    vmv.x.s a7, v30
; ZVFHMIN64-NEXT:    vmv.x.s t0, v6
; ZVFHMIN64-NEXT:    sb a2, 244(sp)
; ZVFHMIN64-NEXT:    lh a2, 614(sp)
; ZVFHMIN64-NEXT:    lh t1, 358(sp)
; ZVFHMIN64-NEXT:    vmv.x.s t2, v4
; ZVFHMIN64-NEXT:    vmv.x.s t3, v2
; ZVFHMIN64-NEXT:    vmv.x.s t4, v0
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a2
; ZVFHMIN64-NEXT:    fmv.h.x fa4, t1
; ZVFHMIN64-NEXT:    vmv.x.s a2, v8
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa2, a1
; ZVFHMIN64-NEXT:    fmv.h.x fa1, t2
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a3
; ZVFHMIN64-NEXT:    fmv.h.x ft0, a4
; ZVFHMIN64-NEXT:    fmv.h.x ft1, t3
; ZVFHMIN64-NEXT:    feq.h a0, fa5, fa4
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a5
; ZVFHMIN64-NEXT:    fmv.h.x fa4, a6
; ZVFHMIN64-NEXT:    feq.h a1, fa3, fa1
; ZVFHMIN64-NEXT:    fmv.h.x fa3, t4
; ZVFHMIN64-NEXT:    fmv.h.x fa1, a7
; ZVFHMIN64-NEXT:    vmv.x.s a3, v26
; ZVFHMIN64-NEXT:    vmv.x.s a4, v28
; ZVFHMIN64-NEXT:    feq.h a5, fa2, ft1
; ZVFHMIN64-NEXT:    fmv.h.x fa2, t0
; ZVFHMIN64-NEXT:    vmv.x.s a6, v22
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a2
; ZVFHMIN64-NEXT:    feq.h a2, fa0, fa3
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a3
; ZVFHMIN64-NEXT:    sb a0, 243(sp)
; ZVFHMIN64-NEXT:    lh a0, 612(sp)
; ZVFHMIN64-NEXT:    lh a3, 356(sp)
; ZVFHMIN64-NEXT:    vmv.x.s a7, v16
; ZVFHMIN64-NEXT:    fmv.h.x fa0, a4
; ZVFHMIN64-NEXT:    feq.h a4, ft0, ft1
; ZVFHMIN64-NEXT:    fmv.h.x ft0, a7
; ZVFHMIN64-NEXT:    fmv.h.x ft1, a6
; ZVFHMIN64-NEXT:    feq.h a6, fa5, fa3
; ZVFHMIN64-NEXT:    fmv.h.x fa5, a0
; ZVFHMIN64-NEXT:    fmv.h.x fa3, a3
; ZVFHMIN64-NEXT:    feq.h a0, fa4, fa0
; ZVFHMIN64-NEXT:    feq.h a3, fa2, ft0
; ZVFHMIN64-NEXT:    feq.h a7, fa1, ft1
; ZVFHMIN64-NEXT:    feq.h t0, fa5, fa3
; ZVFHMIN64-NEXT:    sb a4, 204(sp)
; ZVFHMIN64-NEXT:    sb a2, 205(sp)
; ZVFHMIN64-NEXT:    sb a5, 206(sp)
; ZVFHMIN64-NEXT:    sb a1, 207(sp)
; ZVFHMIN64-NEXT:    sb a3, 200(sp)
; ZVFHMIN64-NEXT:    sb a7, 201(sp)
; ZVFHMIN64-NEXT:    sb a0, 202(sp)
; ZVFHMIN64-NEXT:    sb a6, 203(sp)
; ZVFHMIN64-NEXT:    sb t0, 242(sp)
; ZVFHMIN64-NEXT:    li a0, 128
; ZVFHMIN64-NEXT:    addi a1, sp, 128
; ZVFHMIN64-NEXT:    vsetvli zero, a0, e8, m8, ta, ma
; ZVFHMIN64-NEXT:    vle8.v v8, (a1)
; ZVFHMIN64-NEXT:    vand.vi v8, v8, 1
; ZVFHMIN64-NEXT:    vmsne.vi v0, v8, 0
; ZVFHMIN64-NEXT:    addi sp, s0, -896
; ZVFHMIN64-NEXT:    .cfi_def_cfa sp, 896
; ZVFHMIN64-NEXT:    ld ra, 888(sp) # 8-byte Folded Reload
; ZVFHMIN64-NEXT:    ld s0, 880(sp) # 8-byte Folded Reload
; ZVFHMIN64-NEXT:    .cfi_restore ra
; ZVFHMIN64-NEXT:    .cfi_restore s0
; ZVFHMIN64-NEXT:    addi sp, sp, 896
; ZVFHMIN64-NEXT:    .cfi_def_cfa_offset 0
; ZVFHMIN64-NEXT:    ret
  %v = call <128 x i1> @llvm.vp.fcmp.v128f16(<128 x half> %va, <128 x half> %vb, metadata !"oeq", <128 x i1> %m, i32 %evl)
  ret <128 x i1> %v
}

declare <7 x i1> @llvm.vp.fcmp.v7f64(<7 x double>, <7 x double>, metadata, <7 x i1>, i32)

define <7 x i1> @fcmp_oeq_vv_v7f64(<7 x double> %va, <7 x double> %vb, <7 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oeq_vv_v7f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <7 x i1> @llvm.vp.fcmp.v7f64(<7 x double> %va, <7 x double> %vb, metadata !"oeq", <7 x i1> %m, i32 %evl)
  ret <7 x i1> %v
}

declare <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double>, <8 x double>, metadata, <8 x i1>, i32)

define <8 x i1> @fcmp_oeq_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oeq_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"oeq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oeq_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oeq_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"oeq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oeq_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oeq_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"oeq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ogt_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ogt_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vv v16, v12, v8, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ogt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ogt_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ogt_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfgt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ogt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ogt_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ogt_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ogt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oge_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oge_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vv v16, v12, v8, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"oge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oge_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oge_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfge.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"oge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_oge_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oge_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"oge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_olt_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_olt_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"olt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_olt_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_olt_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"olt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_olt_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_olt_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfgt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"olt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ole_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ole_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ole", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ole_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ole_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ole", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ole_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ole_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfge.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ole", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_one_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_one_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmflt.vv v17, v12, v8, v0.t
; CHECK-NEXT:    vmor.mm v0, v17, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"one", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_one_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_one_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmfgt.vf v13, v8, fa0, v0.t
; CHECK-NEXT:    vmor.mm v0, v13, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"one", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_one_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_one_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfgt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmflt.vf v13, v8, fa0, v0.t
; CHECK-NEXT:    vmor.mm v0, v13, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"one", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ord_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ord_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vv v16, v12, v12, v0.t
; CHECK-NEXT:    vmfeq.vv v12, v8, v8, v0.t
; CHECK-NEXT:    vmand.mm v0, v12, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ord", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ord_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ord_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; CHECK-NEXT:    vfmv.v.f v12, fa0
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vf v16, v12, fa0, v0.t
; CHECK-NEXT:    vmfeq.vv v12, v8, v8, v0.t
; CHECK-NEXT:    vmand.mm v0, v12, v16
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ord", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ord_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ord_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; CHECK-NEXT:    vfmv.v.f v12, fa0
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfeq.vf v16, v12, fa0, v0.t
; CHECK-NEXT:    vmfeq.vv v12, v8, v8, v0.t
; CHECK-NEXT:    vmand.mm v0, v16, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ord", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ueq_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ueq_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmflt.vv v17, v12, v8, v0.t
; CHECK-NEXT:    vmnor.mm v0, v17, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ueq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ueq_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ueq_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmfgt.vf v13, v8, fa0, v0.t
; CHECK-NEXT:    vmnor.mm v0, v13, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ueq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ueq_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ueq_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfgt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmflt.vf v13, v8, fa0, v0.t
; CHECK-NEXT:    vmnor.mm v0, v13, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ueq", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ugt_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ugt_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmnot.m v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ugt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ugt_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ugt_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ugt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ugt_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ugt_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfge.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ugt", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uge_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_uge_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmnot.m v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"uge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uge_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_uge_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"uge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uge_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_uge_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfgt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"uge", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ult_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ult_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vv v16, v12, v8, v0.t
; CHECK-NEXT:    vmnot.m v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ult", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ult_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ult_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfge.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ult", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ult_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ult_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfle.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ult", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ule_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ule_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vv v16, v12, v8, v0.t
; CHECK-NEXT:    vmnot.m v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ule", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ule_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ule_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfgt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"ule", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_ule_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_ule_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmflt.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmnot.m v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"ule", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_une_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_une_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfne.vv v16, v8, v12, v0.t
; CHECK-NEXT:    vmv1r.v v0, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"une", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_une_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_une_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfne.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"une", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_une_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_une_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfne.vf v12, v8, fa0, v0.t
; CHECK-NEXT:    vmv1r.v v0, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"une", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uno_vv_v8f64(<8 x double> %va, <8 x double> %vb, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_uno_vv_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfne.vv v16, v12, v12, v0.t
; CHECK-NEXT:    vmfne.vv v12, v8, v8, v0.t
; CHECK-NEXT:    vmor.mm v0, v12, v16
; CHECK-NEXT:    ret
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"uno", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uno_vf_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_uno_vf_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; CHECK-NEXT:    vfmv.v.f v12, fa0
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfne.vf v16, v12, fa0, v0.t
; CHECK-NEXT:    vmfne.vv v12, v8, v8, v0.t
; CHECK-NEXT:    vmor.mm v0, v12, v16
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %va, <8 x double> %vb, metadata !"uno", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

define <8 x i1> @fcmp_uno_vf_swap_v8f64(<8 x double> %va, double %b, <8 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_uno_vf_swap_v8f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; CHECK-NEXT:    vfmv.v.f v12, fa0
; CHECK-NEXT:    vsetvli zero, a0, e64, m4, ta, ma
; CHECK-NEXT:    vmfne.vf v16, v12, fa0, v0.t
; CHECK-NEXT:    vmfne.vv v12, v8, v8, v0.t
; CHECK-NEXT:    vmor.mm v0, v16, v12
; CHECK-NEXT:    ret
  %elt.head = insertelement <8 x double> poison, double %b, i32 0
  %vb = shufflevector <8 x double> %elt.head, <8 x double> poison, <8 x i32> zeroinitializer
  %v = call <8 x i1> @llvm.vp.fcmp.v8f64(<8 x double> %vb, <8 x double> %va, metadata !"uno", <8 x i1> %m, i32 %evl)
  ret <8 x i1> %v
}

declare <32 x i1> @llvm.vp.fcmp.v32f64(<32 x double>, <32 x double>, metadata, <32 x i1>, i32)

define <32 x i1> @fcmp_oeq_vv_v32f64(<32 x double> %va, <32 x double> %vb, <32 x i1> %m, i32 zeroext %evl) {
; CHECK-LABEL: fcmp_oeq_vv_v32f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    .cfi_def_cfa_offset 16
; CHECK-NEXT:    csrr a1, vlenb
; CHECK-NEXT:    slli a1, a1, 3
; CHECK-NEXT:    sub sp, sp, a1
; CHECK-NEXT:    .cfi_escape 0x0f, 0x0d, 0x72, 0x00, 0x11, 0x10, 0x22, 0x11, 0x08, 0x92, 0xa2, 0x38, 0x00, 0x1e, 0x22 # sp + 16 + 8 * vlenb
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vs8r.v v16, (a1) # vscale x 64-byte Folded Spill
; CHECK-NEXT:    addi a1, a0, 128
; CHECK-NEXT:    li a3, 16
; CHECK-NEXT:    vsetivli zero, 16, e64, m8, ta, ma
; CHECK-NEXT:    vle64.v v16, (a1)
; CHECK-NEXT:    vsetivli zero, 2, e8, mf4, ta, ma
; CHECK-NEXT:    vslidedown.vi v7, v0, 2
; CHECK-NEXT:    mv a1, a2
; CHECK-NEXT:    vsetivli zero, 16, e64, m8, ta, ma
; CHECK-NEXT:    vle64.v v24, (a0)
; CHECK-NEXT:    bltu a2, a3, .LBB87_2
; CHECK-NEXT:  # %bb.1:
; CHECK-NEXT:    li a1, 16
; CHECK-NEXT:  .LBB87_2:
; CHECK-NEXT:    vsetvli zero, a1, e64, m8, ta, ma
; CHECK-NEXT:    vmfeq.vv v6, v8, v24, v0.t
; CHECK-NEXT:    addi a0, a2, -16
; CHECK-NEXT:    sltu a1, a2, a0
; CHECK-NEXT:    addi a1, a1, -1
; CHECK-NEXT:    and a0, a1, a0
; CHECK-NEXT:    vmv1r.v v0, v7
; CHECK-NEXT:    addi a1, sp, 16
; CHECK-NEXT:    vl8r.v v24, (a1) # vscale x 64-byte Folded Reload
; CHECK-NEXT:    vsetvli zero, a0, e64, m8, ta, ma
; CHECK-NEXT:    vmfeq.vv v8, v24, v16, v0.t
; CHECK-NEXT:    vsetivli zero, 4, e8, mf4, ta, ma
; CHECK-NEXT:    vslideup.vi v6, v8, 2
; CHECK-NEXT:    vmv1r.v v0, v6
; CHECK-NEXT:    csrr a0, vlenb
; CHECK-NEXT:    slli a0, a0, 3
; CHECK-NEXT:    add sp, sp, a0
; CHECK-NEXT:    .cfi_def_cfa sp, 16
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    .cfi_def_cfa_offset 0
; CHECK-NEXT:    ret
  %v = call <32 x i1> @llvm.vp.fcmp.v32f64(<32 x double> %va, <32 x double> %vb, metadata !"oeq", <32 x i1> %m, i32 %evl)
  ret <32 x i1> %v
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; ZVFH32: {{.*}}
; ZVFH64: {{.*}}
