
project_13_raster_plate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d24  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003efc  08003efc  00013efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f0c  08003f0c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003f0c  08003f0c  00013f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f14  08003f14  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f14  08003f14  00013f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f18  08003f18  00013f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003f1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  20000010  08003f28  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000204  08003f28  00020204  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dd7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001d95  00000000  00000000  00030e13  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fd0  00000000  00000000  00032ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ee8  00000000  00000000  00033b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001da96  00000000  00000000  00034a60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b4ba  00000000  00000000  000524f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c5a09  00000000  00000000  0005d9b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001233b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042fc  00000000  00000000  00123434  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003ee4 	.word	0x08003ee4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08003ee4 	.word	0x08003ee4

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f001 facb 	bl	8001ab6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f80b 	bl	800053a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 f94e 	bl	80007c4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000528:	f000 f8b2 	bl	8000690 <MX_TIM2_Init>
  MX_TIM3_Init();
 800052c:	f000 f8fc 	bl	8000728 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 8000530:	f000 f868 	bl	8000604 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  device_init();
 8000534:	f000 fad0 	bl	8000ad8 <device_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000538:	e7fe      	b.n	8000538 <main+0x20>

0800053a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b0a4      	sub	sp, #144	; 0x90
 800053e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000540:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000544:	2238      	movs	r2, #56	; 0x38
 8000546:	2100      	movs	r1, #0
 8000548:	4618      	mov	r0, r3
 800054a:	f003 fcc3 	bl	8003ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]
 8000558:	609a      	str	r2, [r3, #8]
 800055a:	60da      	str	r2, [r3, #12]
 800055c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800055e:	463b      	mov	r3, r7
 8000560:	2244      	movs	r2, #68	; 0x44
 8000562:	2100      	movs	r1, #0
 8000564:	4618      	mov	r0, r3
 8000566:	f003 fcb5 	bl	8003ed4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800056a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800056e:	f001 ff85 	bl	800247c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000572:	2301      	movs	r3, #1
 8000574:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000576:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800057a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057c:	2302      	movs	r3, #2
 800057e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000580:	2303      	movs	r3, #3
 8000582:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000584:	2302      	movs	r3, #2
 8000586:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000588:	2308      	movs	r3, #8
 800058a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800058e:	2302      	movs	r3, #2
 8000590:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000594:	2302      	movs	r3, #2
 8000596:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800059a:	2302      	movs	r3, #2
 800059c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80005a4:	4618      	mov	r0, r3
 80005a6:	f002 f81d 	bl	80025e4 <HAL_RCC_OscConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80005b0:	f000 f986 	bl	80008c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b4:	230f      	movs	r3, #15
 80005b6:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b8:	2303      	movs	r3, #3
 80005ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005bc:	2300      	movs	r3, #0
 80005be:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c0:	2300      	movs	r3, #0
 80005c2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c4:	2300      	movs	r3, #0
 80005c6:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005c8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005cc:	2101      	movs	r1, #1
 80005ce:	4618      	mov	r0, r3
 80005d0:	f002 fb20 	bl	8002c14 <HAL_RCC_ClockConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80005da:	f000 f971 	bl	80008c0 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80005de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80005e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80005e8:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ea:	463b      	mov	r3, r7
 80005ec:	4618      	mov	r0, r3
 80005ee:	f002 fcf5 	bl	8002fdc <HAL_RCCEx_PeriphCLKConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80005f8:	f000 f962 	bl	80008c0 <Error_Handler>
  }
}
 80005fc:	bf00      	nop
 80005fe:	3790      	adds	r7, #144	; 0x90
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000608:	4b1f      	ldr	r3, [pc, #124]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800060a:	4a20      	ldr	r2, [pc, #128]	; (800068c <MX_FDCAN1_Init+0x88>)
 800060c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800060e:	4b1e      	ldr	r3, [pc, #120]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000610:	2200      	movs	r2, #0
 8000612:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000614:	4b1c      	ldr	r3, [pc, #112]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000616:	2200      	movs	r2, #0
 8000618:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800061a:	4b1b      	ldr	r3, [pc, #108]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800061c:	2200      	movs	r2, #0
 800061e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000620:	4b19      	ldr	r3, [pc, #100]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000622:	2200      	movs	r2, #0
 8000624:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000626:	4b18      	ldr	r3, [pc, #96]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000628:	2200      	movs	r2, #0
 800062a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800062c:	4b16      	ldr	r3, [pc, #88]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800062e:	2200      	movs	r2, #0
 8000630:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000632:	4b15      	ldr	r3, [pc, #84]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000634:	2201      	movs	r2, #1
 8000636:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000638:	4b13      	ldr	r3, [pc, #76]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800063a:	2201      	movs	r2, #1
 800063c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 800063e:	4b12      	ldr	r3, [pc, #72]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000640:	2202      	movs	r2, #2
 8000642:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000644:	4b10      	ldr	r3, [pc, #64]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000646:	2202      	movs	r2, #2
 8000648:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800064a:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800064c:	2201      	movs	r2, #1
 800064e:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000650:	4b0d      	ldr	r3, [pc, #52]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000652:	2201      	movs	r2, #1
 8000654:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000656:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000658:	2201      	movs	r2, #1
 800065a:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800065c:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800065e:	2201      	movs	r2, #1
 8000660:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000662:	4b09      	ldr	r3, [pc, #36]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000664:	2200      	movs	r2, #0
 8000666:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000668:	4b07      	ldr	r3, [pc, #28]	; (8000688 <MX_FDCAN1_Init+0x84>)
 800066a:	2200      	movs	r2, #0
 800066c:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000674:	4804      	ldr	r0, [pc, #16]	; (8000688 <MX_FDCAN1_Init+0x84>)
 8000676:	f001 fb9f 	bl	8001db8 <HAL_FDCAN_Init>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000680:	f000 f91e 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000684:	bf00      	nop
 8000686:	bd80      	pop	{r7, pc}
 8000688:	200000fc 	.word	0x200000fc
 800068c:	40006400 	.word	0x40006400

08000690 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b088      	sub	sp, #32
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000696:	f107 0310 	add.w	r3, r7, #16
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006ae:	4b1d      	ldr	r3, [pc, #116]	; (8000724 <MX_TIM2_Init+0x94>)
 80006b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006b4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64;
 80006b6:	4b1b      	ldr	r3, [pc, #108]	; (8000724 <MX_TIM2_Init+0x94>)
 80006b8:	2240      	movs	r2, #64	; 0x40
 80006ba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006bc:	4b19      	ldr	r3, [pc, #100]	; (8000724 <MX_TIM2_Init+0x94>)
 80006be:	2200      	movs	r2, #0
 80006c0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80006c2:	4b18      	ldr	r3, [pc, #96]	; (8000724 <MX_TIM2_Init+0x94>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c8:	4b16      	ldr	r3, [pc, #88]	; (8000724 <MX_TIM2_Init+0x94>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <MX_TIM2_Init+0x94>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006d4:	4813      	ldr	r0, [pc, #76]	; (8000724 <MX_TIM2_Init+0x94>)
 80006d6:	f002 fe71 	bl	80033bc <HAL_TIM_Base_Init>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80006e0:	f000 f8ee 	bl	80008c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006ea:	f107 0310 	add.w	r3, r7, #16
 80006ee:	4619      	mov	r1, r3
 80006f0:	480c      	ldr	r0, [pc, #48]	; (8000724 <MX_TIM2_Init+0x94>)
 80006f2:	f003 f8d3 	bl	800389c <HAL_TIM_ConfigClockSource>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80006fc:	f000 f8e0 	bl	80008c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000700:	2320      	movs	r3, #32
 8000702:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000704:	2300      	movs	r3, #0
 8000706:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	4619      	mov	r1, r3
 800070c:	4805      	ldr	r0, [pc, #20]	; (8000724 <MX_TIM2_Init+0x94>)
 800070e:	f003 faf5 	bl	8003cfc <HAL_TIMEx_MasterConfigSynchronization>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000718:	f000 f8d2 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	3720      	adds	r7, #32
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	20000188 	.word	0x20000188

08000728 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800072e:	f107 0310 	add.w	r3, r7, #16
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	2200      	movs	r2, #0
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	605a      	str	r2, [r3, #4]
 8000744:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000746:	4b1d      	ldr	r3, [pc, #116]	; (80007bc <MX_TIM3_Init+0x94>)
 8000748:	4a1d      	ldr	r2, [pc, #116]	; (80007c0 <MX_TIM3_Init+0x98>)
 800074a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000;
 800074c:	4b1b      	ldr	r3, [pc, #108]	; (80007bc <MX_TIM3_Init+0x94>)
 800074e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000752:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000754:	4b19      	ldr	r3, [pc, #100]	; (80007bc <MX_TIM3_Init+0x94>)
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 800075a:	4b18      	ldr	r3, [pc, #96]	; (80007bc <MX_TIM3_Init+0x94>)
 800075c:	220a      	movs	r2, #10
 800075e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000760:	4b16      	ldr	r3, [pc, #88]	; (80007bc <MX_TIM3_Init+0x94>)
 8000762:	2200      	movs	r2, #0
 8000764:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000766:	4b15      	ldr	r3, [pc, #84]	; (80007bc <MX_TIM3_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800076c:	4813      	ldr	r0, [pc, #76]	; (80007bc <MX_TIM3_Init+0x94>)
 800076e:	f002 fe25 	bl	80033bc <HAL_TIM_Base_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000778:	f000 f8a2 	bl	80008c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800077c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000780:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000782:	f107 0310 	add.w	r3, r7, #16
 8000786:	4619      	mov	r1, r3
 8000788:	480c      	ldr	r0, [pc, #48]	; (80007bc <MX_TIM3_Init+0x94>)
 800078a:	f003 f887 	bl	800389c <HAL_TIM_ConfigClockSource>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000794:	f000 f894 	bl	80008c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000798:	2320      	movs	r3, #32
 800079a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800079c:	2300      	movs	r3, #0
 800079e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	4619      	mov	r1, r3
 80007a4:	4805      	ldr	r0, [pc, #20]	; (80007bc <MX_TIM3_Init+0x94>)
 80007a6:	f003 faa9 	bl	8003cfc <HAL_TIMEx_MasterConfigSynchronization>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80007b0:	f000 f886 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000040 	.word	0x20000040
 80007c0:	40000400 	.word	0x40000400

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	f107 030c 	add.w	r3, r7, #12
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]
 80007d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007da:	4b36      	ldr	r3, [pc, #216]	; (80008b4 <MX_GPIO_Init+0xf0>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007de:	4a35      	ldr	r2, [pc, #212]	; (80008b4 <MX_GPIO_Init+0xf0>)
 80007e0:	f043 0320 	orr.w	r3, r3, #32
 80007e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007e6:	4b33      	ldr	r3, [pc, #204]	; (80008b4 <MX_GPIO_Init+0xf0>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ea:	f003 0320 	and.w	r3, r3, #32
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	4b30      	ldr	r3, [pc, #192]	; (80008b4 <MX_GPIO_Init+0xf0>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007f6:	4a2f      	ldr	r2, [pc, #188]	; (80008b4 <MX_GPIO_Init+0xf0>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007fe:	4b2d      	ldr	r3, [pc, #180]	; (80008b4 <MX_GPIO_Init+0xf0>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080a:	4b2a      	ldr	r3, [pc, #168]	; (80008b4 <MX_GPIO_Init+0xf0>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080e:	4a29      	ldr	r2, [pc, #164]	; (80008b4 <MX_GPIO_Init+0xf0>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000816:	4b27      	ldr	r3, [pc, #156]	; (80008b4 <MX_GPIO_Init+0xf0>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	603b      	str	r3, [r7, #0]
 8000820:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GRID_120_Pin|GRID_180_Pin|BUCKY_READY_Pin, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	2138      	movs	r1, #56	; 0x38
 8000826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800082a:	f001 fe0f 	bl	800244c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LASER_CENTERING_Pin|BUCKY_BRAKE_Pin|RESET_Pin|ENABLE_Pin
 800082e:	2200      	movs	r2, #0
 8000830:	f240 11f9 	movw	r1, #505	; 0x1f9
 8000834:	4820      	ldr	r0, [pc, #128]	; (80008b8 <MX_GPIO_Init+0xf4>)
 8000836:	f001 fe09 	bl	800244c <HAL_GPIO_WritePin>
                          |CURRENT_WIND_Pin|STEP_Pin|DIR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : ON_TOMO_Pin */
  GPIO_InitStruct.Pin = ON_TOMO_Pin;
 800083a:	2302      	movs	r3, #2
 800083c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800083e:	2300      	movs	r3, #0
 8000840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ON_TOMO_GPIO_Port, &GPIO_InitStruct);
 8000846:	f107 030c 	add.w	r3, r7, #12
 800084a:	4619      	mov	r1, r3
 800084c:	481b      	ldr	r0, [pc, #108]	; (80008bc <MX_GPIO_Init+0xf8>)
 800084e:	f001 fc63 	bl	8002118 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONFIG_3_Pin CONFIG_2_Pin CONFIG_1_Pin BUCKY_CALL_Pin
                           GRID_BUTTON_Pin GRID_END_POINT_Pin GRID_120_DETECT_Pin GRID_180_DETECT_Pin
                           PUSHBUTTON_BUCKYBRAKE_Pin */
  GPIO_InitStruct.Pin = CONFIG_3_Pin|CONFIG_2_Pin|CONFIG_1_Pin|BUCKY_CALL_Pin
 8000852:	f248 73c7 	movw	r3, #34759	; 0x87c7
 8000856:	60fb      	str	r3, [r7, #12]
                          |GRID_BUTTON_Pin|GRID_END_POINT_Pin|GRID_120_DETECT_Pin|GRID_180_DETECT_Pin
                          |PUSHBUTTON_BUCKYBRAKE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000858:	2300      	movs	r3, #0
 800085a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000860:	f107 030c 	add.w	r3, r7, #12
 8000864:	4619      	mov	r1, r3
 8000866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086a:	f001 fc55 	bl	8002118 <HAL_GPIO_Init>

  /*Configure GPIO pins : GRID_120_Pin GRID_180_Pin BUCKY_READY_Pin */
  GPIO_InitStruct.Pin = GRID_120_Pin|GRID_180_Pin|BUCKY_READY_Pin;
 800086e:	2338      	movs	r3, #56	; 0x38
 8000870:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000872:	2301      	movs	r3, #1
 8000874:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	4619      	mov	r1, r3
 8000884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000888:	f001 fc46 	bl	8002118 <HAL_GPIO_Init>

  /*Configure GPIO pins : LASER_CENTERING_Pin BUCKY_BRAKE_Pin RESET_Pin ENABLE_Pin
                           CURRENT_WIND_Pin STEP_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LASER_CENTERING_Pin|BUCKY_BRAKE_Pin|RESET_Pin|ENABLE_Pin
 800088c:	f240 13f9 	movw	r3, #505	; 0x1f9
 8000890:	60fb      	str	r3, [r7, #12]
                          |CURRENT_WIND_Pin|STEP_Pin|DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2300      	movs	r3, #0
 800089c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089e:	f107 030c 	add.w	r3, r7, #12
 80008a2:	4619      	mov	r1, r3
 80008a4:	4804      	ldr	r0, [pc, #16]	; (80008b8 <MX_GPIO_Init+0xf4>)
 80008a6:	f001 fc37 	bl	8002118 <HAL_GPIO_Init>

}
 80008aa:	bf00      	nop
 80008ac:	3720      	adds	r7, #32
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40021000 	.word	0x40021000
 80008b8:	48000400 	.word	0x48000400
 80008bc:	48001400 	.word	0x48001400

080008c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
	...

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <HAL_MspInit+0x44>)
 80008d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008da:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <HAL_MspInit+0x44>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6613      	str	r3, [r2, #96]	; 0x60
 80008e2:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <HAL_MspInit+0x44>)
 80008e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ee:	4b09      	ldr	r3, [pc, #36]	; (8000914 <HAL_MspInit+0x44>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f2:	4a08      	ldr	r2, [pc, #32]	; (8000914 <HAL_MspInit+0x44>)
 80008f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f8:	6593      	str	r3, [r2, #88]	; 0x58
 80008fa:	4b06      	ldr	r3, [pc, #24]	; (8000914 <HAL_MspInit+0x44>)
 80008fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000906:	f001 fe5d 	bl	80025c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40021000 	.word	0x40021000

08000918 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a18      	ldr	r2, [pc, #96]	; (8000998 <HAL_FDCAN_MspInit+0x80>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d129      	bne.n	800098e <HAL_FDCAN_MspInit+0x76>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800093a:	4b18      	ldr	r3, [pc, #96]	; (800099c <HAL_FDCAN_MspInit+0x84>)
 800093c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800093e:	4a17      	ldr	r2, [pc, #92]	; (800099c <HAL_FDCAN_MspInit+0x84>)
 8000940:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000944:	6593      	str	r3, [r2, #88]	; 0x58
 8000946:	4b15      	ldr	r3, [pc, #84]	; (800099c <HAL_FDCAN_MspInit+0x84>)
 8000948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800094a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b12      	ldr	r3, [pc, #72]	; (800099c <HAL_FDCAN_MspInit+0x84>)
 8000954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000956:	4a11      	ldr	r2, [pc, #68]	; (800099c <HAL_FDCAN_MspInit+0x84>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800095e:	4b0f      	ldr	r3, [pc, #60]	; (800099c <HAL_FDCAN_MspInit+0x84>)
 8000960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800096a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800096e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000970:	2302      	movs	r3, #2
 8000972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	2300      	movs	r3, #0
 8000976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000978:	2300      	movs	r3, #0
 800097a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800097c:	2309      	movs	r3, #9
 800097e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098a:	f001 fbc5 	bl	8002118 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	3728      	adds	r7, #40	; 0x28
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40006400 	.word	0x40006400
 800099c:	40021000 	.word	0x40021000

080009a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009b0:	d114      	bne.n	80009dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <HAL_TIM_Base_MspInit+0x78>)
 80009b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009b6:	4a18      	ldr	r2, [pc, #96]	; (8000a18 <HAL_TIM_Base_MspInit+0x78>)
 80009b8:	f043 0301 	orr.w	r3, r3, #1
 80009bc:	6593      	str	r3, [r2, #88]	; 0x58
 80009be:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <HAL_TIM_Base_MspInit+0x78>)
 80009c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009c2:	f003 0301 	and.w	r3, r3, #1
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009ca:	2200      	movs	r2, #0
 80009cc:	2100      	movs	r1, #0
 80009ce:	201c      	movs	r0, #28
 80009d0:	f001 f9bd 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009d4:	201c      	movs	r0, #28
 80009d6:	f001 f9d4 	bl	8001d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80009da:	e018      	b.n	8000a0e <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0e      	ldr	r2, [pc, #56]	; (8000a1c <HAL_TIM_Base_MspInit+0x7c>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d113      	bne.n	8000a0e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009e6:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <HAL_TIM_Base_MspInit+0x78>)
 80009e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ea:	4a0b      	ldr	r2, [pc, #44]	; (8000a18 <HAL_TIM_Base_MspInit+0x78>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	6593      	str	r3, [r2, #88]	; 0x58
 80009f2:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <HAL_TIM_Base_MspInit+0x78>)
 80009f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	201d      	movs	r0, #29
 8000a04:	f001 f9a3 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a08:	201d      	movs	r0, #29
 8000a0a:	f001 f9ba 	bl	8001d82 <HAL_NVIC_EnableIRQ>
}
 8000a0e:	bf00      	nop
 8000a10:	3710      	adds	r7, #16
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40000400 	.word	0x40000400

08000a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <HardFault_Handler+0x4>

08000a34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a38:	e7fe      	b.n	8000a38 <MemManage_Handler+0x4>

08000a3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a3a:	b480      	push	{r7}
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a3e:	e7fe      	b.n	8000a3e <BusFault_Handler+0x4>

08000a40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <UsageFault_Handler+0x4>

08000a46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a74:	f001 f872 	bl	8001b5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000a80:	4803      	ldr	r0, [pc, #12]	; (8000a90 <TIM2_IRQHandler+0x14>)
 8000a82:	f002 fd8c 	bl	800359e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  motor_timer_interrupt_handler();
 8000a86:	f000 fed7 	bl	8001838 <motor_timer_interrupt_handler>
  /* USER CODE END TIM2_IRQn 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000188 	.word	0x20000188

08000a94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a98:	4803      	ldr	r0, [pc, #12]	; (8000aa8 <TIM3_IRQHandler+0x14>)
 8000a9a:	f002 fd80 	bl	800359e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  signals_check_timer_interrupt_handler();
 8000a9e:	f000 f9d3 	bl	8000e48 <signals_check_timer_interrupt_handler>
  /* USER CODE END TIM3_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000040 	.word	0x20000040

08000aac <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <SystemInit+0x28>)
 8000ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ab6:	4a07      	ldr	r2, [pc, #28]	; (8000ad4 <SystemInit+0x28>)
 8000ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000ac0:	4b04      	ldr	r3, [pc, #16]	; (8000ad4 <SystemInit+0x28>)
 8000ac2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ac6:	609a      	str	r2, [r3, #8]
#endif
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <device_init>:
/*
 *  
 */

void device_init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
	device_current_state = DEVICE_STARTS;										//   :  
 8000adc:	4b0b      	ldr	r3, [pc, #44]	; (8000b0c <device_init+0x34>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
	pins_init();																//   (   ,    )
 8000ae2:	f000 f823 	bl	8000b2c <pins_init>
	output_signals_state_init(LOGIC_LEVEL_LOW);									//    
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	f000 f964 	bl	8000db4 <output_signals_state_init>
	input_signals_state_update();												//    
 8000aec:	f000 f92c 	bl	8000d48 <input_signals_state_update>
	device_modules_init();														//    (, , ,  1, DIP-)
 8000af0:	f000 f87c 	bl	8000bec <device_modules_init>
	buttons_state_update();														//    
 8000af4:	f000 f9ae 	bl	8000e54 <buttons_state_update>
	enable_pin_set();															//   "1"    "Enable"
 8000af8:	f000 f80c 	bl	8000b14 <enable_pin_set>
	error_code = NO_ERROR;														//   
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <device_init+0x38>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	701a      	strb	r2, [r3, #0]
	signals_check_timer_interrupts_start();										//     
 8000b02:	f000 f997 	bl	8000e34 <signals_check_timer_interrupts_start>
}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200000a0 	.word	0x200000a0
 8000b10:	200001f0 	.word	0x200001f0

08000b14 <enable_pin_set>:

void enable_pin_set(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
	if (ENABLE_PIN_LOGIC_LEVEL_INVERTED)
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_LOW);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	2120      	movs	r1, #32
 8000b1c:	4802      	ldr	r0, [pc, #8]	; (8000b28 <enable_pin_set+0x14>)
 8000b1e:	f000 f9c7 	bl	8000eb0 <set_output_signal_state>
	}
	else
	{
		set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, LOGIC_LEVEL_HIGH);
	}
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	48000400 	.word	0x48000400

08000b2c <pins_init>:

/*
 *   ,   ,   
 */
void pins_init(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
	grid_sensor.GRID_180_DETECT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b30:	4b26      	ldr	r3, [pc, #152]	; (8000bcc <pins_init+0xa0>)
 8000b32:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b36:	60da      	str	r2, [r3, #12]
	grid_sensor.GRID_180_DETECT_IN_signal.signal_pin.pin_number = GRID_180_DETECT_Pin;					//    (  180)
 8000b38:	4b24      	ldr	r3, [pc, #144]	; (8000bcc <pins_init+0xa0>)
 8000b3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b3e:	821a      	strh	r2, [r3, #16]

	grid_sensor.GRID_120_DETECT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b40:	4b22      	ldr	r3, [pc, #136]	; (8000bcc <pins_init+0xa0>)
 8000b42:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b46:	601a      	str	r2, [r3, #0]
	grid_sensor.GRID_120_DETECT_IN_signal.signal_pin.pin_number = GRID_120_DETECT_Pin;					//    (  120)
 8000b48:	4b20      	ldr	r3, [pc, #128]	; (8000bcc <pins_init+0xa0>)
 8000b4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b4e:	809a      	strh	r2, [r3, #4]

	grid_supply_button.button_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b50:	4b1f      	ldr	r3, [pc, #124]	; (8000bd0 <pins_init+0xa4>)
 8000b52:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b56:	601a      	str	r2, [r3, #0]
	grid_supply_button.button_signal.signal_pin.pin_number = GRID_BUTTON_Pin;							//    
 8000b58:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <pins_init+0xa4>)
 8000b5a:	2280      	movs	r2, #128	; 0x80
 8000b5c:	809a      	strh	r2, [r3, #4]

	ON_TOMO_IN_signal.signal_pin.GPIO_port_pointer = ON_TOMO_GPIO_Port;
 8000b5e:	4b1d      	ldr	r3, [pc, #116]	; (8000bd4 <pins_init+0xa8>)
 8000b60:	4a1d      	ldr	r2, [pc, #116]	; (8000bd8 <pins_init+0xac>)
 8000b62:	601a      	str	r2, [r3, #0]
	ON_TOMO_IN_signal.signal_pin.pin_number = ON_TOMO_Pin;												//   ON_TOMO
 8000b64:	4b1b      	ldr	r3, [pc, #108]	; (8000bd4 <pins_init+0xa8>)
 8000b66:	2202      	movs	r2, #2
 8000b68:	809a      	strh	r2, [r3, #4]

	BUCKY_CALL_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b6a:	4b1c      	ldr	r3, [pc, #112]	; (8000bdc <pins_init+0xb0>)
 8000b6c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b70:	601a      	str	r2, [r3, #0]
	BUCKY_CALL_IN_signal.signal_pin.pin_number = BUCKY_CALL_Pin;										//   BUCKYCALL
 8000b72:	4b1a      	ldr	r3, [pc, #104]	; (8000bdc <pins_init+0xb0>)
 8000b74:	2240      	movs	r2, #64	; 0x40
 8000b76:	809a      	strh	r2, [r3, #4]

	pushbutton_buckybrake.button_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b78:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <pins_init+0xb4>)
 8000b7a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b7e:	601a      	str	r2, [r3, #0]
	pushbutton_buckybrake.button_signal.signal_pin.pin_number = PUSHBUTTON_BUCKYBRAKE_Pin;				//    
 8000b80:	4b17      	ldr	r3, [pc, #92]	; (8000be0 <pins_init+0xb4>)
 8000b82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b86:	809a      	strh	r2, [r3, #4]

	limit_switch.GRID_END_POINT_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b88:	4b16      	ldr	r3, [pc, #88]	; (8000be4 <pins_init+0xb8>)
 8000b8a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b8e:	601a      	str	r2, [r3, #0]
	limit_switch.GRID_END_POINT_IN_signal.signal_pin.pin_number = GRID_END_POINT_Pin;					//  
 8000b90:	4b14      	ldr	r3, [pc, #80]	; (8000be4 <pins_init+0xb8>)
 8000b92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b96:	809a      	strh	r2, [r3, #4]

	DIP_switch.DIP_SWITCH_1_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000b98:	4b13      	ldr	r3, [pc, #76]	; (8000be8 <pins_init+0xbc>)
 8000b9a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000b9e:	601a      	str	r2, [r3, #0]
	DIP_switch.DIP_SWITCH_1_IN_signal.signal_pin.pin_number = CONFIG_1_Pin;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <pins_init+0xbc>)
 8000ba2:	2204      	movs	r2, #4
 8000ba4:	809a      	strh	r2, [r3, #4]

	DIP_switch.DIP_SWITCH_2_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <pins_init+0xbc>)
 8000ba8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bac:	60da      	str	r2, [r3, #12]
	DIP_switch.DIP_SWITCH_2_IN_signal.signal_pin.pin_number = CONFIG_2_Pin;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <pins_init+0xbc>)
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	821a      	strh	r2, [r3, #16]

	DIP_switch.DIP_SWITCH_3_IN_signal.signal_pin.GPIO_port_pointer = GPIOA;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <pins_init+0xbc>)
 8000bb6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000bba:	619a      	str	r2, [r3, #24]
	DIP_switch.DIP_SWITCH_3_IN_signal.signal_pin.pin_number = CONFIG_3_Pin;
 8000bbc:	4b0a      	ldr	r3, [pc, #40]	; (8000be8 <pins_init+0xbc>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	839a      	strh	r2, [r3, #28]
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	20000168 	.word	0x20000168
 8000bd0:	2000008c 	.word	0x2000008c
 8000bd4:	200001f4 	.word	0x200001f4
 8000bd8:	48001400 	.word	0x48001400
 8000bdc:	200000a4 	.word	0x200000a4
 8000be0:	200000e8 	.word	0x200000e8
 8000be4:	200000b4 	.word	0x200000b4
 8000be8:	200000c0 	.word	0x200000c0

08000bec <device_modules_init>:

/*
 *    (, , ,  1)
 */
void device_modules_init(void)
{
 8000bec:	b490      	push	{r4, r7}
 8000bee:	af00      	add	r7, sp, #0
	motor.steps_distance_from_limit_switch = STEP_DISTANCE_INIT_VALUE;					//      ,   .        .
 8000bf0:	4b27      	ldr	r3, [pc, #156]	; (8000c90 <device_modules_init+0xa4>)
 8000bf2:	220a      	movs	r2, #10
 8000bf4:	601a      	str	r2, [r3, #0]
	motor.limit_emergency_counter = 0;													//    
 8000bf6:	4b26      	ldr	r3, [pc, #152]	; (8000c90 <device_modules_init+0xa4>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	605a      	str	r2, [r3, #4]
	motor.motor_move_direction = MOVE_TO_COORD_END;										//   :    
 8000bfc:	4b24      	ldr	r3, [pc, #144]	; (8000c90 <device_modules_init+0xa4>)
 8000bfe:	2201      	movs	r2, #1
 8000c00:	721a      	strb	r2, [r3, #8]
	motor.step_pin_current_phase = STEP_LOW_PHASE;										//    STEP
 8000c02:	4b23      	ldr	r3, [pc, #140]	; (8000c90 <device_modules_init+0xa4>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	725a      	strb	r2, [r3, #9]
	motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;					//      
 8000c08:	4b21      	ldr	r3, [pc, #132]	; (8000c90 <device_modules_init+0xa4>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	729a      	strb	r2, [r3, #10]
	motor.motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;							//  ,     
 8000c0e:	4b20      	ldr	r3, [pc, #128]	; (8000c90 <device_modules_init+0xa4>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	72da      	strb	r2, [r3, #11]
	motor.exposition_movement_direction = EXPOSITION_MOVEMENT_FROM_INITIAL_POSITION;	//       
 8000c14:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <device_modules_init+0xa4>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	731a      	strb	r2, [r3, #12]
	motor.acceleration_mode = ACCELERATION_MODE_00;										//    
 8000c1a:	4b1d      	ldr	r3, [pc, #116]	; (8000c90 <device_modules_init+0xa4>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	735a      	strb	r2, [r3, #13]
	grid_supply_button.button_released_default_signal_level = LOGIC_LEVEL_LOW;			//  ,       "1"
 8000c20:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <device_modules_init+0xa8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	731a      	strb	r2, [r3, #12]
	grid_supply_button.button_pressing_duration_counter = 0;							//    
 8000c26:	4b1b      	ldr	r3, [pc, #108]	; (8000c94 <device_modules_init+0xa8>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	611a      	str	r2, [r3, #16]
	ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;											//  ,   ON_TOMO  
 8000c2c:	4b1a      	ldr	r3, [pc, #104]	; (8000c98 <device_modules_init+0xac>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	701a      	strb	r2, [r3, #0]
	bucky_ready_delay_counter = 0;														//   ,    BUCKY_READY  "1"
 8000c32:	4b1a      	ldr	r3, [pc, #104]	; (8000c9c <device_modules_init+0xb0>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
	pushbutton_buckybrake.button_released_default_signal_level = LOGIC_LEVEL_LOW;		//  ,       "1"
 8000c38:	4b19      	ldr	r3, [pc, #100]	; (8000ca0 <device_modules_init+0xb4>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	731a      	strb	r2, [r3, #12]
	pushbutton_buckybrake.button_pressing_duration_counter = 0;							//    
 8000c3e:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <device_modules_init+0xb4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
	ticks_before_next_step_counter = 0;
 8000c44:	4a17      	ldr	r2, [pc, #92]	; (8000ca4 <device_modules_init+0xb8>)
 8000c46:	f04f 0300 	mov.w	r3, #0
 8000c4a:	f04f 0400 	mov.w	r4, #0
 8000c4e:	e9c2 3400 	strd	r3, r4, [r2]
	ticks_since_start_movement_counter = 0;
 8000c52:	4a15      	ldr	r2, [pc, #84]	; (8000ca8 <device_modules_init+0xbc>)
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	f04f 0400 	mov.w	r4, #0
 8000c5c:	e9c2 3400 	strd	r3, r4, [r2]
	steps_for_acceleration_counter = 0;
 8000c60:	4b12      	ldr	r3, [pc, #72]	; (8000cac <device_modules_init+0xc0>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
	steps_since_start_movement_counter = 0;
 8000c66:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <device_modules_init+0xc4>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
	ticks_for_acceleration_counter = 0;
 8000c6c:	4a11      	ldr	r2, [pc, #68]	; (8000cb4 <device_modules_init+0xc8>)
 8000c6e:	f04f 0300 	mov.w	r3, #0
 8000c72:	f04f 0400 	mov.w	r4, #0
 8000c76:	e9c2 3400 	strd	r3, r4, [r2]
	steps_per_sec = 0;
 8000c7a:	4a0f      	ldr	r2, [pc, #60]	; (8000cb8 <device_modules_init+0xcc>)
 8000c7c:	f04f 0300 	mov.w	r3, #0
 8000c80:	f04f 0400 	mov.w	r4, #0
 8000c84:	e9c2 3400 	strd	r3, r4, [r2]
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc90      	pop	{r4, r7}
 8000c8e:	4770      	bx	lr
 8000c90:	200001d4 	.word	0x200001d4
 8000c94:	2000008c 	.word	0x2000008c
 8000c98:	200000e4 	.word	0x200000e4
 8000c9c:	20000038 	.word	0x20000038
 8000ca0:	200000e8 	.word	0x200000e8
 8000ca4:	20000180 	.word	0x20000180
 8000ca8:	20000030 	.word	0x20000030
 8000cac:	2000003c 	.word	0x2000003c
 8000cb0:	200000b0 	.word	0x200000b0
 8000cb4:	200001e8 	.word	0x200001e8
 8000cb8:	20000160 	.word	0x20000160

08000cbc <check_input_signals>:

/*
 *       
 */
void check_input_signals(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
	input_signals_state_update();					//   ,      
 8000cc0:	f000 f842 	bl	8000d48 <input_signals_state_update>
	buttons_state_update();							//    
 8000cc4:	f000 f8c6 	bl	8000e54 <buttons_state_update>
	dip_switch_state_update();
 8000cc8:	f000 f806 	bl	8000cd8 <dip_switch_state_update>
	device_error_check();							//       
 8000ccc:	f000 f966 	bl	8000f9c <device_error_check>
	read_input_signals_and_set_device_state();		//        
 8000cd0:	f000 fa04 	bl	80010dc <read_input_signals_and_set_device_state>
}
 8000cd4:	bf00      	nop
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <dip_switch_state_update>:

void dip_switch_state_update(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8000cdc:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <dip_switch_state_update+0x68>)
 8000cde:	7a1b      	ldrb	r3, [r3, #8]
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d106      	bne.n	8000cf2 <dip_switch_state_update+0x1a>
 8000ce4:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <dip_switch_state_update+0x68>)
 8000ce6:	7d1b      	ldrb	r3, [r3, #20]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d102      	bne.n	8000cf2 <dip_switch_state_update+0x1a>
	{
		motor.acceleration_mode = ACCELERATION_MODE_00;
 8000cec:	4b15      	ldr	r3, [pc, #84]	; (8000d44 <dip_switch_state_update+0x6c>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	735a      	strb	r2, [r3, #13]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8000cf2:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <dip_switch_state_update+0x68>)
 8000cf4:	7a1b      	ldrb	r3, [r3, #8]
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d106      	bne.n	8000d08 <dip_switch_state_update+0x30>
 8000cfa:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <dip_switch_state_update+0x68>)
 8000cfc:	7d1b      	ldrb	r3, [r3, #20]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d102      	bne.n	8000d08 <dip_switch_state_update+0x30>
	{
		motor.acceleration_mode = ACCELERATION_MODE_01;
 8000d02:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <dip_switch_state_update+0x6c>)
 8000d04:	2201      	movs	r2, #1
 8000d06:	735a      	strb	r2, [r3, #13]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8000d08:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <dip_switch_state_update+0x68>)
 8000d0a:	7a1b      	ldrb	r3, [r3, #8]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d106      	bne.n	8000d1e <dip_switch_state_update+0x46>
 8000d10:	4b0b      	ldr	r3, [pc, #44]	; (8000d40 <dip_switch_state_update+0x68>)
 8000d12:	7d1b      	ldrb	r3, [r3, #20]
 8000d14:	2b01      	cmp	r3, #1
 8000d16:	d102      	bne.n	8000d1e <dip_switch_state_update+0x46>
	{
		motor.acceleration_mode = ACCELERATION_MODE_10;
 8000d18:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <dip_switch_state_update+0x6c>)
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	735a      	strb	r2, [r3, #13]
	}
	if ((DIP_switch.DIP_SWITCH_1_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && (DIP_switch.DIP_SWITCH_2_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8000d1e:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <dip_switch_state_update+0x68>)
 8000d20:	7a1b      	ldrb	r3, [r3, #8]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d106      	bne.n	8000d34 <dip_switch_state_update+0x5c>
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <dip_switch_state_update+0x68>)
 8000d28:	7d1b      	ldrb	r3, [r3, #20]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d102      	bne.n	8000d34 <dip_switch_state_update+0x5c>
	{
		motor.acceleration_mode = ACCELERATION_MODE_11;
 8000d2e:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <dip_switch_state_update+0x6c>)
 8000d30:	2203      	movs	r2, #3
 8000d32:	735a      	strb	r2, [r3, #13]
	}
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	200000c0 	.word	0x200000c0
 8000d44:	200001d4 	.word	0x200001d4

08000d48 <input_signals_state_update>:
/*
 *    
 */

void input_signals_state_update(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	check_input_signal_state(&grid_sensor.GRID_180_DETECT_IN_signal);
 8000d4c:	480f      	ldr	r0, [pc, #60]	; (8000d8c <input_signals_state_update+0x44>)
 8000d4e:	f000 f88f 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&grid_sensor.GRID_120_DETECT_IN_signal);
 8000d52:	480f      	ldr	r0, [pc, #60]	; (8000d90 <input_signals_state_update+0x48>)
 8000d54:	f000 f88c 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&grid_supply_button.button_signal);
 8000d58:	480e      	ldr	r0, [pc, #56]	; (8000d94 <input_signals_state_update+0x4c>)
 8000d5a:	f000 f889 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&ON_TOMO_IN_signal);
 8000d5e:	480e      	ldr	r0, [pc, #56]	; (8000d98 <input_signals_state_update+0x50>)
 8000d60:	f000 f886 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&BUCKY_CALL_IN_signal);
 8000d64:	480d      	ldr	r0, [pc, #52]	; (8000d9c <input_signals_state_update+0x54>)
 8000d66:	f000 f883 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&pushbutton_buckybrake.button_signal);
 8000d6a:	480d      	ldr	r0, [pc, #52]	; (8000da0 <input_signals_state_update+0x58>)
 8000d6c:	f000 f880 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&limit_switch.GRID_END_POINT_IN_signal);
 8000d70:	480c      	ldr	r0, [pc, #48]	; (8000da4 <input_signals_state_update+0x5c>)
 8000d72:	f000 f87d 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_1_IN_signal);
 8000d76:	480c      	ldr	r0, [pc, #48]	; (8000da8 <input_signals_state_update+0x60>)
 8000d78:	f000 f87a 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_2_IN_signal);
 8000d7c:	480b      	ldr	r0, [pc, #44]	; (8000dac <input_signals_state_update+0x64>)
 8000d7e:	f000 f877 	bl	8000e70 <check_input_signal_state>
	check_input_signal_state(&DIP_switch.DIP_SWITCH_3_IN_signal);
 8000d82:	480b      	ldr	r0, [pc, #44]	; (8000db0 <input_signals_state_update+0x68>)
 8000d84:	f000 f874 	bl	8000e70 <check_input_signal_state>
}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000174 	.word	0x20000174
 8000d90:	20000168 	.word	0x20000168
 8000d94:	2000008c 	.word	0x2000008c
 8000d98:	200001f4 	.word	0x200001f4
 8000d9c:	200000a4 	.word	0x200000a4
 8000da0:	200000e8 	.word	0x200000e8
 8000da4:	200000b4 	.word	0x200000b4
 8000da8:	200000c0 	.word	0x200000c0
 8000dac:	200000cc 	.word	0x200000cc
 8000db0:	200000d8 	.word	0x200000d8

08000db4 <output_signals_state_init>:
/*
 *       
 */

void output_signals_state_init(SignalLogicLevel_EnumTypeDef signal_level_to_set)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	71fb      	strb	r3, [r7, #7]
	set_output_signal_state(MOTOR_ENABLE_OUT_PORT, MOTOR_ENABLE_OUT_PIN, signal_level_to_set);
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	2120      	movs	r1, #32
 8000dc4:	481a      	ldr	r0, [pc, #104]	; (8000e30 <output_signals_state_init+0x7c>)
 8000dc6:	f000 f873 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(MOTOR_STEP_OUT_PORT, MOTOR_STEP_OUT_PIN, signal_level_to_set);
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	2180      	movs	r1, #128	; 0x80
 8000dd0:	4817      	ldr	r0, [pc, #92]	; (8000e30 <output_signals_state_init+0x7c>)
 8000dd2:	f000 f86d 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(MOTOR_DIR_OUT_PORT, MOTOR_DIR_OUT_PIN, signal_level_to_set);
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dde:	4814      	ldr	r0, [pc, #80]	; (8000e30 <output_signals_state_init+0x7c>)
 8000de0:	f000 f866 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, signal_level_to_set);
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	461a      	mov	r2, r3
 8000de8:	2101      	movs	r1, #1
 8000dea:	4811      	ldr	r0, [pc, #68]	; (8000e30 <output_signals_state_init+0x7c>)
 8000dec:	f000 f860 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, signal_level_to_set);
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	461a      	mov	r2, r3
 8000df4:	2108      	movs	r1, #8
 8000df6:	480e      	ldr	r0, [pc, #56]	; (8000e30 <output_signals_state_init+0x7c>)
 8000df8:	f000 f85a 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, signal_level_to_set);
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	2120      	movs	r1, #32
 8000e02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e06:	f000 f853 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, signal_level_to_set);
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	2108      	movs	r1, #8
 8000e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e14:	f000 f84c 	bl	8000eb0 <set_output_signal_state>
	set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, signal_level_to_set);
 8000e18:	79fb      	ldrb	r3, [r7, #7]
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	2110      	movs	r1, #16
 8000e1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e22:	f000 f845 	bl	8000eb0 <set_output_signal_state>
}
 8000e26:	bf00      	nop
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	48000400 	.word	0x48000400

08000e34 <signals_check_timer_interrupts_start>:

/*
 *  ,       
 */
void signals_check_timer_interrupts_start(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(SIGNALS_CHECK_TIMER_POINTER);
 8000e38:	4802      	ldr	r0, [pc, #8]	; (8000e44 <signals_check_timer_interrupts_start+0x10>)
 8000e3a:	f002 fb17 	bl	800346c <HAL_TIM_Base_Start_IT>
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000040 	.word	0x20000040

08000e48 <signals_check_timer_interrupt_handler>:

/*
 *   ,     
 */
void signals_check_timer_interrupt_handler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	check_input_signals();
 8000e4c:	f7ff ff36 	bl	8000cbc <check_input_signals>
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <buttons_state_update>:

/*
 *   
 */
void buttons_state_update(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	check_button_state(&grid_supply_button);
 8000e58:	4803      	ldr	r0, [pc, #12]	; (8000e68 <buttons_state_update+0x14>)
 8000e5a:	f000 f845 	bl	8000ee8 <check_button_state>
	check_button_state(&pushbutton_buckybrake);
 8000e5e:	4803      	ldr	r0, [pc, #12]	; (8000e6c <buttons_state_update+0x18>)
 8000e60:	f000 f842 	bl	8000ee8 <check_button_state>
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	2000008c 	.word	0x2000008c
 8000e6c:	200000e8 	.word	0x200000e8

08000e70 <check_input_signal_state>:

/*
 *      
 */
void check_input_signal_state(InSignalAttributes_TypeDef* signal_to_check)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	GPIO_PinState current_logic_state = HAL_GPIO_ReadPin(signal_to_check->signal_pin.GPIO_port_pointer, signal_to_check->signal_pin.pin_number);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	889b      	ldrh	r3, [r3, #4]
 8000e80:	4619      	mov	r1, r3
 8000e82:	4610      	mov	r0, r2
 8000e84:	f001 faca 	bl	800241c <HAL_GPIO_ReadPin>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	73fb      	strb	r3, [r7, #15]

	switch (current_logic_state)
 8000e8c:	7bfb      	ldrb	r3, [r7, #15]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <check_input_signal_state+0x30>
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d000      	beq.n	8000e98 <check_input_signal_state+0x28>
	{
		signal_to_check->signal_logic_level = LOGIC_LEVEL_LOW;
		break;
	}
	}
}
 8000e96:	e007      	b.n	8000ea8 <check_input_signal_state+0x38>
		signal_to_check->signal_logic_level = LOGIC_LEVEL_HIGH;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	721a      	strb	r2, [r3, #8]
		break;
 8000e9e:	e003      	b.n	8000ea8 <check_input_signal_state+0x38>
		signal_to_check->signal_logic_level = LOGIC_LEVEL_LOW;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	721a      	strb	r2, [r3, #8]
		break;
 8000ea6:	bf00      	nop
}
 8000ea8:	bf00      	nop
 8000eaa:	3710      	adds	r7, #16
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <set_output_signal_state>:

/*
 *      
 */
void set_output_signal_state(GPIO_TypeDef* GPIO_port_pointer, uint16_t pin_number, SignalLogicLevel_EnumTypeDef requied_logic_level)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	460b      	mov	r3, r1
 8000eba:	807b      	strh	r3, [r7, #2]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	707b      	strb	r3, [r7, #1]
	if (requied_logic_level == LOGIC_LEVEL_LOW)
 8000ec0:	787b      	ldrb	r3, [r7, #1]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d106      	bne.n	8000ed4 <set_output_signal_state+0x24>
	{
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_RESET);
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	2200      	movs	r2, #0
 8000eca:	4619      	mov	r1, r3
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f001 fabd 	bl	800244c <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_SET);
	}
}
 8000ed2:	e005      	b.n	8000ee0 <set_output_signal_state+0x30>
		HAL_GPIO_WritePin(GPIO_port_pointer, pin_number, GPIO_PIN_SET);
 8000ed4:	887b      	ldrh	r3, [r7, #2]
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	4619      	mov	r1, r3
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f001 fab6 	bl	800244c <HAL_GPIO_WritePin>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <check_button_state>:

/*
 *   
 */
void check_button_state(ButtonAttributes_TypeDef* button_to_check)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	if (button_to_check->button_released_default_signal_level == LOGIC_LEVEL_LOW)						//        "0"
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7b1b      	ldrb	r3, [r3, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d125      	bne.n	8000f44 <check_button_state+0x5c>
	{
		if (button_to_check->button_signal.signal_logic_level == LOGIC_LEVEL_HIGH)						//        "1"
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	7a1b      	ldrb	r3, [r3, #8]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d11a      	bne.n	8000f36 <check_button_state+0x4e>
		{
			if (button_to_check->button_current_state != BUTTON_LONG_PRESS)								//       
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	7b5b      	ldrb	r3, [r3, #13]
 8000f04:	2b02      	cmp	r3, #2
 8000f06:	d006      	beq.n	8000f16 <check_button_state+0x2e>
			{
				if (button_to_check->button_pressing_duration_counter >= BUTTON_BOUNCE_FILTER_COUNTS)	//    ,     
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	691b      	ldr	r3, [r3, #16]
 8000f0c:	2b04      	cmp	r3, #4
 8000f0e:	d902      	bls.n	8000f16 <check_button_state+0x2e>
				{
					button_to_check->button_current_state = BUTTON_SHORT_PRESS;							//    
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2201      	movs	r2, #1
 8000f14:	735a      	strb	r2, [r3, #13]
				}
			}
			if (button_to_check->button_pressing_duration_counter >= BUTTON_LONG_PRESS_COUNTS)			//         
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	691b      	ldr	r3, [r3, #16]
 8000f1a:	2b31      	cmp	r3, #49	; 0x31
 8000f1c:	d905      	bls.n	8000f2a <check_button_state+0x42>
			{
				button_to_check->button_pressing_duration_counter = BUTTON_LONG_PRESS_COUNTS;			//     
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2232      	movs	r2, #50	; 0x32
 8000f22:	611a      	str	r2, [r3, #16]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2202      	movs	r2, #2
 8000f28:	735a      	strb	r2, [r3, #13]
			}
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	691b      	ldr	r3, [r3, #16]
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	611a      	str	r2, [r3, #16]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
			}
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
		}
	}
}
 8000f34:	e02b      	b.n	8000f8e <check_button_state+0xa6>
			button_to_check->button_pressing_duration_counter = 0;										//    
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	611a      	str	r2, [r3, #16]
			button_to_check->button_current_state = BUTTON_RELEASED;									//  ,   
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	735a      	strb	r2, [r3, #13]
}
 8000f42:	e024      	b.n	8000f8e <check_button_state+0xa6>
		if (button_to_check->button_signal.signal_logic_level == LOGIC_LEVEL_HIGH)						//        "1"
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	7a1b      	ldrb	r3, [r3, #8]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d106      	bne.n	8000f5a <check_button_state+0x72>
			button_to_check->button_pressing_duration_counter = 0;										//    
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	611a      	str	r2, [r3, #16]
			button_to_check->button_current_state = BUTTON_RELEASED;									//  ,   
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	735a      	strb	r2, [r3, #13]
}
 8000f58:	e019      	b.n	8000f8e <check_button_state+0xa6>
			if (button_to_check->button_current_state != BUTTON_LONG_PRESS)								//       
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	7b5b      	ldrb	r3, [r3, #13]
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d006      	beq.n	8000f70 <check_button_state+0x88>
				if (button_to_check->button_pressing_duration_counter >= BUTTON_BOUNCE_FILTER_COUNTS)	//    ,     
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	d902      	bls.n	8000f70 <check_button_state+0x88>
					button_to_check->button_current_state = BUTTON_SHORT_PRESS;							//    
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	735a      	strb	r2, [r3, #13]
			if (button_to_check->button_pressing_duration_counter >= BUTTON_LONG_PRESS_COUNTS)			//         
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	691b      	ldr	r3, [r3, #16]
 8000f74:	2b31      	cmp	r3, #49	; 0x31
 8000f76:	d905      	bls.n	8000f84 <check_button_state+0x9c>
				button_to_check->button_pressing_duration_counter = BUTTON_LONG_PRESS_COUNTS;			//     
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2232      	movs	r2, #50	; 0x32
 8000f7c:	611a      	str	r2, [r3, #16]
				button_to_check->button_current_state = BUTTON_LONG_PRESS;								//    
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2202      	movs	r2, #2
 8000f82:	735a      	strb	r2, [r3, #13]
			button_to_check->button_pressing_duration_counter = button_to_check->button_pressing_duration_counter + 1;	//    
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	1c5a      	adds	r2, r3, #1
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	611a      	str	r2, [r3, #16]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <device_error_check>:
/*
 *       
 */

void device_error_check(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
	/*
	 *     120  180 
	 */
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8000fa0:	4b11      	ldr	r3, [pc, #68]	; (8000fe8 <device_error_check+0x4c>)
 8000fa2:	7a1b      	ldrb	r3, [r3, #8]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d109      	bne.n	8000fbc <device_error_check+0x20>
		(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	; (8000fe8 <device_error_check+0x4c>)
 8000faa:	7d1b      	ldrb	r3, [r3, #20]
	if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d105      	bne.n	8000fbc <device_error_check+0x20>
	{
		error_code = GRID_TYPE_ERROR;									//     
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <device_error_check+0x50>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	701a      	strb	r2, [r3, #0]
		device_current_state = DEVICE_STANDBY;							//     
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <device_error_check+0x54>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	701a      	strb	r2, [r3, #0]
	}
	if (motor.limit_emergency_counter >= EMERGENCY_STEPS_TO_LIMIT)		//        
 8000fbc:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <device_error_check+0x58>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f242 720f 	movw	r2, #9999	; 0x270f
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	dd09      	ble.n	8000fdc <device_error_check+0x40>
	{
		motor.limit_emergency_counter = EMERGENCY_STEPS_TO_LIMIT;		//       
 8000fc8:	4b0a      	ldr	r3, [pc, #40]	; (8000ff4 <device_error_check+0x58>)
 8000fca:	f242 7210 	movw	r2, #10000	; 0x2710
 8000fce:	605a      	str	r2, [r3, #4]
		error_code = LIMIT_SWITCH_ERROR;								//    (,   )
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <device_error_check+0x50>)
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	701a      	strb	r2, [r3, #0]
		device_current_state = DEVICE_ERROR;							//     
 8000fd6:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <device_error_check+0x54>)
 8000fd8:	2207      	movs	r2, #7
 8000fda:	701a      	strb	r2, [r3, #0]
	}
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	20000168 	.word	0x20000168
 8000fec:	200001f0 	.word	0x200001f0
 8000ff0:	200000a0 	.word	0x200000a0
 8000ff4:	200001d4 	.word	0x200001d4

08000ff8 <device_error_handler>:

/*
 *  
 */
void device_error_handler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
	switch (error_code)					//   
 8000ffc:	4b2f      	ldr	r3, [pc, #188]	; (80010bc <device_error_handler+0xc4>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b04      	cmp	r3, #4
 8001002:	d858      	bhi.n	80010b6 <device_error_handler+0xbe>
 8001004:	a201      	add	r2, pc, #4	; (adr r2, 800100c <device_error_handler+0x14>)
 8001006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800100a:	bf00      	nop
 800100c:	08001021 	.word	0x08001021
 8001010:	08001029 	.word	0x08001029
 8001014:	080010a9 	.word	0x080010a9
 8001018:	08001071 	.word	0x08001071
 800101c:	08001089 	.word	0x08001089
	{
	case NO_ERROR:						//   
	{
		device_current_state = DEVICE_STANDBY;	//    
 8001020:	4b27      	ldr	r3, [pc, #156]	; (80010c0 <device_error_handler+0xc8>)
 8001022:	2201      	movs	r2, #1
 8001024:	701a      	strb	r2, [r3, #0]
		break;
 8001026:	e046      	b.n	80010b6 <device_error_handler+0xbe>
	}
	case GRID_TYPE_ERROR:				//    
	{
		set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);				//  "1"   GRID_120_OUT_PIN
 8001028:	2201      	movs	r2, #1
 800102a:	2108      	movs	r1, #8
 800102c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001030:	f7ff ff3e 	bl	8000eb0 <set_output_signal_state>
		set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);				//  "1"   GRID_180_OUT_PIN
 8001034:	2201      	movs	r2, #1
 8001036:	2110      	movs	r1, #16
 8001038:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800103c:	f7ff ff38 	bl	8000eb0 <set_output_signal_state>

		/*
		 *     120   180
		 */
		if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) &&
 8001040:	4b20      	ldr	r3, [pc, #128]	; (80010c4 <device_error_handler+0xcc>)
 8001042:	7a1b      	ldrb	r3, [r3, #8]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d131      	bne.n	80010ac <device_error_handler+0xb4>
				(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001048:	4b1e      	ldr	r3, [pc, #120]	; (80010c4 <device_error_handler+0xcc>)
 800104a:	7d1b      	ldrb	r3, [r3, #20]
		if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) &&
 800104c:	2b00      	cmp	r3, #0
 800104e:	d12d      	bne.n	80010ac <device_error_handler+0xb4>
		{
			set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);			//  "0"   GRID_120_OUT_PIN
 8001050:	2200      	movs	r2, #0
 8001052:	2108      	movs	r1, #8
 8001054:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001058:	f7ff ff2a 	bl	8000eb0 <set_output_signal_state>
			set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);			//  "0"   GRID_180_OUT_PIN
 800105c:	2200      	movs	r2, #0
 800105e:	2110      	movs	r1, #16
 8001060:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001064:	f7ff ff24 	bl	8000eb0 <set_output_signal_state>
			error_code = NO_ERROR;																	//    
 8001068:	4b14      	ldr	r3, [pc, #80]	; (80010bc <device_error_handler+0xc4>)
 800106a:	2200      	movs	r2, #0
 800106c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800106e:	e01d      	b.n	80010ac <device_error_handler+0xb4>
	case STANDBY_MOVEMENT_ERROR:		//      
	{
		/*
		 *    - ,    
		 */
		if ((grid_supply_button.button_current_state == BUTTON_SHORT_PRESS) || \
 8001070:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <device_error_handler+0xd0>)
 8001072:	7b5b      	ldrb	r3, [r3, #13]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d003      	beq.n	8001080 <device_error_handler+0x88>
				(pushbutton_buckybrake.button_current_state == BUTTON_SHORT_PRESS))
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <device_error_handler+0xd4>)
 800107a:	7b5b      	ldrb	r3, [r3, #13]
		if ((grid_supply_button.button_current_state == BUTTON_SHORT_PRESS) || \
 800107c:	2b01      	cmp	r3, #1
 800107e:	d117      	bne.n	80010b0 <device_error_handler+0xb8>
		{
			error_code = NO_ERROR;		//    
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <device_error_handler+0xc4>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001086:	e013      	b.n	80010b0 <device_error_handler+0xb8>
	case ON_TOMO_BUCKY_CALL_ERROR:		//    ON_TOMO
	{
		/*
		 *   ON_TOMO  "0",   BUCKY_CALL  "0",    
		 */
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001088:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <device_error_handler+0xd8>)
 800108a:	7a1b      	ldrb	r3, [r3, #8]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d111      	bne.n	80010b4 <device_error_handler+0xbc>
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001090:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <device_error_handler+0xdc>)
 8001092:	7a1b      	ldrb	r3, [r3, #8]
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 8001094:	2b01      	cmp	r3, #1
 8001096:	d10d      	bne.n	80010b4 <device_error_handler+0xbc>
			(motor.motor_movement_status == MOTOR_MOVEMENT_COMPLETED))
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <device_error_handler+0xe0>)
 800109a:	7adb      	ldrb	r3, [r3, #11]
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 800109c:	2b01      	cmp	r3, #1
 800109e:	d109      	bne.n	80010b4 <device_error_handler+0xbc>
		{
			error_code = NO_ERROR;		//    
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <device_error_handler+0xc4>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]
		}
		break;
 80010a6:	e005      	b.n	80010b4 <device_error_handler+0xbc>
		break;							//      
 80010a8:	bf00      	nop
 80010aa:	e004      	b.n	80010b6 <device_error_handler+0xbe>
		break;
 80010ac:	bf00      	nop
 80010ae:	e002      	b.n	80010b6 <device_error_handler+0xbe>
		break;
 80010b0:	bf00      	nop
 80010b2:	e000      	b.n	80010b6 <device_error_handler+0xbe>
		break;
 80010b4:	bf00      	nop
	}
	}
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	200001f0 	.word	0x200001f0
 80010c0:	200000a0 	.word	0x200000a0
 80010c4:	20000168 	.word	0x20000168
 80010c8:	2000008c 	.word	0x2000008c
 80010cc:	200000e8 	.word	0x200000e8
 80010d0:	200001f4 	.word	0x200001f4
 80010d4:	200000a4 	.word	0x200000a4
 80010d8:	200001d4 	.word	0x200001d4

080010dc <read_input_signals_and_set_device_state>:

/*
 *        
 */
void read_input_signals_and_set_device_state(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	switch (device_current_state)													//   
 80010e0:	4b9f      	ldr	r3, [pc, #636]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b07      	cmp	r3, #7
 80010e6:	f200 8139 	bhi.w	800135c <read_input_signals_and_set_device_state+0x280>
 80010ea:	a201      	add	r2, pc, #4	; (adr r2, 80010f0 <read_input_signals_and_set_device_state+0x14>)
 80010ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f0:	08001111 	.word	0x08001111
 80010f4:	0800112f 	.word	0x0800112f
 80010f8:	0800128f 	.word	0x0800128f
 80010fc:	0800126b 	.word	0x0800126b
 8001100:	08001327 	.word	0x08001327
 8001104:	08001337 	.word	0x08001337
 8001108:	08001317 	.word	0x08001317
 800110c:	08001123 	.word	0x08001123
	{
	case DEVICE_STARTS:																//   
	{
		device_current_state = DEVICE_RETURN_TO_INITIAL_STATE;						//   :    
 8001110:	4b93      	ldr	r3, [pc, #588]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001112:	2206      	movs	r2, #6
 8001114:	701a      	strb	r2, [r3, #0]
		motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;			//  :    
 8001116:	4b93      	ldr	r3, [pc, #588]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001118:	2200      	movs	r2, #0
 800111a:	729a      	strb	r2, [r3, #10]
		motor_movement_start();
 800111c:	f000 f946 	bl	80013ac <motor_movement_start>
		break;
 8001120:	e11c      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
	}
	case DEVICE_ERROR:																//   
	{
		motor.motor_movement_purpose = MOTOR_PURPOSE_INSTANT_STOP;					//  
 8001122:	4b90      	ldr	r3, [pc, #576]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001124:	2205      	movs	r2, #5
 8001126:	729a      	strb	r2, [r3, #10]
		device_error_handler();														//   
 8001128:	f7ff ff66 	bl	8000ff8 <device_error_handler>
		break;
 800112c:	e116      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
	case DEVICE_STANDBY:															//     
	{
		/*
		 *   ON_TOMO     ON_TOMO   
		 */
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 800112e:	4b8e      	ldr	r3, [pc, #568]	; (8001368 <read_input_signals_and_set_device_state+0x28c>)
 8001130:	7a1b      	ldrb	r3, [r3, #8]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d107      	bne.n	8001146 <read_input_signals_and_set_device_state+0x6a>
			(ON_TOMO_IN_flag != ON_TOMO_WAS_NOT_ENABLED))
 8001136:	4b8d      	ldr	r3, [pc, #564]	; (800136c <read_input_signals_and_set_device_state+0x290>)
 8001138:	781b      	ldrb	r3, [r3, #0]
		if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <read_input_signals_and_set_device_state+0x6a>
		{
			ON_TOMO_IN_flag = ON_TOMO_WAS_NOT_ENABLED;								//  :  ON_TOMO   
 800113e:	4b8b      	ldr	r3, [pc, #556]	; (800136c <read_input_signals_and_set_device_state+0x290>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e090      	b.n	8001268 <read_input_signals_and_set_device_state+0x18c>
		}
		/*
		 *         /  
		 */
		else if (grid_supply_button.button_current_state == BUTTON_LONG_PRESS)
 8001146:	4b8a      	ldr	r3, [pc, #552]	; (8001370 <read_input_signals_and_set_device_state+0x294>)
 8001148:	7b5b      	ldrb	r3, [r3, #13]
 800114a:	2b02      	cmp	r3, #2
 800114c:	d124      	bne.n	8001198 <read_input_signals_and_set_device_state+0xbc>
		{
			device_current_state = DEVICE_GRID_SUPPLY;								//   :  
 800114e:	4b84      	ldr	r3, [pc, #528]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001150:	2202      	movs	r2, #2
 8001152:	701a      	strb	r2, [r3, #0]

			/*
			 *          
			 */
			if (motor.steps_distance_from_limit_switch >= RASTER_SUPPLY_DISTANCE_STEPS)
 8001154:	4b83      	ldr	r3, [pc, #524]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800115c:	db04      	blt.n	8001168 <read_input_signals_and_set_device_state+0x8c>
			{
				motor.motor_movement_purpose = MOTOR_PURPOSE_GRID_INSERTION;						//  :  
 800115e:	4b81      	ldr	r3, [pc, #516]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001160:	2201      	movs	r2, #1
 8001162:	729a      	strb	r2, [r3, #10]
				motor_movement_start();																//  
 8001164:	f000 f922 	bl	80013ac <motor_movement_start>
			}
			/*
			 *          
			 */
			if (motor.steps_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEPS)
 8001168:	4b7e      	ldr	r3, [pc, #504]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001170:	f280 80e9 	bge.w	8001346 <read_input_signals_and_set_device_state+0x26a>
			{
				set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 8001174:	2200      	movs	r2, #0
 8001176:	2108      	movs	r1, #8
 8001178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117c:	f7ff fe98 	bl	8000eb0 <set_output_signal_state>
				set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 8001180:	2200      	movs	r2, #0
 8001182:	2110      	movs	r1, #16
 8001184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001188:	f7ff fe92 	bl	8000eb0 <set_output_signal_state>
				motor.motor_movement_purpose = MOTOR_PURPOSE_GRID_EXTRACTION;						//  :  
 800118c:	4b75      	ldr	r3, [pc, #468]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 800118e:	2202      	movs	r2, #2
 8001190:	729a      	strb	r2, [r3, #10]
				motor_movement_start();																//  
 8001192:	f000 f90b 	bl	80013ac <motor_movement_start>
			device_current_state = DEVICE_BUCKYBRAKE;												//   :   

			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_HIGH);	//   "1"   LASER_CENTERING
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   BUCKYBRAKE
		}
		break;
 8001196:	e0d6      	b.n	8001346 <read_input_signals_and_set_device_state+0x26a>
		else if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 8001198:	4b76      	ldr	r3, [pc, #472]	; (8001374 <read_input_signals_and_set_device_state+0x298>)
 800119a:	7a1b      	ldrb	r3, [r3, #8]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d115      	bne.n	80011cc <read_input_signals_and_set_device_state+0xf0>
				(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 80011a0:	4b71      	ldr	r3, [pc, #452]	; (8001368 <read_input_signals_and_set_device_state+0x28c>)
 80011a2:	7a1b      	ldrb	r3, [r3, #8]
		else if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d111      	bne.n	80011cc <read_input_signals_and_set_device_state+0xf0>
				(ON_TOMO_IN_flag == ON_TOMO_WAS_NOT_ENABLED) && \
 80011a8:	4b70      	ldr	r3, [pc, #448]	; (800136c <read_input_signals_and_set_device_state+0x290>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
				(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d10d      	bne.n	80011cc <read_input_signals_and_set_device_state+0xf0>
				(motor.steps_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEPS))
 80011b0:	4b6c      	ldr	r3, [pc, #432]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 80011b2:	681b      	ldr	r3, [r3, #0]
				(ON_TOMO_IN_flag == ON_TOMO_WAS_NOT_ENABLED) && \
 80011b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011b8:	da08      	bge.n	80011cc <read_input_signals_and_set_device_state+0xf0>
			device_current_state = DEVICE_SCANING_TOMO_OFF;											//   :   ON_TOMO
 80011ba:	4b69      	ldr	r3, [pc, #420]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 80011bc:	2204      	movs	r2, #4
 80011be:	701a      	strb	r2, [r3, #0]
			motor.motor_movement_purpose = MOTOR_PURPOSE_EXPOSITION_TOMO_OFF;						//  :   ON_TOMO
 80011c0:	4b68      	ldr	r3, [pc, #416]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 80011c2:	2203      	movs	r2, #3
 80011c4:	729a      	strb	r2, [r3, #10]
			motor_movement_start();																	//  
 80011c6:	f000 f8f1 	bl	80013ac <motor_movement_start>
 80011ca:	e04d      	b.n	8001268 <read_input_signals_and_set_device_state+0x18c>
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011cc:	4b66      	ldr	r3, [pc, #408]	; (8001368 <read_input_signals_and_set_device_state+0x28c>)
 80011ce:	7a1b      	ldrb	r3, [r3, #8]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d107      	bne.n	80011e4 <read_input_signals_and_set_device_state+0x108>
				(ON_TOMO_IN_flag == ON_TOMO_WAS_NOT_ENABLED))
 80011d4:	4b65      	ldr	r3, [pc, #404]	; (800136c <read_input_signals_and_set_device_state+0x290>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d103      	bne.n	80011e4 <read_input_signals_and_set_device_state+0x108>
			ON_TOMO_IN_flag = ON_TOMO_WAS_ENABLED;													//  :  ON_TOMO 
 80011dc:	4b63      	ldr	r3, [pc, #396]	; (800136c <read_input_signals_and_set_device_state+0x290>)
 80011de:	2201      	movs	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
 80011e2:	e041      	b.n	8001268 <read_input_signals_and_set_device_state+0x18c>
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011e4:	4b60      	ldr	r3, [pc, #384]	; (8001368 <read_input_signals_and_set_device_state+0x28c>)
 80011e6:	7a1b      	ldrb	r3, [r3, #8]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d115      	bne.n	8001218 <read_input_signals_and_set_device_state+0x13c>
				(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011ec:	4b61      	ldr	r3, [pc, #388]	; (8001374 <read_input_signals_and_set_device_state+0x298>)
 80011ee:	7a1b      	ldrb	r3, [r3, #8]
		else if ((ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d111      	bne.n	8001218 <read_input_signals_and_set_device_state+0x13c>
				(ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED) && \
 80011f4:	4b5d      	ldr	r3, [pc, #372]	; (800136c <read_input_signals_and_set_device_state+0x290>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
				(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW) && \
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d10d      	bne.n	8001218 <read_input_signals_and_set_device_state+0x13c>
				(motor.steps_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEPS))
 80011fc:	4b59      	ldr	r3, [pc, #356]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 80011fe:	681b      	ldr	r3, [r3, #0]
				(ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED) && \
 8001200:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001204:	da08      	bge.n	8001218 <read_input_signals_and_set_device_state+0x13c>
			device_current_state = DEVICE_SCANING_TOMO_ON;											//   :   ON_TOMO
 8001206:	4b56      	ldr	r3, [pc, #344]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001208:	2205      	movs	r2, #5
 800120a:	701a      	strb	r2, [r3, #0]
			motor.motor_movement_purpose = MOTOR_PURPOSE_EXPOSITION_TOMO_ON;						//  :   ON_TOMO
 800120c:	4b55      	ldr	r3, [pc, #340]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 800120e:	2204      	movs	r2, #4
 8001210:	729a      	strb	r2, [r3, #10]
			motor_movement_start();																	//  
 8001212:	f000 f8cb 	bl	80013ac <motor_movement_start>
 8001216:	e027      	b.n	8001268 <read_input_signals_and_set_device_state+0x18c>
		else if ((!(limit_switch_return_state())) && \
 8001218:	f000 fc08 	bl	8001a2c <limit_switch_return_state>
 800121c:	4603      	mov	r3, r0
 800121e:	f083 0301 	eor.w	r3, r3, #1
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b00      	cmp	r3, #0
 8001226:	d00d      	beq.n	8001244 <read_input_signals_and_set_device_state+0x168>
				(!(motor.steps_distance_from_limit_switch >= RASTER_SUPPLY_DISTANCE_STEPS)))
 8001228:	4b4e      	ldr	r3, [pc, #312]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 800122a:	681b      	ldr	r3, [r3, #0]
		else if ((!(limit_switch_return_state())) && \
 800122c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001230:	da08      	bge.n	8001244 <read_input_signals_and_set_device_state+0x168>
			device_current_state = DEVICE_RETURN_TO_INITIAL_STATE;									//   :    
 8001232:	4b4b      	ldr	r3, [pc, #300]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001234:	2206      	movs	r2, #6
 8001236:	701a      	strb	r2, [r3, #0]
			motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;						//  :    
 8001238:	4b4a      	ldr	r3, [pc, #296]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 800123a:	2200      	movs	r2, #0
 800123c:	729a      	strb	r2, [r3, #10]
			motor_movement_start();																	//  
 800123e:	f000 f8b5 	bl	80013ac <motor_movement_start>
 8001242:	e011      	b.n	8001268 <read_input_signals_and_set_device_state+0x18c>
		else if (pushbutton_buckybrake.button_current_state == BUTTON_SHORT_PRESS)
 8001244:	4b4c      	ldr	r3, [pc, #304]	; (8001378 <read_input_signals_and_set_device_state+0x29c>)
 8001246:	7b5b      	ldrb	r3, [r3, #13]
 8001248:	2b01      	cmp	r3, #1
 800124a:	d17c      	bne.n	8001346 <read_input_signals_and_set_device_state+0x26a>
			device_current_state = DEVICE_BUCKYBRAKE;												//   :   
 800124c:	4b44      	ldr	r3, [pc, #272]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 800124e:	2203      	movs	r2, #3
 8001250:	701a      	strb	r2, [r3, #0]
			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_HIGH);	//   "1"   LASER_CENTERING
 8001252:	2201      	movs	r2, #1
 8001254:	2101      	movs	r1, #1
 8001256:	4849      	ldr	r0, [pc, #292]	; (800137c <read_input_signals_and_set_device_state+0x2a0>)
 8001258:	f7ff fe2a 	bl	8000eb0 <set_output_signal_state>
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   BUCKYBRAKE
 800125c:	2201      	movs	r2, #1
 800125e:	2108      	movs	r1, #8
 8001260:	4846      	ldr	r0, [pc, #280]	; (800137c <read_input_signals_and_set_device_state+0x2a0>)
 8001262:	f7ff fe25 	bl	8000eb0 <set_output_signal_state>
		break;
 8001266:	e06e      	b.n	8001346 <read_input_signals_and_set_device_state+0x26a>
 8001268:	e06d      	b.n	8001346 <read_input_signals_and_set_device_state+0x26a>
	case DEVICE_BUCKYBRAKE:																			//     "  "
	{
		/*
		 *	    
		 */
		if (pushbutton_buckybrake.button_current_state == BUTTON_RELEASED)
 800126a:	4b43      	ldr	r3, [pc, #268]	; (8001378 <read_input_signals_and_set_device_state+0x29c>)
 800126c:	7b5b      	ldrb	r3, [r3, #13]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d16b      	bne.n	800134a <read_input_signals_and_set_device_state+0x26e>
		{
			set_output_signal_state(LASER_CENTERING_OUT_PORT, LASER_CENTERING_OUT_PIN, LOGIC_LEVEL_LOW);	//   "0"   LASER_CENTERING
 8001272:	2200      	movs	r2, #0
 8001274:	2101      	movs	r1, #1
 8001276:	4841      	ldr	r0, [pc, #260]	; (800137c <read_input_signals_and_set_device_state+0x2a0>)
 8001278:	f7ff fe1a 	bl	8000eb0 <set_output_signal_state>
			set_output_signal_state(BUCKYBRAKE_OUT_PORT, BUCKYBRAKE_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   BUCKYBRAKE
 800127c:	2200      	movs	r2, #0
 800127e:	2108      	movs	r1, #8
 8001280:	483e      	ldr	r0, [pc, #248]	; (800137c <read_input_signals_and_set_device_state+0x2a0>)
 8001282:	f7ff fe15 	bl	8000eb0 <set_output_signal_state>

			device_current_state = DEVICE_STANDBY;													//   :  
 8001286:	4b36      	ldr	r3, [pc, #216]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001288:	2201      	movs	r2, #1
 800128a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800128c:	e05d      	b.n	800134a <read_input_signals_and_set_device_state+0x26e>
	case DEVICE_GRID_SUPPLY:																		//     " "
	{
		/*
		 *    " "    " "
		 */
		if ((motor.motor_movement_purpose == MOTOR_PURPOSE_GRID_INSERTION) && \
 800128e:	4b35      	ldr	r3, [pc, #212]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001290:	7a9b      	ldrb	r3, [r3, #10]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d137      	bne.n	8001306 <read_input_signals_and_set_device_state+0x22a>
			(motor.motor_movement_status == MOTOR_MOVEMENT_COMPLETED))
 8001296:	4b33      	ldr	r3, [pc, #204]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001298:	7adb      	ldrb	r3, [r3, #11]
		if ((motor.motor_movement_purpose == MOTOR_PURPOSE_GRID_INSERTION) && \
 800129a:	2b01      	cmp	r3, #1
 800129c:	d133      	bne.n	8001306 <read_input_signals_and_set_device_state+0x22a>
		{
			/*
			 *    
			 */
			if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)&& \
 800129e:	4b38      	ldr	r3, [pc, #224]	; (8001380 <read_input_signals_and_set_device_state+0x2a4>)
 80012a0:	7a1b      	ldrb	r3, [r3, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10f      	bne.n	80012c6 <read_input_signals_and_set_device_state+0x1ea>
					(grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 80012a6:	4b36      	ldr	r3, [pc, #216]	; (8001380 <read_input_signals_and_set_device_state+0x2a4>)
 80012a8:	7d1b      	ldrb	r3, [r3, #20]
			if ((grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)&& \
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d10b      	bne.n	80012c6 <read_input_signals_and_set_device_state+0x1ea>
			{
				set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 80012ae:	2200      	movs	r2, #0
 80012b0:	2108      	movs	r1, #8
 80012b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b6:	f7ff fdfb 	bl	8000eb0 <set_output_signal_state>
				set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 80012ba:	2200      	movs	r2, #0
 80012bc:	2110      	movs	r1, #16
 80012be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c2:	f7ff fdf5 	bl	8000eb0 <set_output_signal_state>
			}
			/*
			*    120
			*/
			if (grid_sensor.GRID_120_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH)
 80012c6:	4b2e      	ldr	r3, [pc, #184]	; (8001380 <read_input_signals_and_set_device_state+0x2a4>)
 80012c8:	7a1b      	ldrb	r3, [r3, #8]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d10b      	bne.n	80012e6 <read_input_signals_and_set_device_state+0x20a>
			{
				set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_120
 80012ce:	2201      	movs	r2, #1
 80012d0:	2108      	movs	r1, #8
 80012d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d6:	f7ff fdeb 	bl	8000eb0 <set_output_signal_state>
				set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_180
 80012da:	2200      	movs	r2, #0
 80012dc:	2110      	movs	r1, #16
 80012de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e2:	f7ff fde5 	bl	8000eb0 <set_output_signal_state>
			}
			/*
			*    180
			*/
			if (grid_sensor.GRID_180_DETECT_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH)
 80012e6:	4b26      	ldr	r3, [pc, #152]	; (8001380 <read_input_signals_and_set_device_state+0x2a4>)
 80012e8:	7d1b      	ldrb	r3, [r3, #20]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d10b      	bne.n	8001306 <read_input_signals_and_set_device_state+0x22a>
			{
				set_output_signal_state(GRID_120_OUT_PORT, GRID_120_OUT_PIN, LOGIC_LEVEL_LOW);		//   "0"   GRID_120
 80012ee:	2200      	movs	r2, #0
 80012f0:	2108      	movs	r1, #8
 80012f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f6:	f7ff fddb 	bl	8000eb0 <set_output_signal_state>
				set_output_signal_state(GRID_180_OUT_PORT, GRID_180_OUT_PIN, LOGIC_LEVEL_HIGH);		//   "1"   GRID_180
 80012fa:	2201      	movs	r2, #1
 80012fc:	2110      	movs	r1, #16
 80012fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001302:	f7ff fdd5 	bl	8000eb0 <set_output_signal_state>
			}
		}

		if (motor.motor_movement_status == MOTOR_MOVEMENT_COMPLETED) 	//    " "
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001308:	7adb      	ldrb	r3, [r3, #11]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d11f      	bne.n	800134e <read_input_signals_and_set_device_state+0x272>
		{

			device_current_state = DEVICE_STANDBY;						//   : " "
 800130e:	4b14      	ldr	r3, [pc, #80]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001314:	e01b      	b.n	800134e <read_input_signals_and_set_device_state+0x272>
	}
	case DEVICE_RETURN_TO_INITIAL_STATE:
	{
		if (motor.motor_movement_status == MOTOR_MOVEMENT_COMPLETED) 	//    " "
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001318:	7adb      	ldrb	r3, [r3, #11]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d119      	bne.n	8001352 <read_input_signals_and_set_device_state+0x276>
		{
			device_current_state = DEVICE_STANDBY;						//   : " "
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001324:	e015      	b.n	8001352 <read_input_signals_and_set_device_state+0x276>
	}
	case DEVICE_SCANING_TOMO_OFF:
	{
		if (motor.motor_movement_status == MOTOR_MOVEMENT_COMPLETED) 	//    " "
 8001326:	4b0f      	ldr	r3, [pc, #60]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001328:	7adb      	ldrb	r3, [r3, #11]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d113      	bne.n	8001356 <read_input_signals_and_set_device_state+0x27a>
		{
			device_current_state = DEVICE_STANDBY;						//   : " "
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001334:	e00f      	b.n	8001356 <read_input_signals_and_set_device_state+0x27a>
	}
	case DEVICE_SCANING_TOMO_ON:
	{
		if (motor.motor_movement_status == MOTOR_MOVEMENT_COMPLETED)	//    " "
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <read_input_signals_and_set_device_state+0x288>)
 8001338:	7adb      	ldrb	r3, [r3, #11]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d10d      	bne.n	800135a <read_input_signals_and_set_device_state+0x27e>
		{
			device_current_state = DEVICE_STANDBY;						//   : " "
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <read_input_signals_and_set_device_state+0x284>)
 8001340:	2201      	movs	r2, #1
 8001342:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001344:	e009      	b.n	800135a <read_input_signals_and_set_device_state+0x27e>
		break;
 8001346:	bf00      	nop
 8001348:	e008      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
		break;
 800134a:	bf00      	nop
 800134c:	e006      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
		break;
 800134e:	bf00      	nop
 8001350:	e004      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
		break;
 8001352:	bf00      	nop
 8001354:	e002      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
		break;
 8001356:	bf00      	nop
 8001358:	e000      	b.n	800135c <read_input_signals_and_set_device_state+0x280>
		break;
 800135a:	bf00      	nop
	}
	}
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200000a0 	.word	0x200000a0
 8001364:	200001d4 	.word	0x200001d4
 8001368:	200001f4 	.word	0x200001f4
 800136c:	200000e4 	.word	0x200000e4
 8001370:	2000008c 	.word	0x2000008c
 8001374:	200000a4 	.word	0x200000a4
 8001378:	200000e8 	.word	0x200000e8
 800137c:	48000400 	.word	0x48000400
 8001380:	20000168 	.word	0x20000168

08001384 <motor_timer_interrupts_start>:

/*
 *  ,    
 */
void motor_timer_interrupts_start(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(MOTOR_TIMER_POINTER);
 8001388:	4802      	ldr	r0, [pc, #8]	; (8001394 <motor_timer_interrupts_start+0x10>)
 800138a:	f002 f86f 	bl	800346c <HAL_TIM_Base_Start_IT>
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000188 	.word	0x20000188

08001398 <motor_timer_interrupts_stop>:

/*
 *  ,    
 */
void motor_timer_interrupts_stop(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(MOTOR_TIMER_POINTER);
 800139c:	4802      	ldr	r0, [pc, #8]	; (80013a8 <motor_timer_interrupts_stop+0x10>)
 800139e:	f002 f8cf 	bl	8003540 <HAL_TIM_Base_Stop_IT>
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	20000188 	.word	0x20000188

080013ac <motor_movement_start>:

/*
 *   
 */
void motor_movement_start(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	if (device_current_state == DEVICE_STANDBY)							//     
 80013b0:	4b06      	ldr	r3, [pc, #24]	; (80013cc <motor_movement_start+0x20>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d102      	bne.n	80013be <motor_movement_start+0x12>
	{
		error_code = STANDBY_MOVEMENT_ERROR;							//   (    )
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <motor_movement_start+0x24>)
 80013ba:	2203      	movs	r2, #3
 80013bc:	701a      	strb	r2, [r3, #0]
	}
	motor.motor_movement_status = MOTOR_MOVEMENT_IN_PROGRESS;			//  ,     
 80013be:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <motor_movement_start+0x28>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	72da      	strb	r2, [r3, #11]
	motor_timer_interrupts_start();										//  ,     
 80013c4:	f7ff ffde 	bl	8001384 <motor_timer_interrupts_start>
}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	200000a0 	.word	0x200000a0
 80013d0:	200001f0 	.word	0x200001f0
 80013d4:	200001d4 	.word	0x200001d4

080013d8 <motor_movement_complete>:

/*
 *   
 */
void motor_movement_complete(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	motor_timer_interrupts_stop();										//  ,    
 80013dc:	f7ff ffdc 	bl	8001398 <motor_timer_interrupts_stop>
	motor.motor_movement_status = MOTOR_MOVEMENT_COMPLETED;				//  ,   
 80013e0:	4b03      	ldr	r3, [pc, #12]	; (80013f0 <motor_movement_complete+0x18>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	72da      	strb	r2, [r3, #11]
	reset_movement_counters();
 80013e6:	f000 f855 	bl	8001494 <reset_movement_counters>
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200001d4 	.word	0x200001d4

080013f4 <motor_make_step_to_direction>:

/*
 *     
 */
void motor_make_step_to_direction(MotorMoveDirection_EnumTypeDef move_direction)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
	motor.motor_move_direction = move_direction;						//   
 80013fe:	4a05      	ldr	r2, [pc, #20]	; (8001414 <motor_make_step_to_direction+0x20>)
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	7213      	strb	r3, [r2, #8]
	motor_direction_pin_set();											//      
 8001404:	f000 faa0 	bl	8001948 <motor_direction_pin_set>
	check_limit_switch_and_make_step();									//      
 8001408:	f000 fabc 	bl	8001984 <check_limit_switch_and_make_step>
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200001d4 	.word	0x200001d4

08001418 <bucky_ready_response_set>:

/*
 *       BUCKY_READY
 */
void bucky_ready_response_set(SignalLogicLevel_EnumTypeDef logic_level_to_set)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	71fb      	strb	r3, [r7, #7]
	switch (logic_level_to_set)											//      BUCKY_READY
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d010      	beq.n	800144a <bucky_ready_response_set+0x32>
 8001428:	2b01      	cmp	r3, #1
 800142a:	d000      	beq.n	800142e <bucky_ready_response_set+0x16>
	{
		bucky_ready_delay_counter = 0;									//   
		break;
	}
	}
}
 800142c:	e012      	b.n	8001454 <bucky_ready_response_set+0x3c>
		bucky_ready_delay_counter++;									//   
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <bucky_ready_response_set+0x48>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4b0a      	ldr	r3, [pc, #40]	; (8001460 <bucky_ready_response_set+0x48>)
 8001438:	701a      	strb	r2, [r3, #0]
		if (bucky_ready_delay_counter >= BUCKY_READY_DELAY_STEPS)		//      
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <bucky_ready_response_set+0x48>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b02      	cmp	r3, #2
 8001440:	d907      	bls.n	8001452 <bucky_ready_response_set+0x3a>
			bucky_ready_delay_counter = BUCKY_READY_DELAY_STEPS;		//     
 8001442:	4b07      	ldr	r3, [pc, #28]	; (8001460 <bucky_ready_response_set+0x48>)
 8001444:	2203      	movs	r2, #3
 8001446:	701a      	strb	r2, [r3, #0]
		break;
 8001448:	e003      	b.n	8001452 <bucky_ready_response_set+0x3a>
		bucky_ready_delay_counter = 0;									//   
 800144a:	4b05      	ldr	r3, [pc, #20]	; (8001460 <bucky_ready_response_set+0x48>)
 800144c:	2200      	movs	r2, #0
 800144e:	701a      	strb	r2, [r3, #0]
		break;
 8001450:	e000      	b.n	8001454 <bucky_ready_response_set+0x3c>
		break;
 8001452:	bf00      	nop
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	20000038 	.word	0x20000038

08001464 <bucky_ready_response_check>:

/*
 *       BUCKY_READY ( )
 */
void bucky_ready_response_check(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	if (bucky_ready_delay_counter == BUCKY_READY_DELAY_STEPS)									//     
 8001468:	4b09      	ldr	r3, [pc, #36]	; (8001490 <bucky_ready_response_check+0x2c>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b03      	cmp	r3, #3
 800146e:	d106      	bne.n	800147e <bucky_ready_response_check+0x1a>
	{
		set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_HIGH);	//   BUCKY_READY  "1"
 8001470:	2201      	movs	r2, #1
 8001472:	2120      	movs	r1, #32
 8001474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001478:	f7ff fd1a 	bl	8000eb0 <set_output_signal_state>
	}
	else
	{
		set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);	//    BUCKY_READY  "0"
	}
}
 800147c:	e005      	b.n	800148a <bucky_ready_response_check+0x26>
		set_output_signal_state(BUCKY_READY_OUT_PORT, BUCKY_READY_OUT_PIN, LOGIC_LEVEL_LOW);	//    BUCKY_READY  "0"
 800147e:	2200      	movs	r2, #0
 8001480:	2120      	movs	r1, #32
 8001482:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001486:	f7ff fd13 	bl	8000eb0 <set_output_signal_state>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000038 	.word	0x20000038

08001494 <reset_movement_counters>:

void reset_movement_counters(void)
{
 8001494:	b490      	push	{r4, r7}
 8001496:	af00      	add	r7, sp, #0
	ticks_before_next_step_counter = 0;
 8001498:	4a0f      	ldr	r2, [pc, #60]	; (80014d8 <reset_movement_counters+0x44>)
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	f04f 0400 	mov.w	r4, #0
 80014a2:	e9c2 3400 	strd	r3, r4, [r2]
	ticks_since_start_movement_counter = 0;
 80014a6:	4a0d      	ldr	r2, [pc, #52]	; (80014dc <reset_movement_counters+0x48>)
 80014a8:	f04f 0300 	mov.w	r3, #0
 80014ac:	f04f 0400 	mov.w	r4, #0
 80014b0:	e9c2 3400 	strd	r3, r4, [r2]
	steps_for_acceleration_counter = 0;
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <reset_movement_counters+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
	steps_since_start_movement_counter = 0;
 80014ba:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <reset_movement_counters+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
	ticks_for_acceleration_counter = 0;
 80014c0:	4a09      	ldr	r2, [pc, #36]	; (80014e8 <reset_movement_counters+0x54>)
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	f04f 0400 	mov.w	r4, #0
 80014ca:	e9c2 3400 	strd	r3, r4, [r2]
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc90      	pop	{r4, r7}
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	20000180 	.word	0x20000180
 80014dc:	20000030 	.word	0x20000030
 80014e0:	2000003c 	.word	0x2000003c
 80014e4:	200000b0 	.word	0x200000b0
 80014e8:	200001e8 	.word	0x200001e8
 80014ec:	00000000 	.word	0x00000000

080014f0 <movement_time_function>:

uint64_t movement_time_function(uint64_t time_value)
{
 80014f0:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 80014f4:	b084      	sub	sp, #16
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	e9c7 0100 	strd	r0, r1, [r7]
	uint64_t calculated_steps_per_sec = 0;
 80014fc:	f04f 0300 	mov.w	r3, #0
 8001500:	f04f 0400 	mov.w	r4, #0
 8001504:	e9c7 3402 	strd	r3, r4, [r7, #8]
	calculated_steps_per_sec = (((time_value*time_value)*MOVEMENT_EQUATION_COEFFICIENT)/MOTOR_TIMER_TICKS_PER_SECOND) + MIN_STEPS_PER_SEC_ALL_MODES;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	683a      	ldr	r2, [r7, #0]
 800150c:	fb02 f203 	mul.w	r2, r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6839      	ldr	r1, [r7, #0]
 8001514:	fb01 f303 	mul.w	r3, r1, r3
 8001518:	4413      	add	r3, r2
 800151a:	6839      	ldr	r1, [r7, #0]
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	fba1 1202 	umull	r1, r2, r1, r2
 8001522:	4413      	add	r3, r2
 8001524:	461a      	mov	r2, r3
 8001526:	468b      	mov	fp, r1
 8001528:	4694      	mov	ip, r2
 800152a:	eb1b 030b 	adds.w	r3, fp, fp
 800152e:	eb4c 040c 	adc.w	r4, ip, ip
 8001532:	469b      	mov	fp, r3
 8001534:	46a4      	mov	ip, r4
 8001536:	eb1b 0b01 	adds.w	fp, fp, r1
 800153a:	eb4c 0c02 	adc.w	ip, ip, r2
 800153e:	f04f 0500 	mov.w	r5, #0
 8001542:	f04f 0600 	mov.w	r6, #0
 8001546:	ea4f 160c 	mov.w	r6, ip, lsl #4
 800154a:	ea46 761b 	orr.w	r6, r6, fp, lsr #28
 800154e:	ea4f 150b 	mov.w	r5, fp, lsl #4
 8001552:	46ab      	mov	fp, r5
 8001554:	46b4      	mov	ip, r6
 8001556:	ebbb 0b01 	subs.w	fp, fp, r1
 800155a:	eb6c 0c02 	sbc.w	ip, ip, r2
 800155e:	f04f 0500 	mov.w	r5, #0
 8001562:	f04f 0600 	mov.w	r6, #0
 8001566:	ea4f 06cc 	mov.w	r6, ip, lsl #3
 800156a:	ea46 765b 	orr.w	r6, r6, fp, lsr #29
 800156e:	ea4f 05cb 	mov.w	r5, fp, lsl #3
 8001572:	46ab      	mov	fp, r5
 8001574:	46b4      	mov	ip, r6
 8001576:	465b      	mov	r3, fp
 8001578:	4664      	mov	r4, ip
 800157a:	1a5b      	subs	r3, r3, r1
 800157c:	eb64 0402 	sbc.w	r4, r4, r2
 8001580:	4618      	mov	r0, r3
 8001582:	4621      	mov	r1, r4
 8001584:	a30c      	add	r3, pc, #48	; (adr r3, 80015b8 <movement_time_function+0xc8>)
 8001586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158a:	f7fe fe45 	bl	8000218 <__aeabi_uldivmod>
 800158e:	4603      	mov	r3, r0
 8001590:	460c      	mov	r4, r1
 8001592:	4619      	mov	r1, r3
 8001594:	4622      	mov	r2, r4
 8001596:	f511 63c8 	adds.w	r3, r1, #1600	; 0x640
 800159a:	f142 0400 	adc.w	r4, r2, #0
 800159e:	e9c7 3402 	strd	r3, r4, [r7, #8]
	//calculated_steps_per_sec = time_value * LINEAR_ACCELERATION_COEFFICIENT + MIN_STEPS_PER_SEC_ALL_MODES;
	return calculated_steps_per_sec;
 80015a2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	4621      	mov	r1, r4
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 80015b2:	bf00      	nop
 80015b4:	f3af 8000 	nop.w
 80015b8:	05f5e100 	.word	0x05f5e100
 80015bc:	00000000 	.word	0x00000000

080015c0 <calculate_ticks_per_next_step>:

void calculate_ticks_per_next_step(void)
{
 80015c0:	b598      	push	{r3, r4, r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	if (motor.motor_movement_status == MOTOR_MOVEMENT_IN_PROGRESS)
 80015c4:	4b39      	ldr	r3, [pc, #228]	; (80016ac <calculate_ticks_per_next_step+0xec>)
 80015c6:	7adb      	ldrb	r3, [r3, #11]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d16c      	bne.n	80016a6 <calculate_ticks_per_next_step+0xe6>
	{
		if ((motor.motor_movement_purpose == MOTOR_PURPOSE_EXPOSITION_TOMO_OFF) || (motor.motor_movement_purpose == MOTOR_PURPOSE_EXPOSITION_TOMO_ON))
 80015cc:	4b37      	ldr	r3, [pc, #220]	; (80016ac <calculate_ticks_per_next_step+0xec>)
 80015ce:	7a9b      	ldrb	r3, [r3, #10]
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d003      	beq.n	80015dc <calculate_ticks_per_next_step+0x1c>
 80015d4:	4b35      	ldr	r3, [pc, #212]	; (80016ac <calculate_ticks_per_next_step+0xec>)
 80015d6:	7a9b      	ldrb	r3, [r3, #10]
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d158      	bne.n	800168e <calculate_ticks_per_next_step+0xce>
		{
			//uint64_t steps_per_sec = (((ticks_since_start_movement_counter*ticks_since_start_movement_counter)*MOVEMENT_EQUATION_COEFFICIENT)/MOTOR_TIMER_TICKS_PER_SECOND) + MIN_STEPS_PER_SEC_ALL_MODES;
			if ((EXPOSITITON_MOVEMENT_STEPS - steps_since_start_movement_counter) >= steps_for_acceleration_counter)
 80015dc:	4b34      	ldr	r3, [pc, #208]	; (80016b0 <calculate_ticks_per_next_step+0xf0>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f5c3 7364 	rsb	r3, r3, #912	; 0x390
 80015e4:	3301      	adds	r3, #1
 80015e6:	4a33      	ldr	r2, [pc, #204]	; (80016b4 <calculate_ticks_per_next_step+0xf4>)
 80015e8:	6812      	ldr	r2, [r2, #0]
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d333      	bcc.n	8001656 <calculate_ticks_per_next_step+0x96>
			{
				steps_per_sec = movement_time_function(ticks_since_start_movement_counter);
 80015ee:	4b32      	ldr	r3, [pc, #200]	; (80016b8 <calculate_ticks_per_next_step+0xf8>)
 80015f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80015f4:	4618      	mov	r0, r3
 80015f6:	4621      	mov	r1, r4
 80015f8:	f7ff ff7a 	bl	80014f0 <movement_time_function>
 80015fc:	4603      	mov	r3, r0
 80015fe:	460c      	mov	r4, r1
 8001600:	4a2e      	ldr	r2, [pc, #184]	; (80016bc <calculate_ticks_per_next_step+0xfc>)
 8001602:	e9c2 3400 	strd	r3, r4, [r2]
				if (steps_per_sec < MAX_STEPS_PER_SEC_MODE_00)
 8001606:	4b2d      	ldr	r3, [pc, #180]	; (80016bc <calculate_ticks_per_next_step+0xfc>)
 8001608:	e9d3 3400 	ldrd	r3, r4, [r3]
 800160c:	f641 51af 	movw	r1, #7599	; 0x1daf
 8001610:	f04f 0200 	mov.w	r2, #0
 8001614:	42a2      	cmp	r2, r4
 8001616:	bf08      	it	eq
 8001618:	4299      	cmpeq	r1, r3
 800161a:	d314      	bcc.n	8001646 <calculate_ticks_per_next_step+0x86>
				{
					ticks_before_next_step_counter = MOTOR_TIMER_TICKS_PER_SECOND/steps_per_sec;
 800161c:	4b27      	ldr	r3, [pc, #156]	; (80016bc <calculate_ticks_per_next_step+0xfc>)
 800161e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001622:	461a      	mov	r2, r3
 8001624:	4623      	mov	r3, r4
 8001626:	4826      	ldr	r0, [pc, #152]	; (80016c0 <calculate_ticks_per_next_step+0x100>)
 8001628:	f04f 0100 	mov.w	r1, #0
 800162c:	f7fe fdf4 	bl	8000218 <__aeabi_uldivmod>
 8001630:	4603      	mov	r3, r0
 8001632:	460c      	mov	r4, r1
 8001634:	4a23      	ldr	r2, [pc, #140]	; (80016c4 <calculate_ticks_per_next_step+0x104>)
 8001636:	e9c2 3400 	strd	r3, r4, [r2]
					steps_for_acceleration_counter++;
 800163a:	4b1e      	ldr	r3, [pc, #120]	; (80016b4 <calculate_ticks_per_next_step+0xf4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	3301      	adds	r3, #1
 8001640:	4a1c      	ldr	r2, [pc, #112]	; (80016b4 <calculate_ticks_per_next_step+0xf4>)
 8001642:	6013      	str	r3, [r2, #0]
			if ((EXPOSITITON_MOVEMENT_STEPS - steps_since_start_movement_counter) >= steps_for_acceleration_counter)
 8001644:	e02a      	b.n	800169c <calculate_ticks_per_next_step+0xdc>
				}
				else
				{
					ticks_before_next_step_counter = MOTOR_TIMER_TICKS_PER_SECOND/MAX_STEPS_PER_SEC_MODE_00;
 8001646:	4a1f      	ldr	r2, [pc, #124]	; (80016c4 <calculate_ticks_per_next_step+0x104>)
 8001648:	f04f 0383 	mov.w	r3, #131	; 0x83
 800164c:	f04f 0400 	mov.w	r4, #0
 8001650:	e9c2 3400 	strd	r3, r4, [r2]
			if ((EXPOSITITON_MOVEMENT_STEPS - steps_since_start_movement_counter) >= steps_for_acceleration_counter)
 8001654:	e022      	b.n	800169c <calculate_ticks_per_next_step+0xdc>
				}
			}
			else
			{
				steps_per_sec = movement_time_function(ticks_for_acceleration_counter);
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <calculate_ticks_per_next_step+0x108>)
 8001658:	e9d3 3400 	ldrd	r3, r4, [r3]
 800165c:	4618      	mov	r0, r3
 800165e:	4621      	mov	r1, r4
 8001660:	f7ff ff46 	bl	80014f0 <movement_time_function>
 8001664:	4603      	mov	r3, r0
 8001666:	460c      	mov	r4, r1
 8001668:	4a14      	ldr	r2, [pc, #80]	; (80016bc <calculate_ticks_per_next_step+0xfc>)
 800166a:	e9c2 3400 	strd	r3, r4, [r2]
				ticks_before_next_step_counter = MOTOR_TIMER_TICKS_PER_SECOND/steps_per_sec;
 800166e:	4b13      	ldr	r3, [pc, #76]	; (80016bc <calculate_ticks_per_next_step+0xfc>)
 8001670:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001674:	461a      	mov	r2, r3
 8001676:	4623      	mov	r3, r4
 8001678:	4811      	ldr	r0, [pc, #68]	; (80016c0 <calculate_ticks_per_next_step+0x100>)
 800167a:	f04f 0100 	mov.w	r1, #0
 800167e:	f7fe fdcb 	bl	8000218 <__aeabi_uldivmod>
 8001682:	4603      	mov	r3, r0
 8001684:	460c      	mov	r4, r1
 8001686:	4a0f      	ldr	r2, [pc, #60]	; (80016c4 <calculate_ticks_per_next_step+0x104>)
 8001688:	e9c2 3400 	strd	r3, r4, [r2]
			if ((EXPOSITITON_MOVEMENT_STEPS - steps_since_start_movement_counter) >= steps_for_acceleration_counter)
 800168c:	e006      	b.n	800169c <calculate_ticks_per_next_step+0xdc>
			}
		}
		else
		{
			ticks_before_next_step_counter = CONSTANT_SPEED_TICKS_PER_STEP;
 800168e:	4a0d      	ldr	r2, [pc, #52]	; (80016c4 <calculate_ticks_per_next_step+0x104>)
 8001690:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001694:	f04f 0400 	mov.w	r4, #0
 8001698:	e9c2 3400 	strd	r3, r4, [r2]
		}
		steps_since_start_movement_counter++;
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <calculate_ticks_per_next_step+0xf0>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	4a03      	ldr	r2, [pc, #12]	; (80016b0 <calculate_ticks_per_next_step+0xf0>)
 80016a4:	6013      	str	r3, [r2, #0]
	}
}
 80016a6:	bf00      	nop
 80016a8:	bd98      	pop	{r3, r4, r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200001d4 	.word	0x200001d4
 80016b0:	200000b0 	.word	0x200000b0
 80016b4:	2000003c 	.word	0x2000003c
 80016b8:	20000030 	.word	0x20000030
 80016bc:	20000160 	.word	0x20000160
 80016c0:	000f4240 	.word	0x000f4240
 80016c4:	20000180 	.word	0x20000180
 80016c8:	200001e8 	.word	0x200001e8

080016cc <motor_check_conditions_and_step>:

void motor_check_conditions_and_step(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	switch (motor.motor_movement_purpose)												//    
 80016d0:	4b4d      	ldr	r3, [pc, #308]	; (8001808 <motor_check_conditions_and_step+0x13c>)
 80016d2:	7a9b      	ldrb	r3, [r3, #10]
 80016d4:	2b05      	cmp	r3, #5
 80016d6:	f200 8095 	bhi.w	8001804 <motor_check_conditions_and_step+0x138>
 80016da:	a201      	add	r2, pc, #4	; (adr r2, 80016e0 <motor_check_conditions_and_step+0x14>)
 80016dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e0:	080017dd 	.word	0x080017dd
 80016e4:	080016ff 	.word	0x080016ff
 80016e8:	08001725 	.word	0x08001725
 80016ec:	08001745 	.word	0x08001745
 80016f0:	08001767 	.word	0x08001767
 80016f4:	080016f9 	.word	0x080016f9
	{
	case MOTOR_PURPOSE_INSTANT_STOP:													//     -  
	{
		motor_movement_complete();														//  
 80016f8:	f7ff fe6e 	bl	80013d8 <motor_movement_complete>
		break;
 80016fc:	e082      	b.n	8001804 <motor_check_conditions_and_step+0x138>
	}
	case MOTOR_PURPOSE_GRID_INSERTION:													//     -  
	{
		if (!(limit_switch_return_state()))												//    
 80016fe:	f000 f995 	bl	8001a2c <limit_switch_return_state>
 8001702:	4603      	mov	r3, r0
 8001704:	f083 0301 	eor.w	r3, r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d003      	beq.n	8001716 <motor_check_conditions_and_step+0x4a>
		{
			motor_make_step_to_direction(MOVE_TO_COORD_ORIGIN);							//    
 800170e:	2000      	movs	r0, #0
 8001710:	f7ff fe70 	bl	80013f4 <motor_make_step_to_direction>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
			{
				motor_movement_complete();												//  
			}
		}
		break;
 8001714:	e071      	b.n	80017fa <motor_check_conditions_and_step+0x12e>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
 8001716:	4b3d      	ldr	r3, [pc, #244]	; (800180c <motor_check_conditions_and_step+0x140>)
 8001718:	7b5b      	ldrb	r3, [r3, #13]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d16d      	bne.n	80017fa <motor_check_conditions_and_step+0x12e>
				motor_movement_complete();												//  
 800171e:	f7ff fe5b 	bl	80013d8 <motor_movement_complete>
		break;
 8001722:	e06a      	b.n	80017fa <motor_check_conditions_and_step+0x12e>
	}
	case MOTOR_PURPOSE_GRID_EXTRACTION:													//     -  
	{
		if (motor.steps_distance_from_limit_switch < RASTER_SUPPLY_DISTANCE_STEPS)		//       
 8001724:	4b38      	ldr	r3, [pc, #224]	; (8001808 <motor_check_conditions_and_step+0x13c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800172c:	da03      	bge.n	8001736 <motor_check_conditions_and_step+0x6a>
		{
			motor_make_step_to_direction(MOVE_TO_COORD_END);							//     ()
 800172e:	2001      	movs	r0, #1
 8001730:	f7ff fe60 	bl	80013f4 <motor_make_step_to_direction>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
			{
				motor_movement_complete();												//  
			}
		}
		break;
 8001734:	e063      	b.n	80017fe <motor_check_conditions_and_step+0x132>
			if (grid_supply_button.button_current_state == BUTTON_RELEASED)				//      
 8001736:	4b35      	ldr	r3, [pc, #212]	; (800180c <motor_check_conditions_and_step+0x140>)
 8001738:	7b5b      	ldrb	r3, [r3, #13]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d15f      	bne.n	80017fe <motor_check_conditions_and_step+0x132>
				motor_movement_complete();												//  
 800173e:	f7ff fe4b 	bl	80013d8 <motor_movement_complete>
		break;
 8001742:	e05c      	b.n	80017fe <motor_check_conditions_and_step+0x132>
	}
	case MOTOR_PURPOSE_EXPOSITION_TOMO_OFF:												//    -    ON_TOMO
	{
		if (BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)				//   BUCKY_CALL  "1"
 8001744:	4b32      	ldr	r3, [pc, #200]	; (8001810 <motor_check_conditions_and_step+0x144>)
 8001746:	7a1b      	ldrb	r3, [r3, #8]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d105      	bne.n	8001758 <motor_check_conditions_and_step+0x8c>
		{
			cyclic_movement_step();														//  
 800174c:	f000 f8c8 	bl	80018e0 <cyclic_movement_step>
			bucky_ready_response_set(LOGIC_LEVEL_HIGH);									//       BUCKY_READY
 8001750:	2001      	movs	r0, #1
 8001752:	f7ff fe61 	bl	8001418 <bucky_ready_response_set>
		else
		{
			bucky_ready_response_set(LOGIC_LEVEL_LOW);									//    BUCKY_READY
			motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;			//    -    
		}
		break;
 8001756:	e055      	b.n	8001804 <motor_check_conditions_and_step+0x138>
			bucky_ready_response_set(LOGIC_LEVEL_LOW);									//    BUCKY_READY
 8001758:	2000      	movs	r0, #0
 800175a:	f7ff fe5d 	bl	8001418 <bucky_ready_response_set>
			motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;			//    -    
 800175e:	4b2a      	ldr	r3, [pc, #168]	; (8001808 <motor_check_conditions_and_step+0x13c>)
 8001760:	2200      	movs	r2, #0
 8001762:	729a      	strb	r2, [r3, #10]
		break;
 8001764:	e04e      	b.n	8001804 <motor_check_conditions_and_step+0x138>
	case MOTOR_PURPOSE_EXPOSITION_TOMO_ON:												//    -    ON_TOMO
	{
		/*
		 *   ON_OMO  ,   BUCKY_CALL 
		 */
		if ((ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED) && \
 8001766:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <motor_check_conditions_and_step+0x148>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d10f      	bne.n	800178e <motor_check_conditions_and_step+0xc2>
			(BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 800176e:	4b28      	ldr	r3, [pc, #160]	; (8001810 <motor_check_conditions_and_step+0x144>)
 8001770:	7a1b      	ldrb	r3, [r3, #8]
		if ((ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED) && \
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10b      	bne.n	800178e <motor_check_conditions_and_step+0xc2>
		{
			if (ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH)				//   ON_TOMO  "0"
 8001776:	4b28      	ldr	r3, [pc, #160]	; (8001818 <motor_check_conditions_and_step+0x14c>)
 8001778:	7a1b      	ldrb	r3, [r3, #8]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d105      	bne.n	800178a <motor_check_conditions_and_step+0xbe>
			{
				ON_TOMO_IN_flag = ON_TOMO_WAS_ENABLED_AND_DISABLED;						//  ,  ON_TOMO   "1",    "0"
 800177e:	4b25      	ldr	r3, [pc, #148]	; (8001814 <motor_check_conditions_and_step+0x148>)
 8001780:	2202      	movs	r2, #2
 8001782:	701a      	strb	r2, [r3, #0]
				bucky_ready_response_set(LOGIC_LEVEL_HIGH);								//       BUCKY_READY
 8001784:	2001      	movs	r0, #1
 8001786:	f7ff fe47 	bl	8001418 <bucky_ready_response_set>
			}
			cyclic_movement_step();														//  
 800178a:	f000 f8a9 	bl	80018e0 <cyclic_movement_step>
		}
		/*
		 *   ON_TOMO    ,   ON_TOMO 
		 */
		if ((ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED_AND_DISABLED) && \
 800178e:	4b21      	ldr	r3, [pc, #132]	; (8001814 <motor_check_conditions_and_step+0x148>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b02      	cmp	r3, #2
 8001794:	d109      	bne.n	80017aa <motor_check_conditions_and_step+0xde>
			(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW))
 8001796:	4b20      	ldr	r3, [pc, #128]	; (8001818 <motor_check_conditions_and_step+0x14c>)
 8001798:	7a1b      	ldrb	r3, [r3, #8]
		if ((ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED_AND_DISABLED) && \
 800179a:	2b00      	cmp	r3, #0
 800179c:	d105      	bne.n	80017aa <motor_check_conditions_and_step+0xde>
		{
			bucky_ready_response_set(LOGIC_LEVEL_LOW);									//   BUCKY_READY
 800179e:	2000      	movs	r0, #0
 80017a0:	f7ff fe3a 	bl	8001418 <bucky_ready_response_set>
			motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;			//    -    
 80017a4:	4b18      	ldr	r3, [pc, #96]	; (8001808 <motor_check_conditions_and_step+0x13c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	729a      	strb	r2, [r3, #10]
		}
		/*
		 *   BUCKY_CALL ,   ON_TOMO    ,   ON_TOMO  
		 */
		if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 80017aa:	4b19      	ldr	r3, [pc, #100]	; (8001810 <motor_check_conditions_and_step+0x144>)
 80017ac:	7a1b      	ldrb	r3, [r3, #8]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d127      	bne.n	8001802 <motor_check_conditions_and_step+0x136>
			(ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED_AND_DISABLED) && \
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <motor_check_conditions_and_step+0x148>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
		if ((BUCKY_CALL_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH) && \
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d123      	bne.n	8001802 <motor_check_conditions_and_step+0x136>
			(ON_TOMO_IN_signal.signal_logic_level == LOGIC_LEVEL_HIGH))
 80017ba:	4b17      	ldr	r3, [pc, #92]	; (8001818 <motor_check_conditions_and_step+0x14c>)
 80017bc:	7a1b      	ldrb	r3, [r3, #8]
			(ON_TOMO_IN_flag == ON_TOMO_WAS_ENABLED_AND_DISABLED) && \
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d11f      	bne.n	8001802 <motor_check_conditions_and_step+0x136>
		{
			device_current_state = DEVICE_ERROR;										//     
 80017c2:	4b16      	ldr	r3, [pc, #88]	; (800181c <motor_check_conditions_and_step+0x150>)
 80017c4:	2207      	movs	r2, #7
 80017c6:	701a      	strb	r2, [r3, #0]
			error_code = ON_TOMO_BUCKY_CALL_ERROR;										//   (BUCKY_CALL  ,  ON_TOMO  )
 80017c8:	4b15      	ldr	r3, [pc, #84]	; (8001820 <motor_check_conditions_and_step+0x154>)
 80017ca:	2204      	movs	r2, #4
 80017cc:	701a      	strb	r2, [r3, #0]
			bucky_ready_response_set(LOGIC_LEVEL_LOW);									//   BUCKY_READY
 80017ce:	2000      	movs	r0, #0
 80017d0:	f7ff fe22 	bl	8001418 <bucky_ready_response_set>
			motor.motor_movement_purpose = MOTOR_PURPOSE_TAKE_INITIAL_POSITION;			//    -    
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <motor_check_conditions_and_step+0x13c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	729a      	strb	r2, [r3, #10]
		}
		break;
 80017da:	e012      	b.n	8001802 <motor_check_conditions_and_step+0x136>
	}
	case MOTOR_PURPOSE_TAKE_INITIAL_POSITION:											//    -    
	{
		if(!(limit_switch_return_state()))												//    
 80017dc:	f000 f926 	bl	8001a2c <limit_switch_return_state>
 80017e0:	4603      	mov	r3, r0
 80017e2:	f083 0301 	eor.w	r3, r3, #1
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d003      	beq.n	80017f4 <motor_check_conditions_and_step+0x128>
		{
			motor_make_step_to_direction(MOVE_TO_COORD_ORIGIN);							//      
 80017ec:	2000      	movs	r0, #0
 80017ee:	f7ff fe01 	bl	80013f4 <motor_make_step_to_direction>
		}
		else
		{
			motor_movement_complete();													//   
		}
		break;
 80017f2:	e007      	b.n	8001804 <motor_check_conditions_and_step+0x138>
			motor_movement_complete();													//   
 80017f4:	f7ff fdf0 	bl	80013d8 <motor_movement_complete>
		break;
 80017f8:	e004      	b.n	8001804 <motor_check_conditions_and_step+0x138>
		break;
 80017fa:	bf00      	nop
 80017fc:	e002      	b.n	8001804 <motor_check_conditions_and_step+0x138>
		break;
 80017fe:	bf00      	nop
 8001800:	e000      	b.n	8001804 <motor_check_conditions_and_step+0x138>
		break;
 8001802:	bf00      	nop
	}
	}
}
 8001804:	bf00      	nop
 8001806:	bd80      	pop	{r7, pc}
 8001808:	200001d4 	.word	0x200001d4
 800180c:	2000008c 	.word	0x2000008c
 8001810:	200000a4 	.word	0x200000a4
 8001814:	200000e4 	.word	0x200000e4
 8001818:	200001f4 	.word	0x200001f4
 800181c:	200000a0 	.word	0x200000a0
 8001820:	200001f0 	.word	0x200001f0

08001824 <motor_make_one_step>:

void motor_make_one_step(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	bucky_ready_response_check();														// ,     BUCKY_READY  "1"
 8001828:	f7ff fe1c 	bl	8001464 <bucky_ready_response_check>
	motor_check_conditions_and_step();
 800182c:	f7ff ff4e 	bl	80016cc <motor_check_conditions_and_step>
	calculate_ticks_per_next_step();
 8001830:	f7ff fec6 	bl	80015c0 <calculate_ticks_per_next_step>
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}

08001838 <motor_timer_interrupt_handler>:

/*
 *   ,    
 */
void motor_timer_interrupt_handler(void)
{
 8001838:	b598      	push	{r3, r4, r7, lr}
 800183a:	af00      	add	r7, sp, #0
	ticks_since_start_movement_counter++;
 800183c:	4b22      	ldr	r3, [pc, #136]	; (80018c8 <motor_timer_interrupt_handler+0x90>)
 800183e:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001842:	1c4b      	adds	r3, r1, #1
 8001844:	f142 0400 	adc.w	r4, r2, #0
 8001848:	4a1f      	ldr	r2, [pc, #124]	; (80018c8 <motor_timer_interrupt_handler+0x90>)
 800184a:	e9c2 3400 	strd	r3, r4, [r2]
	ticks_before_next_step_counter--;
 800184e:	4b1f      	ldr	r3, [pc, #124]	; (80018cc <motor_timer_interrupt_handler+0x94>)
 8001850:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001854:	f111 33ff 	adds.w	r3, r1, #4294967295
 8001858:	f142 34ff 	adc.w	r4, r2, #4294967295
 800185c:	4a1b      	ldr	r2, [pc, #108]	; (80018cc <motor_timer_interrupt_handler+0x94>)
 800185e:	e9c2 3400 	strd	r3, r4, [r2]
	if ((EXPOSITITON_MOVEMENT_STEPS - steps_since_start_movement_counter) >= steps_for_acceleration_counter)
 8001862:	4b1b      	ldr	r3, [pc, #108]	; (80018d0 <motor_timer_interrupt_handler+0x98>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f5c3 7364 	rsb	r3, r3, #912	; 0x390
 800186a:	3301      	adds	r3, #1
 800186c:	4a19      	ldr	r2, [pc, #100]	; (80018d4 <motor_timer_interrupt_handler+0x9c>)
 800186e:	6812      	ldr	r2, [r2, #0]
 8001870:	4293      	cmp	r3, r2
 8001872:	d314      	bcc.n	800189e <motor_timer_interrupt_handler+0x66>
	{
		if (steps_per_sec < MAX_STEPS_PER_SEC_MODE_00)
 8001874:	4b18      	ldr	r3, [pc, #96]	; (80018d8 <motor_timer_interrupt_handler+0xa0>)
 8001876:	e9d3 3400 	ldrd	r3, r4, [r3]
 800187a:	f641 51af 	movw	r1, #7599	; 0x1daf
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	42a2      	cmp	r2, r4
 8001884:	bf08      	it	eq
 8001886:	4299      	cmpeq	r1, r3
 8001888:	d313      	bcc.n	80018b2 <motor_timer_interrupt_handler+0x7a>
		ticks_for_acceleration_counter++;
 800188a:	4b14      	ldr	r3, [pc, #80]	; (80018dc <motor_timer_interrupt_handler+0xa4>)
 800188c:	e9d3 1200 	ldrd	r1, r2, [r3]
 8001890:	1c4b      	adds	r3, r1, #1
 8001892:	f142 0400 	adc.w	r4, r2, #0
 8001896:	4a11      	ldr	r2, [pc, #68]	; (80018dc <motor_timer_interrupt_handler+0xa4>)
 8001898:	e9c2 3400 	strd	r3, r4, [r2]
 800189c:	e009      	b.n	80018b2 <motor_timer_interrupt_handler+0x7a>
	}
	else
	{
		ticks_for_acceleration_counter--;
 800189e:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <motor_timer_interrupt_handler+0xa4>)
 80018a0:	e9d3 1200 	ldrd	r1, r2, [r3]
 80018a4:	f111 33ff 	adds.w	r3, r1, #4294967295
 80018a8:	f142 34ff 	adc.w	r4, r2, #4294967295
 80018ac:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <motor_timer_interrupt_handler+0xa4>)
 80018ae:	e9c2 3400 	strd	r3, r4, [r2]
	}

	if (ticks_before_next_step_counter <= 0)
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <motor_timer_interrupt_handler+0x94>)
 80018b4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	f174 0300 	sbcs.w	r3, r4, #0
 80018be:	da01      	bge.n	80018c4 <motor_timer_interrupt_handler+0x8c>
	{
		motor_make_one_step();
 80018c0:	f7ff ffb0 	bl	8001824 <motor_make_one_step>
	}
}
 80018c4:	bf00      	nop
 80018c6:	bd98      	pop	{r3, r4, r7, pc}
 80018c8:	20000030 	.word	0x20000030
 80018cc:	20000180 	.word	0x20000180
 80018d0:	200000b0 	.word	0x200000b0
 80018d4:	2000003c 	.word	0x2000003c
 80018d8:	20000160 	.word	0x20000160
 80018dc:	200001e8 	.word	0x200001e8

080018e0 <cyclic_movement_step>:

/*
 *      
 */
void cyclic_movement_step(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	if (motor.steps_distance_from_limit_switch <= 0)					//      ,    
 80018e4:	4b17      	ldr	r3, [pc, #92]	; (8001944 <cyclic_movement_step+0x64>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	dc07      	bgt.n	80018fc <cyclic_movement_step+0x1c>
	{
		motor.exposition_movement_direction = EXPOSITION_MOVEMENT_FROM_INITIAL_POSITION;			//      
 80018ec:	4b15      	ldr	r3, [pc, #84]	; (8001944 <cyclic_movement_step+0x64>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	731a      	strb	r2, [r3, #12]
		motor_make_step_to_direction(MOVE_TO_COORD_END);											//       
 80018f2:	2001      	movs	r0, #1
 80018f4:	f7ff fd7e 	bl	80013f4 <motor_make_step_to_direction>
		reset_movement_counters();
 80018f8:	f7ff fdcc 	bl	8001494 <reset_movement_counters>
	}
	/*
	 *          (  )
	 */
	if ((motor.steps_distance_from_limit_switch > 0) && \
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <cyclic_movement_step+0x64>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	dd0f      	ble.n	8001924 <cyclic_movement_step+0x44>
			(motor.steps_distance_from_limit_switch < EXPOSITITON_MOVEMENT_STEPS))
 8001904:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <cyclic_movement_step+0x64>)
 8001906:	681b      	ldr	r3, [r3, #0]
	if ((motor.steps_distance_from_limit_switch > 0) && \
 8001908:	f5b3 7f64 	cmp.w	r3, #912	; 0x390
 800190c:	dc0a      	bgt.n	8001924 <cyclic_movement_step+0x44>
	{
		if (motor.exposition_movement_direction == EXPOSITION_MOVEMENT_FROM_INITIAL_POSITION)		//       
 800190e:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <cyclic_movement_step+0x64>)
 8001910:	7b1b      	ldrb	r3, [r3, #12]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d103      	bne.n	800191e <cyclic_movement_step+0x3e>
		{
			motor_make_step_to_direction(MOVE_TO_COORD_END);										//     
 8001916:	2001      	movs	r0, #1
 8001918:	f7ff fd6c 	bl	80013f4 <motor_make_step_to_direction>
 800191c:	e002      	b.n	8001924 <cyclic_movement_step+0x44>
		}
		else
		{
			motor_make_step_to_direction(MOVE_TO_COORD_ORIGIN);										//       
 800191e:	2000      	movs	r0, #0
 8001920:	f7ff fd68 	bl	80013f4 <motor_make_step_to_direction>
		}
	}
	if (motor.steps_distance_from_limit_switch >= EXPOSITITON_MOVEMENT_STEPS)						//     ,    
 8001924:	4b07      	ldr	r3, [pc, #28]	; (8001944 <cyclic_movement_step+0x64>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f5b3 7f64 	cmp.w	r3, #912	; 0x390
 800192c:	dd07      	ble.n	800193e <cyclic_movement_step+0x5e>
	{
		motor.exposition_movement_direction = ON_TOMO_MOVEMENT_TO_INITIAL_POSITION;					//      
 800192e:	4b05      	ldr	r3, [pc, #20]	; (8001944 <cyclic_movement_step+0x64>)
 8001930:	2201      	movs	r2, #1
 8001932:	731a      	strb	r2, [r3, #12]
		motor_make_step_to_direction(MOVE_TO_COORD_ORIGIN);											//      
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff fd5d 	bl	80013f4 <motor_make_step_to_direction>
		reset_movement_counters();
 800193a:	f7ff fdab 	bl	8001494 <reset_movement_counters>
	}
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200001d4 	.word	0x200001d4

08001948 <motor_direction_pin_set>:

/*
 *    
 */
void motor_direction_pin_set()
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
	switch (motor.motor_move_direction)																//   
 800194c:	4b0b      	ldr	r3, [pc, #44]	; (800197c <motor_direction_pin_set+0x34>)
 800194e:	7a1b      	ldrb	r3, [r3, #8]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d002      	beq.n	800195a <motor_direction_pin_set+0x12>
 8001954:	2b01      	cmp	r3, #1
 8001956:	d007      	beq.n	8001968 <motor_direction_pin_set+0x20>
			HAL_GPIO_WritePin(MOTOR_DIR_OUT_PORT, MOTOR_DIR_OUT_PIN, GPIO_PIN_RESET);				//   "0"   
		}
		break;
	}
	}
}
 8001958:	e00d      	b.n	8001976 <motor_direction_pin_set+0x2e>
			HAL_GPIO_WritePin(MOTOR_DIR_OUT_PORT, MOTOR_DIR_OUT_PIN, GPIO_PIN_RESET);				//  "0"   
 800195a:	2200      	movs	r2, #0
 800195c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001960:	4807      	ldr	r0, [pc, #28]	; (8001980 <motor_direction_pin_set+0x38>)
 8001962:	f000 fd73 	bl	800244c <HAL_GPIO_WritePin>
		break;
 8001966:	e006      	b.n	8001976 <motor_direction_pin_set+0x2e>
			HAL_GPIO_WritePin(MOTOR_DIR_OUT_PORT, MOTOR_DIR_OUT_PIN, GPIO_PIN_SET);					//  "1"   
 8001968:	2201      	movs	r2, #1
 800196a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800196e:	4804      	ldr	r0, [pc, #16]	; (8001980 <motor_direction_pin_set+0x38>)
 8001970:	f000 fd6c 	bl	800244c <HAL_GPIO_WritePin>
		break;
 8001974:	bf00      	nop
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	200001d4 	.word	0x200001d4
 8001980:	48000400 	.word	0x48000400

08001984 <check_limit_switch_and_make_step>:

/*
 *      
 */
void check_limit_switch_and_make_step()
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
	/*
	 *      ,    ,         
	 */
	if ((motor.motor_move_direction == MOVE_TO_COORD_ORIGIN) && \
 8001988:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 800198a:	7a1b      	ldrb	r3, [r3, #8]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d119      	bne.n	80019c4 <check_limit_switch_and_make_step+0x40>
		(!(limit_switch_return_state())) && \
 8001990:	f000 f84c 	bl	8001a2c <limit_switch_return_state>
 8001994:	4603      	mov	r3, r0
 8001996:	f083 0301 	eor.w	r3, r3, #1
 800199a:	b2db      	uxtb	r3, r3
	if ((motor.motor_move_direction == MOVE_TO_COORD_ORIGIN) && \
 800199c:	2b00      	cmp	r3, #0
 800199e:	d011      	beq.n	80019c4 <check_limit_switch_and_make_step+0x40>
		(motor.limit_emergency_counter < EMERGENCY_STEPS_TO_LIMIT))
 80019a0:	4b10      	ldr	r3, [pc, #64]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019a2:	685b      	ldr	r3, [r3, #4]
		(!(limit_switch_return_state())) && \
 80019a4:	f242 720f 	movw	r2, #9999	; 0x270f
 80019a8:	4293      	cmp	r3, r2
 80019aa:	dc0b      	bgt.n	80019c4 <check_limit_switch_and_make_step+0x40>
	{
		step_toggle();																				//  
 80019ac:	f000 f81c 	bl	80019e8 <step_toggle>
		motor.steps_distance_from_limit_switch = motor.steps_distance_from_limit_switch - 1;		//      
 80019b0:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	4a0b      	ldr	r2, [pc, #44]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019b8:	6013      	str	r3, [r2, #0]
		motor.limit_emergency_counter = motor.limit_emergency_counter + 1;							//    
 80019ba:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	3301      	adds	r3, #1
 80019c0:	4a08      	ldr	r2, [pc, #32]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019c2:	6053      	str	r3, [r2, #4]
	}
	if (motor.motor_move_direction == MOVE_TO_COORD_END)											//      
 80019c4:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019c6:	7a1b      	ldrb	r3, [r3, #8]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d109      	bne.n	80019e0 <check_limit_switch_and_make_step+0x5c>
	{
		step_toggle();																				//  
 80019cc:	f000 f80c 	bl	80019e8 <step_toggle>
		motor.steps_distance_from_limit_switch = motor.steps_distance_from_limit_switch + 1;		//      
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3301      	adds	r3, #1
 80019d6:	4a03      	ldr	r2, [pc, #12]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019d8:	6013      	str	r3, [r2, #0]
		motor.limit_emergency_counter = 0;															//    
 80019da:	4b02      	ldr	r3, [pc, #8]	; (80019e4 <check_limit_switch_and_make_step+0x60>)
 80019dc:	2200      	movs	r2, #0
 80019de:	605a      	str	r2, [r3, #4]
	}
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200001d4 	.word	0x200001d4

080019e8 <step_toggle>:

/*
 *  
 */
void step_toggle()
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
	switch (motor.step_pin_current_phase)															//       
 80019ec:	4b0d      	ldr	r3, [pc, #52]	; (8001a24 <step_toggle+0x3c>)
 80019ee:	7a5b      	ldrb	r3, [r3, #9]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <step_toggle+0x12>
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d009      	beq.n	8001a0c <step_toggle+0x24>
		HAL_GPIO_WritePin(MOTOR_STEP_OUT_PORT, MOTOR_STEP_OUT_PIN, GPIO_PIN_RESET);					//  "0"   
		motor.step_pin_current_phase = STEP_LOW_PHASE;												//  ,        "0"
		break;
	}
	}
}
 80019f8:	e011      	b.n	8001a1e <step_toggle+0x36>
		HAL_GPIO_WritePin(MOTOR_STEP_OUT_PORT, MOTOR_STEP_OUT_PIN, GPIO_PIN_SET);					//  "1"   
 80019fa:	2201      	movs	r2, #1
 80019fc:	2180      	movs	r1, #128	; 0x80
 80019fe:	480a      	ldr	r0, [pc, #40]	; (8001a28 <step_toggle+0x40>)
 8001a00:	f000 fd24 	bl	800244c <HAL_GPIO_WritePin>
		motor.step_pin_current_phase = STEP_HIGH_PHASE;												//  ,        "1"
 8001a04:	4b07      	ldr	r3, [pc, #28]	; (8001a24 <step_toggle+0x3c>)
 8001a06:	2201      	movs	r2, #1
 8001a08:	725a      	strb	r2, [r3, #9]
		break;
 8001a0a:	e008      	b.n	8001a1e <step_toggle+0x36>
		HAL_GPIO_WritePin(MOTOR_STEP_OUT_PORT, MOTOR_STEP_OUT_PIN, GPIO_PIN_RESET);					//  "0"   
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2180      	movs	r1, #128	; 0x80
 8001a10:	4805      	ldr	r0, [pc, #20]	; (8001a28 <step_toggle+0x40>)
 8001a12:	f000 fd1b 	bl	800244c <HAL_GPIO_WritePin>
		motor.step_pin_current_phase = STEP_LOW_PHASE;												//  ,        "0"
 8001a16:	4b03      	ldr	r3, [pc, #12]	; (8001a24 <step_toggle+0x3c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	725a      	strb	r2, [r3, #9]
		break;
 8001a1c:	bf00      	nop
}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	200001d4 	.word	0x200001d4
 8001a28:	48000400 	.word	0x48000400

08001a2c <limit_switch_return_state>:

/*
 *     
 */
_Bool limit_switch_return_state()
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
	_Bool current_state;																			//   
	check_input_signal_state(&limit_switch.GRID_END_POINT_IN_signal);								//    
 8001a32:	480a      	ldr	r0, [pc, #40]	; (8001a5c <limit_switch_return_state+0x30>)
 8001a34:	f7ff fa1c 	bl	8000e70 <check_input_signal_state>
	if (LIMIT_SWITCH_LOGIC_LEVEL_INVERTED)															//      
	{
		if (limit_switch.GRID_END_POINT_IN_signal.signal_logic_level == LOGIC_LEVEL_LOW)			//     "0"
 8001a38:	4b08      	ldr	r3, [pc, #32]	; (8001a5c <limit_switch_return_state+0x30>)
 8001a3a:	7a1b      	ldrb	r3, [r3, #8]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d105      	bne.n	8001a4c <limit_switch_return_state+0x20>
		{
			current_state = 1;																		//     "1"
 8001a40:	2301      	movs	r3, #1
 8001a42:	71fb      	strb	r3, [r7, #7]
			motor.steps_distance_from_limit_switch = 0;												//     
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <limit_switch_return_state+0x34>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	e001      	b.n	8001a50 <limit_switch_return_state+0x24>
		}
		else
		{
			current_state = 0;																		//      "0"
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	71fb      	strb	r3, [r7, #7]
		{
			current_state = 1;																		//      "1"
			motor.steps_distance_from_limit_switch = 0;												//     
		}
	}
	return current_state;																			//    
 8001a50:	79fb      	ldrb	r3, [r7, #7]
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200000b4 	.word	0x200000b4
 8001a60:	200001d4 	.word	0x200001d4

08001a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a64:	480d      	ldr	r0, [pc, #52]	; (8001a9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a66:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a68:	480d      	ldr	r0, [pc, #52]	; (8001aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a6a:	490e      	ldr	r1, [pc, #56]	; (8001aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a6c:	4a0e      	ldr	r2, [pc, #56]	; (8001aa8 <LoopForever+0xe>)
  movs r3, #0
 8001a6e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a70:	e002      	b.n	8001a78 <LoopCopyDataInit>

08001a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a76:	3304      	adds	r3, #4

08001a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a7c:	d3f9      	bcc.n	8001a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a7e:	4a0b      	ldr	r2, [pc, #44]	; (8001aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a80:	4c0b      	ldr	r4, [pc, #44]	; (8001ab0 <LoopForever+0x16>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a84:	e001      	b.n	8001a8a <LoopFillZerobss>

08001a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a88:	3204      	adds	r2, #4

08001a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a8c:	d3fb      	bcc.n	8001a86 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a8e:	f7ff f80d 	bl	8000aac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a92:	f002 f9fb 	bl	8003e8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a96:	f7fe fd3f 	bl	8000518 <main>

08001a9a <LoopForever>:

LoopForever:
    b LoopForever
 8001a9a:	e7fe      	b.n	8001a9a <LoopForever>
  ldr   r0, =_estack
 8001a9c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001aa8:	08003f1c 	.word	0x08003f1c
  ldr r2, =_sbss
 8001aac:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001ab0:	20000204 	.word	0x20000204

08001ab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <ADC1_2_IRQHandler>

08001ab6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001abc:	2300      	movs	r3, #0
 8001abe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac0:	2003      	movs	r0, #3
 8001ac2:	f000 f939 	bl	8001d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f000 f80e 	bl	8001ae8 <HAL_InitTick>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d002      	beq.n	8001ad8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	71fb      	strb	r3, [r7, #7]
 8001ad6:	e001      	b.n	8001adc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ad8:	f7fe fefa 	bl	80008d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001adc:	79fb      	ldrb	r3, [r7, #7]

}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
	...

08001ae8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001af0:	2300      	movs	r3, #0
 8001af2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001af4:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <HAL_InitTick+0x68>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d022      	beq.n	8001b42 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <HAL_InitTick+0x6c>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <HAL_InitTick+0x68>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001b08:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 f944 	bl	8001d9e <HAL_SYSTICK_Config>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d10f      	bne.n	8001b3c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b0f      	cmp	r3, #15
 8001b20:	d809      	bhi.n	8001b36 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b22:	2200      	movs	r2, #0
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	f04f 30ff 	mov.w	r0, #4294967295
 8001b2a:	f000 f910 	bl	8001d4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <HAL_InitTick+0x70>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6013      	str	r3, [r2, #0]
 8001b34:	e007      	b.n	8001b46 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	73fb      	strb	r3, [r7, #15]
 8001b3a:	e004      	b.n	8001b46 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	73fb      	strb	r3, [r7, #15]
 8001b40:	e001      	b.n	8001b46 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000008 	.word	0x20000008
 8001b54:	20000000 	.word	0x20000000
 8001b58:	20000004 	.word	0x20000004

08001b5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b60:	4b05      	ldr	r3, [pc, #20]	; (8001b78 <HAL_IncTick+0x1c>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_IncTick+0x20>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a03      	ldr	r2, [pc, #12]	; (8001b78 <HAL_IncTick+0x1c>)
 8001b6c:	6013      	str	r3, [r2, #0]
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	20000200 	.word	0x20000200
 8001b7c:	20000008 	.word	0x20000008

08001b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return uwTick;
 8001b84:	4b03      	ldr	r3, [pc, #12]	; (8001b94 <HAL_GetTick+0x14>)
 8001b86:	681b      	ldr	r3, [r3, #0]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	20000200 	.word	0x20000200

08001b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bca:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	60d3      	str	r3, [r2, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	f003 0307 	and.w	r3, r3, #7
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0b      	blt.n	8001c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	4907      	ldr	r1, [pc, #28]	; (8001c34 <__NVIC_EnableIRQ+0x38>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100

08001c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	6039      	str	r1, [r7, #0]
 8001c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	db0a      	blt.n	8001c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	490c      	ldr	r1, [pc, #48]	; (8001c84 <__NVIC_SetPriority+0x4c>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	0112      	lsls	r2, r2, #4
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c60:	e00a      	b.n	8001c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4908      	ldr	r1, [pc, #32]	; (8001c88 <__NVIC_SetPriority+0x50>)
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	3b04      	subs	r3, #4
 8001c70:	0112      	lsls	r2, r2, #4
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	440b      	add	r3, r1
 8001c76:	761a      	strb	r2, [r3, #24]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000e100 	.word	0xe000e100
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	; 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	bf28      	it	cs
 8001caa:	2304      	movcs	r3, #4
 8001cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d902      	bls.n	8001cbc <NVIC_EncodePriority+0x30>
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3b03      	subs	r3, #3
 8001cba:	e000      	b.n	8001cbe <NVIC_EncodePriority+0x32>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	43d9      	mvns	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce4:	4313      	orrs	r3, r2
         );
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3724      	adds	r7, #36	; 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d04:	d301      	bcc.n	8001d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d06:	2301      	movs	r3, #1
 8001d08:	e00f      	b.n	8001d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <SysTick_Config+0x40>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d12:	210f      	movs	r1, #15
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295
 8001d18:	f7ff ff8e 	bl	8001c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d1c:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <SysTick_Config+0x40>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d22:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <SysTick_Config+0x40>)
 8001d24:	2207      	movs	r2, #7
 8001d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	e000e010 	.word	0xe000e010

08001d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ff29 	bl	8001b98 <__NVIC_SetPriorityGrouping>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
 8001d5a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d5c:	f7ff ff40 	bl	8001be0 <__NVIC_GetPriorityGrouping>
 8001d60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	68b9      	ldr	r1, [r7, #8]
 8001d66:	6978      	ldr	r0, [r7, #20]
 8001d68:	f7ff ff90 	bl	8001c8c <NVIC_EncodePriority>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d72:	4611      	mov	r1, r2
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7ff ff5f 	bl	8001c38 <__NVIC_SetPriority>
}
 8001d7a:	bf00      	nop
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	4603      	mov	r3, r0
 8001d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7ff ff33 	bl	8001bfc <__NVIC_EnableIRQ>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b082      	sub	sp, #8
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ffa4 	bl	8001cf4 <SysTick_Config>
 8001dac:	4603      	mov	r3, r0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e147      	b.n	800205a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d106      	bne.n	8001de4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f7fe fd9a 	bl	8000918 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	699a      	ldr	r2, [r3, #24]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 0210 	bic.w	r2, r2, #16
 8001df2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001df4:	f7ff fec4 	bl	8001b80 <HAL_GetTick>
 8001df8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001dfa:	e012      	b.n	8001e22 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001dfc:	f7ff fec0 	bl	8001b80 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b0a      	cmp	r3, #10
 8001e08:	d90b      	bls.n	8001e22 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e0e:	f043 0201 	orr.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2203      	movs	r2, #3
 8001e1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e11b      	b.n	800205a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	f003 0308 	and.w	r3, r3, #8
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d0e5      	beq.n	8001dfc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	699a      	ldr	r2, [r3, #24]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f042 0201 	orr.w	r2, r2, #1
 8001e3e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e40:	f7ff fe9e 	bl	8001b80 <HAL_GetTick>
 8001e44:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e46:	e012      	b.n	8001e6e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001e48:	f7ff fe9a 	bl	8001b80 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	2b0a      	cmp	r3, #10
 8001e54:	d90b      	bls.n	8001e6e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e5a:	f043 0201 	orr.w	r2, r3, #1
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2203      	movs	r2, #3
 8001e66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e0f5      	b.n	800205a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d0e5      	beq.n	8001e48 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699a      	ldr	r2, [r3, #24]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f042 0202 	orr.w	r2, r2, #2
 8001e8a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a74      	ldr	r2, [pc, #464]	; (8002064 <HAL_FDCAN_Init+0x2ac>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d103      	bne.n	8001e9e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001e96:	4a74      	ldr	r2, [pc, #464]	; (8002068 <HAL_FDCAN_Init+0x2b0>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	7c1b      	ldrb	r3, [r3, #16]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d108      	bne.n	8001eb8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	699a      	ldr	r2, [r3, #24]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001eb4:	619a      	str	r2, [r3, #24]
 8001eb6:	e007      	b.n	8001ec8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699a      	ldr	r2, [r3, #24]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	7c5b      	ldrb	r3, [r3, #17]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d108      	bne.n	8001ee2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	699a      	ldr	r2, [r3, #24]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ede:	619a      	str	r2, [r3, #24]
 8001ee0:	e007      	b.n	8001ef2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	699a      	ldr	r2, [r3, #24]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ef0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	7c9b      	ldrb	r3, [r3, #18]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d108      	bne.n	8001f0c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	699a      	ldr	r2, [r3, #24]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f08:	619a      	str	r2, [r3, #24]
 8001f0a:	e007      	b.n	8001f1c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699a      	ldr	r2, [r3, #24]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f1a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689a      	ldr	r2, [r3, #8]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	699a      	ldr	r2, [r3, #24]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001f40:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0210 	bic.w	r2, r2, #16
 8001f50:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d108      	bne.n	8001f6c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	699a      	ldr	r2, [r3, #24]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f042 0204 	orr.w	r2, r2, #4
 8001f68:	619a      	str	r2, [r3, #24]
 8001f6a:	e02c      	b.n	8001fc6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d028      	beq.n	8001fc6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d01c      	beq.n	8001fb6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	699a      	ldr	r2, [r3, #24]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f8a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	691a      	ldr	r2, [r3, #16]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0210 	orr.w	r2, r2, #16
 8001f9a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	2b03      	cmp	r3, #3
 8001fa2:	d110      	bne.n	8001fc6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	699a      	ldr	r2, [r3, #24]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f042 0220 	orr.w	r2, r2, #32
 8001fb2:	619a      	str	r2, [r3, #24]
 8001fb4:	e007      	b.n	8001fc6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	699a      	ldr	r2, [r3, #24]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f042 0220 	orr.w	r2, r2, #32
 8001fc4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fd6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001fde:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001fee:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001ff0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ffa:	d115      	bne.n	8002028 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002000:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002006:	3b01      	subs	r3, #1
 8002008:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800200a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002010:	3b01      	subs	r3, #1
 8002012:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002014:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201c:	3b01      	subs	r3, #1
 800201e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002024:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002026:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	430a      	orrs	r2, r1
 800203a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f814 	bl	800206c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2201      	movs	r2, #1
 8002054:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40006400 	.word	0x40006400
 8002068:	40006500 	.word	0x40006500

0800206c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002074:	4b27      	ldr	r3, [pc, #156]	; (8002114 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8002076:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002086:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800208e:	041a      	lsls	r2, r3, #16
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	430a      	orrs	r2, r1
 8002096:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020ac:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020b4:	061a      	lsls	r2, r3, #24
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	f503 721e 	add.w	r2, r3, #632	; 0x278
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	e005      	b.n	80020fa <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3304      	adds	r3, #4
 80020f8:	60fb      	str	r3, [r7, #12]
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	429a      	cmp	r2, r3
 8002104:	d3f3      	bcc.n	80020ee <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8002106:	bf00      	nop
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	4000a400 	.word	0x4000a400

08002118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002118:	b480      	push	{r7}
 800211a:	b087      	sub	sp, #28
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002126:	e15a      	b.n	80023de <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	2101      	movs	r1, #1
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	4013      	ands	r3, r2
 8002136:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 814c 	beq.w	80023d8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d00b      	beq.n	8002160 <HAL_GPIO_Init+0x48>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b02      	cmp	r3, #2
 800214e:	d007      	beq.n	8002160 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002154:	2b11      	cmp	r3, #17
 8002156:	d003      	beq.n	8002160 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b12      	cmp	r3, #18
 800215e:	d130      	bne.n	80021c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	2203      	movs	r2, #3
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4013      	ands	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4313      	orrs	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002196:	2201      	movs	r2, #1
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	f003 0201 	and.w	r2, r3, #1
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	2203      	movs	r2, #3
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4013      	ands	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	693a      	ldr	r2, [r7, #16]
 80021f0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d003      	beq.n	8002202 <HAL_GPIO_Init+0xea>
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b12      	cmp	r3, #18
 8002200:	d123      	bne.n	800224a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	08da      	lsrs	r2, r3, #3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3208      	adds	r2, #8
 800220a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800220e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	220f      	movs	r2, #15
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	43db      	mvns	r3, r3
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	4013      	ands	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	691a      	ldr	r2, [r3, #16]
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f003 0307 	and.w	r3, r3, #7
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	693a      	ldr	r2, [r7, #16]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	08da      	lsrs	r2, r3, #3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3208      	adds	r2, #8
 8002244:	6939      	ldr	r1, [r7, #16]
 8002246:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	2203      	movs	r2, #3
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43db      	mvns	r3, r3
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	4013      	ands	r3, r2
 8002260:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 0203 	and.w	r2, r3, #3
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4313      	orrs	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002286:	2b00      	cmp	r3, #0
 8002288:	f000 80a6 	beq.w	80023d8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228c:	4b5b      	ldr	r3, [pc, #364]	; (80023fc <HAL_GPIO_Init+0x2e4>)
 800228e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002290:	4a5a      	ldr	r2, [pc, #360]	; (80023fc <HAL_GPIO_Init+0x2e4>)
 8002292:	f043 0301 	orr.w	r3, r3, #1
 8002296:	6613      	str	r3, [r2, #96]	; 0x60
 8002298:	4b58      	ldr	r3, [pc, #352]	; (80023fc <HAL_GPIO_Init+0x2e4>)
 800229a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022a4:	4a56      	ldr	r2, [pc, #344]	; (8002400 <HAL_GPIO_Init+0x2e8>)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	089b      	lsrs	r3, r3, #2
 80022aa:	3302      	adds	r3, #2
 80022ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f003 0303 	and.w	r3, r3, #3
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	220f      	movs	r2, #15
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4013      	ands	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80022ce:	d01f      	beq.n	8002310 <HAL_GPIO_Init+0x1f8>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a4c      	ldr	r2, [pc, #304]	; (8002404 <HAL_GPIO_Init+0x2ec>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d019      	beq.n	800230c <HAL_GPIO_Init+0x1f4>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a4b      	ldr	r2, [pc, #300]	; (8002408 <HAL_GPIO_Init+0x2f0>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d013      	beq.n	8002308 <HAL_GPIO_Init+0x1f0>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a4a      	ldr	r2, [pc, #296]	; (800240c <HAL_GPIO_Init+0x2f4>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d00d      	beq.n	8002304 <HAL_GPIO_Init+0x1ec>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a49      	ldr	r2, [pc, #292]	; (8002410 <HAL_GPIO_Init+0x2f8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d007      	beq.n	8002300 <HAL_GPIO_Init+0x1e8>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	4a48      	ldr	r2, [pc, #288]	; (8002414 <HAL_GPIO_Init+0x2fc>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d101      	bne.n	80022fc <HAL_GPIO_Init+0x1e4>
 80022f8:	2305      	movs	r3, #5
 80022fa:	e00a      	b.n	8002312 <HAL_GPIO_Init+0x1fa>
 80022fc:	2306      	movs	r3, #6
 80022fe:	e008      	b.n	8002312 <HAL_GPIO_Init+0x1fa>
 8002300:	2304      	movs	r3, #4
 8002302:	e006      	b.n	8002312 <HAL_GPIO_Init+0x1fa>
 8002304:	2303      	movs	r3, #3
 8002306:	e004      	b.n	8002312 <HAL_GPIO_Init+0x1fa>
 8002308:	2302      	movs	r3, #2
 800230a:	e002      	b.n	8002312 <HAL_GPIO_Init+0x1fa>
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <HAL_GPIO_Init+0x1fa>
 8002310:	2300      	movs	r3, #0
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	f002 0203 	and.w	r2, r2, #3
 8002318:	0092      	lsls	r2, r2, #2
 800231a:	4093      	lsls	r3, r2
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002322:	4937      	ldr	r1, [pc, #220]	; (8002400 <HAL_GPIO_Init+0x2e8>)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	089b      	lsrs	r3, r3, #2
 8002328:	3302      	adds	r3, #2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002330:	4b39      	ldr	r3, [pc, #228]	; (8002418 <HAL_GPIO_Init+0x300>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	43db      	mvns	r3, r3
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002354:	4a30      	ldr	r2, [pc, #192]	; (8002418 <HAL_GPIO_Init+0x300>)
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800235a:	4b2f      	ldr	r3, [pc, #188]	; (8002418 <HAL_GPIO_Init+0x300>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	43db      	mvns	r3, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4013      	ands	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4313      	orrs	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800237e:	4a26      	ldr	r2, [pc, #152]	; (8002418 <HAL_GPIO_Init+0x300>)
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002384:	4b24      	ldr	r3, [pc, #144]	; (8002418 <HAL_GPIO_Init+0x300>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	43db      	mvns	r3, r3
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4013      	ands	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023a8:	4a1b      	ldr	r2, [pc, #108]	; (8002418 <HAL_GPIO_Init+0x300>)
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023ae:	4b1a      	ldr	r3, [pc, #104]	; (8002418 <HAL_GPIO_Init+0x300>)
 80023b0:	68db      	ldr	r3, [r3, #12]
 80023b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	43db      	mvns	r3, r3
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	4013      	ands	r3, r2
 80023bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80023d2:	4a11      	ldr	r2, [pc, #68]	; (8002418 <HAL_GPIO_Init+0x300>)
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	3301      	adds	r3, #1
 80023dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	fa22 f303 	lsr.w	r3, r2, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f47f ae9d 	bne.w	8002128 <HAL_GPIO_Init+0x10>
  }
}
 80023ee:	bf00      	nop
 80023f0:	371c      	adds	r7, #28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	40021000 	.word	0x40021000
 8002400:	40010000 	.word	0x40010000
 8002404:	48000400 	.word	0x48000400
 8002408:	48000800 	.word	0x48000800
 800240c:	48000c00 	.word	0x48000c00
 8002410:	48001000 	.word	0x48001000
 8002414:	48001400 	.word	0x48001400
 8002418:	40010400 	.word	0x40010400

0800241c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691a      	ldr	r2, [r3, #16]
 800242c:	887b      	ldrh	r3, [r7, #2]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002434:	2301      	movs	r3, #1
 8002436:	73fb      	strb	r3, [r7, #15]
 8002438:	e001      	b.n	800243e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800243a:	2300      	movs	r3, #0
 800243c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800243e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	807b      	strh	r3, [r7, #2]
 8002458:	4613      	mov	r3, r2
 800245a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800245c:	787b      	ldrb	r3, [r7, #1]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d003      	beq.n	800246a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002462:	887a      	ldrh	r2, [r7, #2]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002468:	e002      	b.n	8002470 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800246a:	887a      	ldrh	r2, [r7, #2]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d141      	bne.n	800250e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800248a:	4b4b      	ldr	r3, [pc, #300]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002496:	d131      	bne.n	80024fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002498:	4b47      	ldr	r3, [pc, #284]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800249e:	4a46      	ldr	r2, [pc, #280]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024a8:	4b43      	ldr	r3, [pc, #268]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024b0:	4a41      	ldr	r2, [pc, #260]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80024b8:	4b40      	ldr	r3, [pc, #256]	; (80025bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2232      	movs	r2, #50	; 0x32
 80024be:	fb02 f303 	mul.w	r3, r2, r3
 80024c2:	4a3f      	ldr	r2, [pc, #252]	; (80025c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024c4:	fba2 2303 	umull	r2, r3, r2, r3
 80024c8:	0c9b      	lsrs	r3, r3, #18
 80024ca:	3301      	adds	r3, #1
 80024cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024ce:	e002      	b.n	80024d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024d6:	4b38      	ldr	r3, [pc, #224]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024e2:	d102      	bne.n	80024ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f2      	bne.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024ea:	4b33      	ldr	r3, [pc, #204]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024f6:	d158      	bne.n	80025aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e057      	b.n	80025ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024fc:	4b2e      	ldr	r3, [pc, #184]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002502:	4a2d      	ldr	r2, [pc, #180]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002504:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002508:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800250c:	e04d      	b.n	80025aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002514:	d141      	bne.n	800259a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002516:	4b28      	ldr	r3, [pc, #160]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800251e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002522:	d131      	bne.n	8002588 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002524:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002526:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800252a:	4a23      	ldr	r2, [pc, #140]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002530:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002534:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800253c:	4a1e      	ldr	r2, [pc, #120]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800253e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002542:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002544:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2232      	movs	r2, #50	; 0x32
 800254a:	fb02 f303 	mul.w	r3, r2, r3
 800254e:	4a1c      	ldr	r2, [pc, #112]	; (80025c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002550:	fba2 2303 	umull	r2, r3, r2, r3
 8002554:	0c9b      	lsrs	r3, r3, #18
 8002556:	3301      	adds	r3, #1
 8002558:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800255a:	e002      	b.n	8002562 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	3b01      	subs	r3, #1
 8002560:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002562:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800256e:	d102      	bne.n	8002576 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f2      	bne.n	800255c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002576:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002578:	695b      	ldr	r3, [r3, #20]
 800257a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800257e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002582:	d112      	bne.n	80025aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e011      	b.n	80025ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002588:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800258a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800258e:	4a0a      	ldr	r2, [pc, #40]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002594:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002598:	e007      	b.n	80025aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800259a:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025a2:	4a05      	ldr	r2, [pc, #20]	; (80025b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	40007000 	.word	0x40007000
 80025bc:	20000000 	.word	0x20000000
 80025c0:	431bde83 	.word	0x431bde83

080025c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	4a04      	ldr	r2, [pc, #16]	; (80025e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80025ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025d2:	6093      	str	r3, [r2, #8]
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	40007000 	.word	0x40007000

080025e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e308      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d075      	beq.n	80026ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002602:	4ba3      	ldr	r3, [pc, #652]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 030c 	and.w	r3, r3, #12
 800260a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800260c:	4ba0      	ldr	r3, [pc, #640]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	2b0c      	cmp	r3, #12
 800261a:	d102      	bne.n	8002622 <HAL_RCC_OscConfig+0x3e>
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	2b03      	cmp	r3, #3
 8002620:	d002      	beq.n	8002628 <HAL_RCC_OscConfig+0x44>
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	2b08      	cmp	r3, #8
 8002626:	d10b      	bne.n	8002640 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002628:	4b99      	ldr	r3, [pc, #612]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d05b      	beq.n	80026ec <HAL_RCC_OscConfig+0x108>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d157      	bne.n	80026ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e2e3      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002648:	d106      	bne.n	8002658 <HAL_RCC_OscConfig+0x74>
 800264a:	4b91      	ldr	r3, [pc, #580]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a90      	ldr	r2, [pc, #576]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002650:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	e01d      	b.n	8002694 <HAL_RCC_OscConfig+0xb0>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x98>
 8002662:	4b8b      	ldr	r3, [pc, #556]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a8a      	ldr	r2, [pc, #552]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002668:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	4b88      	ldr	r3, [pc, #544]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a87      	ldr	r2, [pc, #540]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002678:	6013      	str	r3, [r2, #0]
 800267a:	e00b      	b.n	8002694 <HAL_RCC_OscConfig+0xb0>
 800267c:	4b84      	ldr	r3, [pc, #528]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a83      	ldr	r2, [pc, #524]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002686:	6013      	str	r3, [r2, #0]
 8002688:	4b81      	ldr	r3, [pc, #516]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a80      	ldr	r2, [pc, #512]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800268e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002692:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d013      	beq.n	80026c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269c:	f7ff fa70 	bl	8001b80 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a4:	f7ff fa6c 	bl	8001b80 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b64      	cmp	r3, #100	; 0x64
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e2a8      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026b6:	4b76      	ldr	r3, [pc, #472]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0xc0>
 80026c2:	e014      	b.n	80026ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c4:	f7ff fa5c 	bl	8001b80 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026cc:	f7ff fa58 	bl	8001b80 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b64      	cmp	r3, #100	; 0x64
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e294      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026de:	4b6c      	ldr	r3, [pc, #432]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f0      	bne.n	80026cc <HAL_RCC_OscConfig+0xe8>
 80026ea:	e000      	b.n	80026ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d075      	beq.n	80027e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026fa:	4b65      	ldr	r3, [pc, #404]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 030c 	and.w	r3, r3, #12
 8002702:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002704:	4b62      	ldr	r3, [pc, #392]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f003 0303 	and.w	r3, r3, #3
 800270c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	2b0c      	cmp	r3, #12
 8002712:	d102      	bne.n	800271a <HAL_RCC_OscConfig+0x136>
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	2b02      	cmp	r3, #2
 8002718:	d002      	beq.n	8002720 <HAL_RCC_OscConfig+0x13c>
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b04      	cmp	r3, #4
 800271e:	d11f      	bne.n	8002760 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002720:	4b5b      	ldr	r3, [pc, #364]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_RCC_OscConfig+0x154>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d101      	bne.n	8002738 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e267      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002738:	4b55      	ldr	r3, [pc, #340]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	061b      	lsls	r3, r3, #24
 8002746:	4952      	ldr	r1, [pc, #328]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002748:	4313      	orrs	r3, r2
 800274a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800274c:	4b51      	ldr	r3, [pc, #324]	; (8002894 <HAL_RCC_OscConfig+0x2b0>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff f9c9 	bl	8001ae8 <HAL_InitTick>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d043      	beq.n	80027e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e253      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d023      	beq.n	80027b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002768:	4b49      	ldr	r3, [pc, #292]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a48      	ldr	r2, [pc, #288]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800276e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002774:	f7ff fa04 	bl	8001b80 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800277c:	f7ff fa00 	bl	8001b80 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e23c      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800278e:	4b40      	ldr	r3, [pc, #256]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0f0      	beq.n	800277c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279a:	4b3d      	ldr	r3, [pc, #244]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	061b      	lsls	r3, r3, #24
 80027a8:	4939      	ldr	r1, [pc, #228]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027aa:	4313      	orrs	r3, r2
 80027ac:	604b      	str	r3, [r1, #4]
 80027ae:	e01a      	b.n	80027e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027b0:	4b37      	ldr	r3, [pc, #220]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a36      	ldr	r2, [pc, #216]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027bc:	f7ff f9e0 	bl	8001b80 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027c4:	f7ff f9dc 	bl	8001b80 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e218      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027d6:	4b2e      	ldr	r3, [pc, #184]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f0      	bne.n	80027c4 <HAL_RCC_OscConfig+0x1e0>
 80027e2:	e000      	b.n	80027e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d03c      	beq.n	800286c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d01c      	beq.n	8002834 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027fa:	4b25      	ldr	r3, [pc, #148]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 80027fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002800:	4a23      	ldr	r2, [pc, #140]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280a:	f7ff f9b9 	bl	8001b80 <HAL_GetTick>
 800280e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002810:	e008      	b.n	8002824 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002812:	f7ff f9b5 	bl	8001b80 <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	2b02      	cmp	r3, #2
 800281e:	d901      	bls.n	8002824 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e1f1      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002824:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002826:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800282a:	f003 0302 	and.w	r3, r3, #2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0ef      	beq.n	8002812 <HAL_RCC_OscConfig+0x22e>
 8002832:	e01b      	b.n	800286c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002834:	4b16      	ldr	r3, [pc, #88]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002836:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800283a:	4a15      	ldr	r2, [pc, #84]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 800283c:	f023 0301 	bic.w	r3, r3, #1
 8002840:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002844:	f7ff f99c 	bl	8001b80 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800284c:	f7ff f998 	bl	8001b80 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e1d4      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800285e:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002860:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1ef      	bne.n	800284c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 80ab 	beq.w	80029d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800287a:	2300      	movs	r3, #0
 800287c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800287e:	4b04      	ldr	r3, [pc, #16]	; (8002890 <HAL_RCC_OscConfig+0x2ac>)
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d106      	bne.n	8002898 <HAL_RCC_OscConfig+0x2b4>
 800288a:	2301      	movs	r3, #1
 800288c:	e005      	b.n	800289a <HAL_RCC_OscConfig+0x2b6>
 800288e:	bf00      	nop
 8002890:	40021000 	.word	0x40021000
 8002894:	20000004 	.word	0x20000004
 8002898:	2300      	movs	r3, #0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00d      	beq.n	80028ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800289e:	4baf      	ldr	r3, [pc, #700]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80028a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a2:	4aae      	ldr	r2, [pc, #696]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80028a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028a8:	6593      	str	r3, [r2, #88]	; 0x58
 80028aa:	4bac      	ldr	r3, [pc, #688]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80028ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80028b6:	2301      	movs	r3, #1
 80028b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ba:	4ba9      	ldr	r3, [pc, #676]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d118      	bne.n	80028f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028c6:	4ba6      	ldr	r3, [pc, #664]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4aa5      	ldr	r2, [pc, #660]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028d2:	f7ff f955 	bl	8001b80 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028da:	f7ff f951 	bl	8001b80 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e18d      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028ec:	4b9c      	ldr	r3, [pc, #624]	; (8002b60 <HAL_RCC_OscConfig+0x57c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d108      	bne.n	8002912 <HAL_RCC_OscConfig+0x32e>
 8002900:	4b96      	ldr	r3, [pc, #600]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002906:	4a95      	ldr	r2, [pc, #596]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002908:	f043 0301 	orr.w	r3, r3, #1
 800290c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002910:	e024      	b.n	800295c <HAL_RCC_OscConfig+0x378>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	2b05      	cmp	r3, #5
 8002918:	d110      	bne.n	800293c <HAL_RCC_OscConfig+0x358>
 800291a:	4b90      	ldr	r3, [pc, #576]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800291c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002920:	4a8e      	ldr	r2, [pc, #568]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002922:	f043 0304 	orr.w	r3, r3, #4
 8002926:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800292a:	4b8c      	ldr	r3, [pc, #560]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800292c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002930:	4a8a      	ldr	r2, [pc, #552]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800293a:	e00f      	b.n	800295c <HAL_RCC_OscConfig+0x378>
 800293c:	4b87      	ldr	r3, [pc, #540]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800293e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002942:	4a86      	ldr	r2, [pc, #536]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002944:	f023 0301 	bic.w	r3, r3, #1
 8002948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800294c:	4b83      	ldr	r3, [pc, #524]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 800294e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002952:	4a82      	ldr	r2, [pc, #520]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002954:	f023 0304 	bic.w	r3, r3, #4
 8002958:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d016      	beq.n	8002992 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002964:	f7ff f90c 	bl	8001b80 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800296a:	e00a      	b.n	8002982 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800296c:	f7ff f908 	bl	8001b80 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	f241 3288 	movw	r2, #5000	; 0x1388
 800297a:	4293      	cmp	r3, r2
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e142      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002982:	4b76      	ldr	r3, [pc, #472]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002988:	f003 0302 	and.w	r3, r3, #2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0ed      	beq.n	800296c <HAL_RCC_OscConfig+0x388>
 8002990:	e015      	b.n	80029be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002992:	f7ff f8f5 	bl	8001b80 <HAL_GetTick>
 8002996:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002998:	e00a      	b.n	80029b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800299a:	f7ff f8f1 	bl	8001b80 <HAL_GetTick>
 800299e:	4602      	mov	r2, r0
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e12b      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029b0:	4b6a      	ldr	r3, [pc, #424]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1ed      	bne.n	800299a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029be:	7ffb      	ldrb	r3, [r7, #31]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d105      	bne.n	80029d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029c4:	4b65      	ldr	r3, [pc, #404]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c8:	4a64      	ldr	r2, [pc, #400]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0320 	and.w	r3, r3, #32
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d03c      	beq.n	8002a56 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d01c      	beq.n	8002a1e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80029e4:	4b5d      	ldr	r3, [pc, #372]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029ea:	4a5c      	ldr	r2, [pc, #368]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f4:	f7ff f8c4 	bl	8001b80 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029fc:	f7ff f8c0 	bl	8001b80 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e0fc      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002a0e:	4b53      	ldr	r3, [pc, #332]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0ef      	beq.n	80029fc <HAL_RCC_OscConfig+0x418>
 8002a1c:	e01b      	b.n	8002a56 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a1e:	4b4f      	ldr	r3, [pc, #316]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a24:	4a4d      	ldr	r2, [pc, #308]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a26:	f023 0301 	bic.w	r3, r3, #1
 8002a2a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a2e:	f7ff f8a7 	bl	8001b80 <HAL_GetTick>
 8002a32:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a34:	e008      	b.n	8002a48 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a36:	f7ff f8a3 	bl	8001b80 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0df      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002a48:	4b44      	ldr	r3, [pc, #272]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1ef      	bne.n	8002a36 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 80d3 	beq.w	8002c06 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a60:	4b3e      	ldr	r3, [pc, #248]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b0c      	cmp	r3, #12
 8002a6a:	f000 808d 	beq.w	8002b88 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d15a      	bne.n	8002b2c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a76:	4b39      	ldr	r3, [pc, #228]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a38      	ldr	r2, [pc, #224]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a82:	f7ff f87d 	bl	8001b80 <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a8a:	f7ff f879 	bl	8001b80 <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e0b5      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a9c:	4b2f      	ldr	r3, [pc, #188]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1f0      	bne.n	8002a8a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa8:	4b2c      	ldr	r3, [pc, #176]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002aaa:	68da      	ldr	r2, [r3, #12]
 8002aac:	4b2d      	ldr	r3, [pc, #180]	; (8002b64 <HAL_RCC_OscConfig+0x580>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6a11      	ldr	r1, [r2, #32]
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ab8:	3a01      	subs	r2, #1
 8002aba:	0112      	lsls	r2, r2, #4
 8002abc:	4311      	orrs	r1, r2
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002ac2:	0212      	lsls	r2, r2, #8
 8002ac4:	4311      	orrs	r1, r2
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002aca:	0852      	lsrs	r2, r2, #1
 8002acc:	3a01      	subs	r2, #1
 8002ace:	0552      	lsls	r2, r2, #21
 8002ad0:	4311      	orrs	r1, r2
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ad6:	0852      	lsrs	r2, r2, #1
 8002ad8:	3a01      	subs	r2, #1
 8002ada:	0652      	lsls	r2, r2, #25
 8002adc:	4311      	orrs	r1, r2
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002ae2:	06d2      	lsls	r2, r2, #27
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	491d      	ldr	r1, [pc, #116]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aec:	4b1b      	ldr	r3, [pc, #108]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a1a      	ldr	r2, [pc, #104]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002af2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002af6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002af8:	4b18      	ldr	r3, [pc, #96]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	4a17      	ldr	r2, [pc, #92]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002afe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b02:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7ff f83c 	bl	8001b80 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b0c:	f7ff f838 	bl	8001b80 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e074      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCC_OscConfig+0x528>
 8002b2a:	e06c      	b.n	8002c06 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b2c:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a0a      	ldr	r2, [pc, #40]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b36:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002b38:	4b08      	ldr	r3, [pc, #32]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	4a07      	ldr	r2, [pc, #28]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b3e:	f023 0303 	bic.w	r3, r3, #3
 8002b42:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	4a04      	ldr	r2, [pc, #16]	; (8002b5c <HAL_RCC_OscConfig+0x578>)
 8002b4a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002b4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b52:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7ff f814 	bl	8001b80 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b5a:	e00e      	b.n	8002b7a <HAL_RCC_OscConfig+0x596>
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	40007000 	.word	0x40007000
 8002b64:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b68:	f7ff f80a 	bl	8001b80 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e046      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b7a:	4b25      	ldr	r3, [pc, #148]	; (8002c10 <HAL_RCC_OscConfig+0x62c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1f0      	bne.n	8002b68 <HAL_RCC_OscConfig+0x584>
 8002b86:	e03e      	b.n	8002c06 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	69db      	ldr	r3, [r3, #28]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d101      	bne.n	8002b94 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e039      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002b94:	4b1e      	ldr	r3, [pc, #120]	; (8002c10 <HAL_RCC_OscConfig+0x62c>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f003 0203 	and.w	r2, r3, #3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d12c      	bne.n	8002c02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d123      	bne.n	8002c02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d11b      	bne.n	8002c02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d113      	bne.n	8002c02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be4:	085b      	lsrs	r3, r3, #1
 8002be6:	3b01      	subs	r3, #1
 8002be8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d109      	bne.n	8002c02 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf8:	085b      	lsrs	r3, r3, #1
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d001      	beq.n	8002c06 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3720      	adds	r7, #32
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	40021000 	.word	0x40021000

08002c14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e11e      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b91      	ldr	r3, [pc, #580]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 030f 	and.w	r3, r3, #15
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d910      	bls.n	8002c5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b8e      	ldr	r3, [pc, #568]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 020f 	bic.w	r2, r3, #15
 8002c42:	498c      	ldr	r1, [pc, #560]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c4a:	4b8a      	ldr	r3, [pc, #552]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e106      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0301 	and.w	r3, r3, #1
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d073      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b03      	cmp	r3, #3
 8002c6e:	d129      	bne.n	8002cc4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c70:	4b81      	ldr	r3, [pc, #516]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e0f4      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002c80:	f000 f966 	bl	8002f50 <RCC_GetSysClockFreqFromPLLSource>
 8002c84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	4a7c      	ldr	r2, [pc, #496]	; (8002e7c <HAL_RCC_ClockConfig+0x268>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d93f      	bls.n	8002d0e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002c8e:	4b7a      	ldr	r3, [pc, #488]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d009      	beq.n	8002cae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d033      	beq.n	8002d0e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d12f      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cae:	4b72      	ldr	r3, [pc, #456]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cb6:	4a70      	ldr	r2, [pc, #448]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002cb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cbc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002cbe:	2380      	movs	r3, #128	; 0x80
 8002cc0:	617b      	str	r3, [r7, #20]
 8002cc2:	e024      	b.n	8002d0e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d107      	bne.n	8002cdc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ccc:	4b6a      	ldr	r3, [pc, #424]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d109      	bne.n	8002cec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e0c6      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cdc:	4b66      	ldr	r3, [pc, #408]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0be      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002cec:	f000 f8ce 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8002cf0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	4a61      	ldr	r2, [pc, #388]	; (8002e7c <HAL_RCC_ClockConfig+0x268>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d909      	bls.n	8002d0e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cfa:	4b5f      	ldr	r3, [pc, #380]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d02:	4a5d      	ldr	r2, [pc, #372]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d08:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002d0a:	2380      	movs	r3, #128	; 0x80
 8002d0c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d0e:	4b5a      	ldr	r3, [pc, #360]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f023 0203 	bic.w	r2, r3, #3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	4957      	ldr	r1, [pc, #348]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d20:	f7fe ff2e 	bl	8001b80 <HAL_GetTick>
 8002d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d26:	e00a      	b.n	8002d3e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d28:	f7fe ff2a 	bl	8001b80 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e095      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d3e:	4b4e      	ldr	r3, [pc, #312]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 020c 	and.w	r2, r3, #12
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d1eb      	bne.n	8002d28 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0302 	and.w	r3, r3, #2
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d023      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0304 	and.w	r3, r3, #4
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d005      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d68:	4b43      	ldr	r3, [pc, #268]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	4a42      	ldr	r2, [pc, #264]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d72:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0308 	and.w	r3, r3, #8
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d007      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002d80:	4b3d      	ldr	r3, [pc, #244]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002d88:	4a3b      	ldr	r2, [pc, #236]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d90:	4b39      	ldr	r3, [pc, #228]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	4936      	ldr	r1, [pc, #216]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	608b      	str	r3, [r1, #8]
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2b80      	cmp	r3, #128	; 0x80
 8002da8:	d105      	bne.n	8002db6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002daa:	4b33      	ldr	r3, [pc, #204]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	4a32      	ldr	r2, [pc, #200]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002db0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002db4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002db6:	4b2f      	ldr	r3, [pc, #188]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 030f 	and.w	r3, r3, #15
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d21d      	bcs.n	8002e00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dc4:	4b2b      	ldr	r3, [pc, #172]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f023 020f 	bic.w	r2, r3, #15
 8002dcc:	4929      	ldr	r1, [pc, #164]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002dd4:	f7fe fed4 	bl	8001b80 <HAL_GetTick>
 8002dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dda:	e00a      	b.n	8002df2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ddc:	f7fe fed0 	bl	8001b80 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e03b      	b.n	8002e6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df2:	4b20      	ldr	r3, [pc, #128]	; (8002e74 <HAL_RCC_ClockConfig+0x260>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d1ed      	bne.n	8002ddc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0304 	and.w	r3, r3, #4
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d008      	beq.n	8002e1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e0c:	4b1a      	ldr	r3, [pc, #104]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4917      	ldr	r1, [pc, #92]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d009      	beq.n	8002e3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e2a:	4b13      	ldr	r3, [pc, #76]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	691b      	ldr	r3, [r3, #16]
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	490f      	ldr	r1, [pc, #60]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e3e:	f000 f825 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8002e42:	4601      	mov	r1, r0
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <HAL_RCC_ClockConfig+0x264>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	091b      	lsrs	r3, r3, #4
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	4a0c      	ldr	r2, [pc, #48]	; (8002e80 <HAL_RCC_ClockConfig+0x26c>)
 8002e50:	5cd3      	ldrb	r3, [r2, r3]
 8002e52:	f003 031f 	and.w	r3, r3, #31
 8002e56:	fa21 f303 	lsr.w	r3, r1, r3
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	; (8002e84 <HAL_RCC_ClockConfig+0x270>)
 8002e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e5e:	4b0a      	ldr	r3, [pc, #40]	; (8002e88 <HAL_RCC_ClockConfig+0x274>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe fe40 	bl	8001ae8 <HAL_InitTick>
 8002e68:	4603      	mov	r3, r0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3718      	adds	r7, #24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40022000 	.word	0x40022000
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	04c4b400 	.word	0x04c4b400
 8002e80:	08003efc 	.word	0x08003efc
 8002e84:	20000000 	.word	0x20000000
 8002e88:	20000004 	.word	0x20000004

08002e8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b087      	sub	sp, #28
 8002e90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e92:	4b2c      	ldr	r3, [pc, #176]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d102      	bne.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e9e:	4b2a      	ldr	r3, [pc, #168]	; (8002f48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ea0:	613b      	str	r3, [r7, #16]
 8002ea2:	e047      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ea4:	4b27      	ldr	r3, [pc, #156]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d102      	bne.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002eb0:	4b26      	ldr	r3, [pc, #152]	; (8002f4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	e03e      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002eb6:	4b23      	ldr	r3, [pc, #140]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
 8002ebe:	2b0c      	cmp	r3, #12
 8002ec0:	d136      	bne.n	8002f30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ec2:	4b20      	ldr	r3, [pc, #128]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ecc:	4b1d      	ldr	r3, [pc, #116]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	091b      	lsrs	r3, r3, #4
 8002ed2:	f003 030f 	and.w	r3, r3, #15
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d10c      	bne.n	8002efa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ee0:	4a1a      	ldr	r2, [pc, #104]	; (8002f4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee8:	4a16      	ldr	r2, [pc, #88]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eea:	68d2      	ldr	r2, [r2, #12]
 8002eec:	0a12      	lsrs	r2, r2, #8
 8002eee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ef2:	fb02 f303 	mul.w	r3, r2, r3
 8002ef6:	617b      	str	r3, [r7, #20]
      break;
 8002ef8:	e00c      	b.n	8002f14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002efa:	4a13      	ldr	r2, [pc, #76]	; (8002f48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f02:	4a10      	ldr	r2, [pc, #64]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f04:	68d2      	ldr	r2, [r2, #12]
 8002f06:	0a12      	lsrs	r2, r2, #8
 8002f08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f0c:	fb02 f303 	mul.w	r3, r2, r3
 8002f10:	617b      	str	r3, [r7, #20]
      break;
 8002f12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f14:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	0e5b      	lsrs	r3, r3, #25
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	3301      	adds	r3, #1
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	e001      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002f30:	2300      	movs	r3, #0
 8002f32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002f34:	693b      	ldr	r3, [r7, #16]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000
 8002f48:	00f42400 	.word	0x00f42400
 8002f4c:	01e84800 	.word	0x01e84800

08002f50 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b087      	sub	sp, #28
 8002f54:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f56:	4b1e      	ldr	r3, [pc, #120]	; (8002fd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f60:	4b1b      	ldr	r3, [pc, #108]	; (8002fd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	091b      	lsrs	r3, r3, #4
 8002f66:	f003 030f 	and.w	r3, r3, #15
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d10c      	bne.n	8002f8e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f74:	4a17      	ldr	r2, [pc, #92]	; (8002fd4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f7c:	4a14      	ldr	r2, [pc, #80]	; (8002fd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f7e:	68d2      	ldr	r2, [r2, #12]
 8002f80:	0a12      	lsrs	r2, r2, #8
 8002f82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f86:	fb02 f303 	mul.w	r3, r2, r3
 8002f8a:	617b      	str	r3, [r7, #20]
    break;
 8002f8c:	e00c      	b.n	8002fa8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002f8e:	4a12      	ldr	r2, [pc, #72]	; (8002fd8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f96:	4a0e      	ldr	r2, [pc, #56]	; (8002fd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002f98:	68d2      	ldr	r2, [r2, #12]
 8002f9a:	0a12      	lsrs	r2, r2, #8
 8002f9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fa0:	fb02 f303 	mul.w	r3, r2, r3
 8002fa4:	617b      	str	r3, [r7, #20]
    break;
 8002fa6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fa8:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	0e5b      	lsrs	r3, r3, #25
 8002fae:	f003 0303 	and.w	r3, r3, #3
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002fb8:	697a      	ldr	r2, [r7, #20]
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002fc2:	687b      	ldr	r3, [r7, #4]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	371c      	adds	r7, #28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	01e84800 	.word	0x01e84800
 8002fd8:	00f42400 	.word	0x00f42400

08002fdc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fe8:	2300      	movs	r3, #0
 8002fea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 8098 	beq.w	800312a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ffe:	4b43      	ldr	r3, [pc, #268]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10d      	bne.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800300a:	4b40      	ldr	r3, [pc, #256]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800300c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300e:	4a3f      	ldr	r2, [pc, #252]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003014:	6593      	str	r3, [r2, #88]	; 0x58
 8003016:	4b3d      	ldr	r3, [pc, #244]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800301e:	60bb      	str	r3, [r7, #8]
 8003020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003022:	2301      	movs	r3, #1
 8003024:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003026:	4b3a      	ldr	r3, [pc, #232]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a39      	ldr	r2, [pc, #228]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800302c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003030:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003032:	f7fe fda5 	bl	8001b80 <HAL_GetTick>
 8003036:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003038:	e009      	b.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800303a:	f7fe fda1 	bl	8001b80 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d902      	bls.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	74fb      	strb	r3, [r7, #19]
        break;
 800304c:	e005      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800304e:	4b30      	ldr	r3, [pc, #192]	; (8003110 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0ef      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800305a:	7cfb      	ldrb	r3, [r7, #19]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d159      	bne.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003060:	4b2a      	ldr	r3, [pc, #168]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003066:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800306a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d01e      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	429a      	cmp	r2, r3
 800307a:	d019      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800307c:	4b23      	ldr	r3, [pc, #140]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800307e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003086:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003088:	4b20      	ldr	r3, [pc, #128]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800308a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800308e:	4a1f      	ldr	r2, [pc, #124]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003090:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003094:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003098:	4b1c      	ldr	r3, [pc, #112]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800309a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309e:	4a1b      	ldr	r2, [pc, #108]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80030a8:	4a18      	ldr	r2, [pc, #96]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d016      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ba:	f7fe fd61 	bl	8001b80 <HAL_GetTick>
 80030be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030c0:	e00b      	b.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030c2:	f7fe fd5d 	bl	8001b80 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d902      	bls.n	80030da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	74fb      	strb	r3, [r7, #19]
            break;
 80030d8:	e006      	b.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030da:	4b0c      	ldr	r3, [pc, #48]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e0:	f003 0302 	and.w	r3, r3, #2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0ec      	beq.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80030e8:	7cfb      	ldrb	r3, [r7, #19]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10b      	bne.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030ee:	4b07      	ldr	r3, [pc, #28]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fc:	4903      	ldr	r1, [pc, #12]	; (800310c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003104:	e008      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003106:	7cfb      	ldrb	r3, [r7, #19]
 8003108:	74bb      	strb	r3, [r7, #18]
 800310a:	e005      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800310c:	40021000 	.word	0x40021000
 8003110:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003114:	7cfb      	ldrb	r3, [r7, #19]
 8003116:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003118:	7c7b      	ldrb	r3, [r7, #17]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d105      	bne.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800311e:	4ba6      	ldr	r3, [pc, #664]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	4aa5      	ldr	r2, [pc, #660]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003128:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003136:	4ba0      	ldr	r3, [pc, #640]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800313c:	f023 0203 	bic.w	r2, r3, #3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	499c      	ldr	r1, [pc, #624]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0302 	and.w	r3, r3, #2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003158:	4b97      	ldr	r3, [pc, #604]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800315a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315e:	f023 020c 	bic.w	r2, r3, #12
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	4994      	ldr	r1, [pc, #592]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0304 	and.w	r3, r3, #4
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800317a:	4b8f      	ldr	r3, [pc, #572]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800317c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003180:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	498b      	ldr	r1, [pc, #556]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00a      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800319c:	4b86      	ldr	r3, [pc, #536]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	691b      	ldr	r3, [r3, #16]
 80031aa:	4983      	ldr	r1, [pc, #524]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0320 	and.w	r3, r3, #32
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031be:	4b7e      	ldr	r3, [pc, #504]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	497a      	ldr	r1, [pc, #488]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00a      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031e0:	4b75      	ldr	r3, [pc, #468]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	4972      	ldr	r1, [pc, #456]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00a      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003202:	4b6d      	ldr	r3, [pc, #436]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003204:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003208:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	69db      	ldr	r3, [r3, #28]
 8003210:	4969      	ldr	r1, [pc, #420]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00a      	beq.n	800323a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003224:	4b64      	ldr	r3, [pc, #400]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800322a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
 8003232:	4961      	ldr	r1, [pc, #388]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003234:	4313      	orrs	r3, r2
 8003236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00a      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003246:	4b5c      	ldr	r3, [pc, #368]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003248:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800324c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003254:	4958      	ldr	r1, [pc, #352]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003264:	2b00      	cmp	r3, #0
 8003266:	d015      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003268:	4b53      	ldr	r3, [pc, #332]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800326a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003276:	4950      	ldr	r1, [pc, #320]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003278:	4313      	orrs	r3, r2
 800327a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003282:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003286:	d105      	bne.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003288:	4b4b      	ldr	r3, [pc, #300]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	4a4a      	ldr	r2, [pc, #296]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800328e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003292:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800329c:	2b00      	cmp	r3, #0
 800329e:	d015      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032a0:	4b45      	ldr	r3, [pc, #276]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ae:	4942      	ldr	r1, [pc, #264]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032be:	d105      	bne.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032c0:	4b3d      	ldr	r3, [pc, #244]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4a3c      	ldr	r2, [pc, #240]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032ca:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d015      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80032d8:	4b37      	ldr	r3, [pc, #220]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032de:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e6:	4934      	ldr	r1, [pc, #208]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032f6:	d105      	bne.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032f8:	4b2f      	ldr	r3, [pc, #188]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	4a2e      	ldr	r2, [pc, #184]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003302:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d015      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003310:	4b29      	ldr	r3, [pc, #164]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003316:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800331e:	4926      	ldr	r1, [pc, #152]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003320:	4313      	orrs	r3, r2
 8003322:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800332a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800332e:	d105      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003330:	4b21      	ldr	r3, [pc, #132]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	4a20      	ldr	r2, [pc, #128]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003336:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800333a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d015      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003348:	4b1b      	ldr	r3, [pc, #108]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800334a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800334e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	4918      	ldr	r1, [pc, #96]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003358:	4313      	orrs	r3, r2
 800335a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003362:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003366:	d105      	bne.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003368:	4b13      	ldr	r3, [pc, #76]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	4a12      	ldr	r2, [pc, #72]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800336e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003372:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d015      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003380:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003386:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338e:	490a      	ldr	r1, [pc, #40]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003390:	4313      	orrs	r3, r2
 8003392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800339e:	d105      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80033a0:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	4a04      	ldr	r2, [pc, #16]	; (80033b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80033ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3718      	adds	r7, #24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40021000 	.word	0x40021000

080033bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e049      	b.n	8003462 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fd fadc 	bl	80009a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3304      	adds	r3, #4
 80033f8:	4619      	mov	r1, r3
 80033fa:	4610      	mov	r0, r2
 80033fc:	f000 fb52 	bl	8003aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b01      	cmp	r3, #1
 800347e:	d001      	beq.n	8003484 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e04a      	b.n	800351a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a21      	ldr	r2, [pc, #132]	; (8003528 <HAL_TIM_Base_Start_IT+0xbc>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d018      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x6c>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ae:	d013      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x6c>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a1d      	ldr	r2, [pc, #116]	; (800352c <HAL_TIM_Base_Start_IT+0xc0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d00e      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x6c>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a1c      	ldr	r2, [pc, #112]	; (8003530 <HAL_TIM_Base_Start_IT+0xc4>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d009      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x6c>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a1a      	ldr	r2, [pc, #104]	; (8003534 <HAL_TIM_Base_Start_IT+0xc8>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d004      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x6c>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a19      	ldr	r2, [pc, #100]	; (8003538 <HAL_TIM_Base_Start_IT+0xcc>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d115      	bne.n	8003504 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	4b17      	ldr	r3, [pc, #92]	; (800353c <HAL_TIM_Base_Start_IT+0xd0>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2b06      	cmp	r3, #6
 80034e8:	d015      	beq.n	8003516 <HAL_TIM_Base_Start_IT+0xaa>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f0:	d011      	beq.n	8003516 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0201 	orr.w	r2, r2, #1
 8003500:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003502:	e008      	b.n	8003516 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0201 	orr.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	e000      	b.n	8003518 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003516:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	40012c00 	.word	0x40012c00
 800352c:	40000400 	.word	0x40000400
 8003530:	40000800 	.word	0x40000800
 8003534:	40013400 	.word	0x40013400
 8003538:	40014000 	.word	0x40014000
 800353c:	00010007 	.word	0x00010007

08003540 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0201 	bic.w	r2, r2, #1
 8003556:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6a1a      	ldr	r2, [r3, #32]
 800355e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003562:	4013      	ands	r3, r2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d10f      	bne.n	8003588 <HAL_TIM_Base_Stop_IT+0x48>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6a1a      	ldr	r2, [r3, #32]
 800356e:	f244 4344 	movw	r3, #17476	; 0x4444
 8003572:	4013      	ands	r3, r2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d107      	bne.n	8003588 <HAL_TIM_Base_Stop_IT+0x48>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f022 0201 	bic.w	r2, r2, #1
 8003586:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	f003 0302 	and.w	r3, r3, #2
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d122      	bne.n	80035fa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d11b      	bne.n	80035fa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f06f 0202 	mvn.w	r2, #2
 80035ca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	f003 0303 	and.w	r3, r3, #3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d003      	beq.n	80035e8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fa41 	bl	8003a68 <HAL_TIM_IC_CaptureCallback>
 80035e6:	e005      	b.n	80035f4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fa33 	bl	8003a54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fa44 	bl	8003a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b04      	cmp	r3, #4
 8003606:	d122      	bne.n	800364e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f003 0304 	and.w	r3, r3, #4
 8003612:	2b04      	cmp	r3, #4
 8003614:	d11b      	bne.n	800364e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f06f 0204 	mvn.w	r2, #4
 800361e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 fa17 	bl	8003a68 <HAL_TIM_IC_CaptureCallback>
 800363a:	e005      	b.n	8003648 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 fa09 	bl	8003a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f000 fa1a 	bl	8003a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	f003 0308 	and.w	r3, r3, #8
 8003658:	2b08      	cmp	r3, #8
 800365a:	d122      	bne.n	80036a2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f003 0308 	and.w	r3, r3, #8
 8003666:	2b08      	cmp	r3, #8
 8003668:	d11b      	bne.n	80036a2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f06f 0208 	mvn.w	r2, #8
 8003672:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2204      	movs	r2, #4
 8003678:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	f003 0303 	and.w	r3, r3, #3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d003      	beq.n	8003690 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 f9ed 	bl	8003a68 <HAL_TIM_IC_CaptureCallback>
 800368e:	e005      	b.n	800369c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f9df 	bl	8003a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 f9f0 	bl	8003a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b10      	cmp	r3, #16
 80036ae:	d122      	bne.n	80036f6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	f003 0310 	and.w	r3, r3, #16
 80036ba:	2b10      	cmp	r3, #16
 80036bc:	d11b      	bne.n	80036f6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f06f 0210 	mvn.w	r2, #16
 80036c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2208      	movs	r2, #8
 80036cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	69db      	ldr	r3, [r3, #28]
 80036d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f9c3 	bl	8003a68 <HAL_TIM_IC_CaptureCallback>
 80036e2:	e005      	b.n	80036f0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f9b5 	bl	8003a54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f9c6 	bl	8003a7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	d10e      	bne.n	8003722 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f003 0301 	and.w	r3, r3, #1
 800370e:	2b01      	cmp	r3, #1
 8003710:	d107      	bne.n	8003722 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f06f 0201 	mvn.w	r2, #1
 800371a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 f98f 	bl	8003a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800372c:	2b80      	cmp	r3, #128	; 0x80
 800372e:	d10e      	bne.n	800374e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800373a:	2b80      	cmp	r3, #128	; 0x80
 800373c:	d107      	bne.n	800374e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 fb63 	bl	8003e14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003758:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800375c:	d10e      	bne.n	800377c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003768:	2b80      	cmp	r3, #128	; 0x80
 800376a:	d107      	bne.n	800377c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 fb56 	bl	8003e28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003786:	2b40      	cmp	r3, #64	; 0x40
 8003788:	d10e      	bne.n	80037a8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003794:	2b40      	cmp	r3, #64	; 0x40
 8003796:	d107      	bne.n	80037a8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 f974 	bl	8003a90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d10e      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f003 0320 	and.w	r3, r3, #32
 80037c0:	2b20      	cmp	r3, #32
 80037c2:	d107      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f06f 0220 	mvn.w	r2, #32
 80037cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 fb16 	bl	8003e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037e2:	d10f      	bne.n	8003804 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037f2:	d107      	bne.n	8003804 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80037fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 fb1c 	bl	8003e3c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800380e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003812:	d10f      	bne.n	8003834 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800381e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003822:	d107      	bne.n	8003834 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800382c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 fb0e 	bl	8003e50 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	691b      	ldr	r3, [r3, #16]
 800383a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800383e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003842:	d10f      	bne.n	8003864 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003852:	d107      	bne.n	8003864 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800385c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fb00 	bl	8003e64 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800386e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003872:	d10f      	bne.n	8003894 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800387e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003882:	d107      	bne.n	8003894 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800388c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 faf2 	bl	8003e78 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003894:	bf00      	nop
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_TIM_ConfigClockSource+0x18>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e0b9      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x18c>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80038d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80038d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80038de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2b70      	cmp	r3, #112	; 0x70
 80038ee:	d02e      	beq.n	800394e <HAL_TIM_ConfigClockSource+0xb2>
 80038f0:	2b70      	cmp	r3, #112	; 0x70
 80038f2:	d812      	bhi.n	800391a <HAL_TIM_ConfigClockSource+0x7e>
 80038f4:	2b30      	cmp	r3, #48	; 0x30
 80038f6:	f000 8084 	beq.w	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 80038fa:	2b30      	cmp	r3, #48	; 0x30
 80038fc:	d806      	bhi.n	800390c <HAL_TIM_ConfigClockSource+0x70>
 80038fe:	2b10      	cmp	r3, #16
 8003900:	d07f      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 8003902:	2b20      	cmp	r3, #32
 8003904:	d07d      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 8003906:	2b00      	cmp	r3, #0
 8003908:	d07b      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800390a:	e084      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 800390c:	2b50      	cmp	r3, #80	; 0x50
 800390e:	d048      	beq.n	80039a2 <HAL_TIM_ConfigClockSource+0x106>
 8003910:	2b60      	cmp	r3, #96	; 0x60
 8003912:	d056      	beq.n	80039c2 <HAL_TIM_ConfigClockSource+0x126>
 8003914:	2b40      	cmp	r3, #64	; 0x40
 8003916:	d064      	beq.n	80039e2 <HAL_TIM_ConfigClockSource+0x146>
      break;
 8003918:	e07d      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 800391a:	4a45      	ldr	r2, [pc, #276]	; (8003a30 <HAL_TIM_ConfigClockSource+0x194>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d070      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 8003920:	4a43      	ldr	r2, [pc, #268]	; (8003a30 <HAL_TIM_ConfigClockSource+0x194>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d809      	bhi.n	800393a <HAL_TIM_ConfigClockSource+0x9e>
 8003926:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800392a:	d027      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xe0>
 800392c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003930:	d067      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 8003932:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003936:	d06d      	beq.n	8003a14 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003938:	e06d      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 800393a:	4a3e      	ldr	r2, [pc, #248]	; (8003a34 <HAL_TIM_ConfigClockSource+0x198>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d060      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 8003940:	4a3d      	ldr	r2, [pc, #244]	; (8003a38 <HAL_TIM_ConfigClockSource+0x19c>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d05d      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
 8003946:	4a3d      	ldr	r2, [pc, #244]	; (8003a3c <HAL_TIM_ConfigClockSource+0x1a0>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d05a      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x166>
      break;
 800394c:	e063      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6818      	ldr	r0, [r3, #0]
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	6899      	ldr	r1, [r3, #8]
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	f000 f9ad 	bl	8003cbc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003970:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	609a      	str	r2, [r3, #8]
      break;
 800397a:	e04c      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	6899      	ldr	r1, [r3, #8]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685a      	ldr	r2, [r3, #4]
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f000 f996 	bl	8003cbc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800399e:	609a      	str	r2, [r3, #8]
      break;
 80039a0:	e039      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	6859      	ldr	r1, [r3, #4]
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	461a      	mov	r2, r3
 80039b0:	f000 f908 	bl	8003bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2150      	movs	r1, #80	; 0x50
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 f961 	bl	8003c82 <TIM_ITRx_SetConfig>
      break;
 80039c0:	e029      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6818      	ldr	r0, [r3, #0]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	6859      	ldr	r1, [r3, #4]
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	461a      	mov	r2, r3
 80039d0:	f000 f927 	bl	8003c22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2160      	movs	r1, #96	; 0x60
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 f951 	bl	8003c82 <TIM_ITRx_SetConfig>
      break;
 80039e0:	e019      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6818      	ldr	r0, [r3, #0]
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	6859      	ldr	r1, [r3, #4]
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	461a      	mov	r2, r3
 80039f0:	f000 f8e8 	bl	8003bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2140      	movs	r1, #64	; 0x40
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f941 	bl	8003c82 <TIM_ITRx_SetConfig>
      break;
 8003a00:	e009      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	f000 f938 	bl	8003c82 <TIM_ITRx_SetConfig>
        break;
 8003a12:	e000      	b.n	8003a16 <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8003a14:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	00100020 	.word	0x00100020
 8003a34:	00100040 	.word	0x00100040
 8003a38:	00100070 	.word	0x00100070
 8003a3c:	00100030 	.word	0x00100030

08003a40 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b083      	sub	sp, #12
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a98:	bf00      	nop
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a3c      	ldr	r2, [pc, #240]	; (8003ba8 <TIM_Base_SetConfig+0x104>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d00f      	beq.n	8003adc <TIM_Base_SetConfig+0x38>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ac2:	d00b      	beq.n	8003adc <TIM_Base_SetConfig+0x38>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a39      	ldr	r2, [pc, #228]	; (8003bac <TIM_Base_SetConfig+0x108>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d007      	beq.n	8003adc <TIM_Base_SetConfig+0x38>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a38      	ldr	r2, [pc, #224]	; (8003bb0 <TIM_Base_SetConfig+0x10c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d003      	beq.n	8003adc <TIM_Base_SetConfig+0x38>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a37      	ldr	r2, [pc, #220]	; (8003bb4 <TIM_Base_SetConfig+0x110>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d108      	bne.n	8003aee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ae2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a2d      	ldr	r2, [pc, #180]	; (8003ba8 <TIM_Base_SetConfig+0x104>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d01b      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003afc:	d017      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a2a      	ldr	r2, [pc, #168]	; (8003bac <TIM_Base_SetConfig+0x108>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d013      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a29      	ldr	r2, [pc, #164]	; (8003bb0 <TIM_Base_SetConfig+0x10c>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d00f      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a28      	ldr	r2, [pc, #160]	; (8003bb4 <TIM_Base_SetConfig+0x110>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d00b      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a27      	ldr	r2, [pc, #156]	; (8003bb8 <TIM_Base_SetConfig+0x114>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d007      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a26      	ldr	r2, [pc, #152]	; (8003bbc <TIM_Base_SetConfig+0x118>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d003      	beq.n	8003b2e <TIM_Base_SetConfig+0x8a>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a25      	ldr	r2, [pc, #148]	; (8003bc0 <TIM_Base_SetConfig+0x11c>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d108      	bne.n	8003b40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	68db      	ldr	r3, [r3, #12]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689a      	ldr	r2, [r3, #8]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a10      	ldr	r2, [pc, #64]	; (8003ba8 <TIM_Base_SetConfig+0x104>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d00f      	beq.n	8003b8c <TIM_Base_SetConfig+0xe8>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a11      	ldr	r2, [pc, #68]	; (8003bb4 <TIM_Base_SetConfig+0x110>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d00b      	beq.n	8003b8c <TIM_Base_SetConfig+0xe8>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a10      	ldr	r2, [pc, #64]	; (8003bb8 <TIM_Base_SetConfig+0x114>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d007      	beq.n	8003b8c <TIM_Base_SetConfig+0xe8>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a0f      	ldr	r2, [pc, #60]	; (8003bbc <TIM_Base_SetConfig+0x118>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d003      	beq.n	8003b8c <TIM_Base_SetConfig+0xe8>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a0e      	ldr	r2, [pc, #56]	; (8003bc0 <TIM_Base_SetConfig+0x11c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d103      	bne.n	8003b94 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	615a      	str	r2, [r3, #20]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	40012c00 	.word	0x40012c00
 8003bac:	40000400 	.word	0x40000400
 8003bb0:	40000800 	.word	0x40000800
 8003bb4:	40013400 	.word	0x40013400
 8003bb8:	40014000 	.word	0x40014000
 8003bbc:	40014400 	.word	0x40014400
 8003bc0:	40014800 	.word	0x40014800

08003bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a1b      	ldr	r3, [r3, #32]
 8003bda:	f023 0201 	bic.w	r2, r3, #1
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f023 030a 	bic.w	r3, r3, #10
 8003c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	621a      	str	r2, [r3, #32]
}
 8003c16:	bf00      	nop
 8003c18:	371c      	adds	r7, #28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b087      	sub	sp, #28
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	60f8      	str	r0, [r7, #12]
 8003c2a:	60b9      	str	r1, [r7, #8]
 8003c2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	f023 0210 	bic.w	r2, r3, #16
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	031b      	lsls	r3, r3, #12
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	621a      	str	r2, [r3, #32]
}
 8003c76:	bf00      	nop
 8003c78:	371c      	adds	r7, #28
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b085      	sub	sp, #20
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	f043 0307 	orr.w	r3, r3, #7
 8003ca8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	609a      	str	r2, [r3, #8]
}
 8003cb0:	bf00      	nop
 8003cb2:	3714      	adds	r7, #20
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
 8003cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	021a      	lsls	r2, r3, #8
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	609a      	str	r2, [r3, #8]
}
 8003cf0:	bf00      	nop
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b085      	sub	sp, #20
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e065      	b.n	8003de0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a2c      	ldr	r2, [pc, #176]	; (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d004      	beq.n	8003d48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a2b      	ldr	r2, [pc, #172]	; (8003df0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d108      	bne.n	8003d5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003d4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	4313      	orrs	r3, r2
 8003d58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003d60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a1b      	ldr	r2, [pc, #108]	; (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d018      	beq.n	8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d8a:	d013      	beq.n	8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a18      	ldr	r2, [pc, #96]	; (8003df4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d00e      	beq.n	8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a17      	ldr	r2, [pc, #92]	; (8003df8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d009      	beq.n	8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a12      	ldr	r2, [pc, #72]	; (8003df0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d004      	beq.n	8003db4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a13      	ldr	r2, [pc, #76]	; (8003dfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d10c      	bne.n	8003dce <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3714      	adds	r7, #20
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	40012c00 	.word	0x40012c00
 8003df0:	40013400 	.word	0x40013400
 8003df4:	40000400 	.word	0x40000400
 8003df8:	40000800 	.word	0x40000800
 8003dfc:	40014000 	.word	0x40014000

08003e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <__libc_init_array>:
 8003e8c:	b570      	push	{r4, r5, r6, lr}
 8003e8e:	4e0d      	ldr	r6, [pc, #52]	; (8003ec4 <__libc_init_array+0x38>)
 8003e90:	4c0d      	ldr	r4, [pc, #52]	; (8003ec8 <__libc_init_array+0x3c>)
 8003e92:	1ba4      	subs	r4, r4, r6
 8003e94:	10a4      	asrs	r4, r4, #2
 8003e96:	2500      	movs	r5, #0
 8003e98:	42a5      	cmp	r5, r4
 8003e9a:	d109      	bne.n	8003eb0 <__libc_init_array+0x24>
 8003e9c:	4e0b      	ldr	r6, [pc, #44]	; (8003ecc <__libc_init_array+0x40>)
 8003e9e:	4c0c      	ldr	r4, [pc, #48]	; (8003ed0 <__libc_init_array+0x44>)
 8003ea0:	f000 f820 	bl	8003ee4 <_init>
 8003ea4:	1ba4      	subs	r4, r4, r6
 8003ea6:	10a4      	asrs	r4, r4, #2
 8003ea8:	2500      	movs	r5, #0
 8003eaa:	42a5      	cmp	r5, r4
 8003eac:	d105      	bne.n	8003eba <__libc_init_array+0x2e>
 8003eae:	bd70      	pop	{r4, r5, r6, pc}
 8003eb0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003eb4:	4798      	blx	r3
 8003eb6:	3501      	adds	r5, #1
 8003eb8:	e7ee      	b.n	8003e98 <__libc_init_array+0xc>
 8003eba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ebe:	4798      	blx	r3
 8003ec0:	3501      	adds	r5, #1
 8003ec2:	e7f2      	b.n	8003eaa <__libc_init_array+0x1e>
 8003ec4:	08003f14 	.word	0x08003f14
 8003ec8:	08003f14 	.word	0x08003f14
 8003ecc:	08003f14 	.word	0x08003f14
 8003ed0:	08003f18 	.word	0x08003f18

08003ed4 <memset>:
 8003ed4:	4402      	add	r2, r0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d100      	bne.n	8003ede <memset+0xa>
 8003edc:	4770      	bx	lr
 8003ede:	f803 1b01 	strb.w	r1, [r3], #1
 8003ee2:	e7f9      	b.n	8003ed8 <memset+0x4>

08003ee4 <_init>:
 8003ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ee6:	bf00      	nop
 8003ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eea:	bc08      	pop	{r3}
 8003eec:	469e      	mov	lr, r3
 8003eee:	4770      	bx	lr

08003ef0 <_fini>:
 8003ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef2:	bf00      	nop
 8003ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ef6:	bc08      	pop	{r3}
 8003ef8:	469e      	mov	lr, r3
 8003efa:	4770      	bx	lr
