<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1347</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1347-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1347.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-67</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:637px;left:69px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1347.html">Table 35-5 lists model-spe</a>cific&#160;registers (MSRs) that are specific to Intel</p>
<p style="position:absolute;top:635px;left:552px;white-space:nowrap" class="ft03">¬Æ</p>
<p style="position:absolute;top:637px;left:563px;white-space:nowrap" class="ft02">&#160;Atom‚Ñ¢ processor with the CPUID signa-</p>
<p style="position:absolute;top:654px;left:69px;white-space:nowrap" class="ft02">ture with DisplayFamily_DisplayModel of 06_27H.&#160;</p>
<p style="position:absolute;top:189px;left:81px;white-space:nowrap" class="ft02">48BH</p>
<p style="position:absolute;top:189px;left:137px;white-space:nowrap" class="ft02">1163</p>
<p style="position:absolute;top:189px;left:187px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:205px;left:186px;white-space:nowrap" class="ft02">CTLS2</p>
<p style="position:absolute;top:189px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:189px;left:450px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Secondary&#160;Processor-based&#160;</p>
<p style="position:absolute;top:205px;left:450px;white-space:nowrap" class="ft05">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;‚ÄúVM-Execution Controls.‚Äù</a></p>
<p style="position:absolute;top:250px;left:81px;white-space:nowrap" class="ft02">600H</p>
<p style="position:absolute;top:250px;left:137px;white-space:nowrap" class="ft02">1536</p>
<p style="position:absolute;top:250px;left:186px;white-space:nowrap" class="ft02">IA32_DS_AREA</p>
<p style="position:absolute;top:250px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:250px;left:450px;white-space:nowrap" class="ft06">DS&#160;Save&#160;Area&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="˛ˇ">&#160;Section&#160;18.12.4, ‚ÄúDebug&#160;Store (DS) Mechanism.‚Äù</a></p>
<p style="position:absolute;top:316px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:332px;left:75px;white-space:nowrap" class="ft02">0080H</p>
<p style="position:absolute;top:316px;left:186px;white-space:nowrap" class="ft02">IA32_EFER</p>
<p style="position:absolute;top:316px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:316px;left:450px;white-space:nowrap" class="ft06">Extended&#160;Feature Enables<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:361px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:377px;left:75px;white-space:nowrap" class="ft02">0081H</p>
<p style="position:absolute;top:361px;left:186px;white-space:nowrap" class="ft02">IA32_STAR</p>
<p style="position:absolute;top:361px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:361px;left:450px;white-space:nowrap" class="ft06">System Call Target&#160;Address (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:406px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:422px;left:75px;white-space:nowrap" class="ft02">0082H</p>
<p style="position:absolute;top:406px;left:186px;white-space:nowrap" class="ft02">IA32_LSTAR</p>
<p style="position:absolute;top:406px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:406px;left:450px;white-space:nowrap" class="ft06">IA-32e&#160;Mode&#160;System&#160;Call&#160;Target&#160;Address&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:451px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:467px;left:75px;white-space:nowrap" class="ft02">0084H</p>
<p style="position:absolute;top:451px;left:186px;white-space:nowrap" class="ft02">IA32_FMASK</p>
<p style="position:absolute;top:451px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:451px;left:450px;white-space:nowrap" class="ft06">System Call Flag&#160;Mask&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:496px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:512px;left:75px;white-space:nowrap" class="ft02">0100H</p>
<p style="position:absolute;top:496px;left:186px;white-space:nowrap" class="ft02">IA32_FS_BASE</p>
<p style="position:absolute;top:496px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:496px;left:450px;white-space:nowrap" class="ft06">Map of&#160;BASE Address&#160;of&#160;FS (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:541px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:557px;left:75px;white-space:nowrap" class="ft02">0101H</p>
<p style="position:absolute;top:541px;left:186px;white-space:nowrap" class="ft02">IA32_GS_BASE</p>
<p style="position:absolute;top:541px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:541px;left:450px;white-space:nowrap" class="ft06">Map of&#160;BASE Address&#160;of&#160;GS (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:586px;left:75px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:602px;left:75px;white-space:nowrap" class="ft02">0102H</p>
<p style="position:absolute;top:586px;left:186px;white-space:nowrap" class="ft02">IA32_KERNEL_GSBASE</p>
<p style="position:absolute;top:586px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:586px;left:450px;white-space:nowrap" class="ft02">Swap&#160;Target&#160;of&#160;BASE&#160;Address&#160;of&#160;GS&#160;(R/W)&#160;Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:695px;left:158px;white-space:nowrap" class="ft04">Table&#160;35-5. &#160;MSRs&#160;Supported by&#160;Intel¬Æ&#160;Atom‚Ñ¢ Processors&#160;&#160;with&#160;CPUID Signature&#160;06_27H</p>
<p style="position:absolute;top:720px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:736px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:736px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:720px;left:380px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:736px;left:595px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:760px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:760px;left:141px;white-space:nowrap" class="ft02">Dec</p>
<p style="position:absolute;top:784px;left:81px;white-space:nowrap" class="ft02">3F8H</p>
<p style="position:absolute;top:784px;left:137px;white-space:nowrap" class="ft02">1016</p>
<p style="position:absolute;top:784px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_C2_RESIDENCY</p>
<p style="position:absolute;top:784px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:784px;left:450px;white-space:nowrap" class="ft06">Package&#160;C2&#160;Residency<br/>Note: C-state&#160;values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:822px;left:450px;white-space:nowrap" class="ft02">unrelated&#160;to&#160;MWAIT extension&#160;C-state&#160;parameters or&#160;ACPI C-States</p>
<p style="position:absolute;top:846px;left:186px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:846px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:846px;left:450px;white-space:nowrap" class="ft05">Package&#160;C2&#160;Residency Counter.&#160;(R/O)<br/>Time&#160;that&#160;this package is&#160;in&#160;processor-specific C2&#160;states&#160;since last&#160;</p>
<p style="position:absolute;top:883px;left:450px;white-space:nowrap" class="ft02">reset. Counts at&#160;1 Mhz frequency.</p>
<p style="position:absolute;top:907px;left:81px;white-space:nowrap" class="ft02">3F9H</p>
<p style="position:absolute;top:907px;left:137px;white-space:nowrap" class="ft02">1017</p>
<p style="position:absolute;top:907px;left:186px;white-space:nowrap" class="ft02">MSR_PKG_C4_RESIDENCY</p>
<p style="position:absolute;top:907px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:907px;left:450px;white-space:nowrap" class="ft06">Package&#160;C4&#160;Residency<br/>Note: C-state&#160;values are processor specific&#160;C-state&#160;code&#160;names,&#160;</p>
<p style="position:absolute;top:944px;left:450px;white-space:nowrap" class="ft02">unrelated&#160;to&#160;MWAIT extension&#160;C-state&#160;parameters or&#160;ACPI C-States</p>
<p style="position:absolute;top:969px;left:186px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:969px;left:358px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:969px;left:450px;white-space:nowrap" class="ft06">Package&#160;C4&#160;Residency Counter.&#160;(R/O)<br/>Time&#160;that&#160;this package is&#160;in&#160;processor-specific C4&#160;states&#160;since last&#160;</p>
<p style="position:absolute;top:1006px;left:450px;white-space:nowrap" class="ft02">reset. Counts at&#160;1 Mhz frequency.</p>
<p style="position:absolute;top:100px;left:193px;white-space:nowrap" class="ft04">Table 35-4.&#160;&#160;MSRs in 45&#160;nm and 32&#160;nm&#160;Intel¬Æ Atom‚Ñ¢ Processor&#160;Family (Contd.)</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:374px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:376px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:141px;left:595px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
