verilog work "ternary_adder.v"
