Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/vivadounpacked/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f214acff028c4a09b0efcfd34f266839 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'pc' [E:/Vivado stuff/lab_5_proc/lab_5_proc.srcs/sim_1/new/testbench.v:34]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [E:/Vivado stuff/lab_5_proc/lab_5_proc.srcs/sources_1/imports/Downloads/cpu_conv3.v:114]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
