<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › tioca.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>tioca.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_IA64_SN_TIO_TIOCA_H</span>
<span class="cp">#define _ASM_IA64_SN_TIO_TIOCA_H</span>

<span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2005 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>


<span class="cp">#define TIOCA_PART_NUM	0xE020</span>
<span class="cp">#define TIOCA_MFGR_NUM	0x24</span>
<span class="cp">#define TIOCA_REV_A	0x1</span>

<span class="cm">/*</span>
<span class="cm"> * Register layout for TIO:CA.  See below for bitmasks for each register.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tioca</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">ca_id</span><span class="p">;</span>				<span class="cm">/* 0x000000 */</span>
	<span class="n">u64</span>	<span class="n">ca_control1</span><span class="p">;</span>			<span class="cm">/* 0x000008 */</span>
	<span class="n">u64</span>	<span class="n">ca_control2</span><span class="p">;</span>			<span class="cm">/* 0x000010 */</span>
	<span class="n">u64</span>	<span class="n">ca_status1</span><span class="p">;</span>			<span class="cm">/* 0x000018 */</span>
	<span class="n">u64</span>	<span class="n">ca_status2</span><span class="p">;</span>			<span class="cm">/* 0x000020 */</span>
	<span class="n">u64</span>	<span class="n">ca_gart_aperature</span><span class="p">;</span>		<span class="cm">/* 0x000028 */</span>
	<span class="n">u64</span>	<span class="n">ca_gfx_detach</span><span class="p">;</span>			<span class="cm">/* 0x000030 */</span>
	<span class="n">u64</span>	<span class="n">ca_inta_dest_addr</span><span class="p">;</span>		<span class="cm">/* 0x000038 */</span>
	<span class="n">u64</span>	<span class="n">ca_intb_dest_addr</span><span class="p">;</span>		<span class="cm">/* 0x000040 */</span>
	<span class="n">u64</span>	<span class="n">ca_err_int_dest_addr</span><span class="p">;</span>		<span class="cm">/* 0x000048 */</span>
	<span class="n">u64</span>	<span class="n">ca_int_status</span><span class="p">;</span>			<span class="cm">/* 0x000050 */</span>
	<span class="n">u64</span>	<span class="n">ca_int_status_alias</span><span class="p">;</span>		<span class="cm">/* 0x000058 */</span>
	<span class="n">u64</span>	<span class="n">ca_mult_error</span><span class="p">;</span>			<span class="cm">/* 0x000060 */</span>
	<span class="n">u64</span>	<span class="n">ca_mult_error_alias</span><span class="p">;</span>		<span class="cm">/* 0x000068 */</span>
	<span class="n">u64</span>	<span class="n">ca_first_error</span><span class="p">;</span>			<span class="cm">/* 0x000070 */</span>
	<span class="n">u64</span>	<span class="n">ca_int_mask</span><span class="p">;</span>			<span class="cm">/* 0x000078 */</span>
	<span class="n">u64</span>	<span class="n">ca_crm_pkterr_type</span><span class="p">;</span>		<span class="cm">/* 0x000080 */</span>
	<span class="n">u64</span>	<span class="n">ca_crm_pkterr_type_alias</span><span class="p">;</span>	<span class="cm">/* 0x000088 */</span>
	<span class="n">u64</span>	<span class="n">ca_crm_ct_error_detail_1</span><span class="p">;</span>	<span class="cm">/* 0x000090 */</span>
	<span class="n">u64</span>	<span class="n">ca_crm_ct_error_detail_2</span><span class="p">;</span>	<span class="cm">/* 0x000098 */</span>
	<span class="n">u64</span>	<span class="n">ca_crm_tnumto</span><span class="p">;</span>			<span class="cm">/* 0x0000A0 */</span>
	<span class="n">u64</span>	<span class="n">ca_gart_err</span><span class="p">;</span>			<span class="cm">/* 0x0000A8 */</span>
	<span class="n">u64</span>	<span class="n">ca_pcierr_type</span><span class="p">;</span>			<span class="cm">/* 0x0000B0 */</span>
	<span class="n">u64</span>	<span class="n">ca_pcierr_addr</span><span class="p">;</span>			<span class="cm">/* 0x0000B8 */</span>

	<span class="n">u64</span>	<span class="n">ca_pad_0000C0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>		<span class="cm">/* 0x0000{C0..D0} */</span>

	<span class="n">u64</span>	<span class="n">ca_pci_rd_buf_flush</span><span class="p">;</span>		<span class="cm">/* 0x0000D8 */</span>
	<span class="n">u64</span>	<span class="n">ca_pci_dma_addr_extn</span><span class="p">;</span>		<span class="cm">/* 0x0000E0 */</span>
	<span class="n">u64</span>	<span class="n">ca_agp_dma_addr_extn</span><span class="p">;</span>		<span class="cm">/* 0x0000E8 */</span>
	<span class="n">u64</span>	<span class="n">ca_force_inta</span><span class="p">;</span>			<span class="cm">/* 0x0000F0 */</span>
	<span class="n">u64</span>	<span class="n">ca_force_intb</span><span class="p">;</span>			<span class="cm">/* 0x0000F8 */</span>
	<span class="n">u64</span>	<span class="n">ca_debug_vector_sel</span><span class="p">;</span>		<span class="cm">/* 0x000100 */</span>
	<span class="n">u64</span>	<span class="n">ca_debug_mux_core_sel</span><span class="p">;</span>		<span class="cm">/* 0x000108 */</span>
	<span class="n">u64</span>	<span class="n">ca_debug_mux_pci_sel</span><span class="p">;</span>		<span class="cm">/* 0x000110 */</span>
	<span class="n">u64</span>	<span class="n">ca_debug_domain_sel</span><span class="p">;</span>		<span class="cm">/* 0x000118 */</span>

	<span class="n">u64</span>	<span class="n">ca_pad_000120</span><span class="p">[</span><span class="mi">28</span><span class="p">];</span>		<span class="cm">/* 0x0001{20..F8} */</span>

	<span class="n">u64</span>	<span class="n">ca_gart_ptr_table</span><span class="p">;</span>		<span class="cm">/* 0x200 */</span>
	<span class="n">u64</span>	<span class="n">ca_gart_tlb_addr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* 0x2{08..40} */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Mask/shift definitions for TIO:CA registers.  The convention here is</span>
<span class="cm"> * to mainly use the names as they appear in the &quot;TIO AEGIS Programmers&#39;</span>
<span class="cm"> * Reference&quot; with a CA_ prefix added.  Some exceptions were made to fix</span>
<span class="cm"> * duplicate field names or to generalize fields that are common to</span>
<span class="cm"> * different registers (ca_debug_mux_core_sel and ca_debug_mux_pci_sel for</span>
<span class="cm"> * example).</span>
<span class="cm"> *</span>
<span class="cm"> * Fields consisting of a single bit have a single #define have a single</span>
<span class="cm"> * macro declaration to mask the bit.  Fields consisting of multiple bits</span>
<span class="cm"> * have two declarations: one to mask the proper bits in a register, and </span>
<span class="cm"> * a second with the suffix &quot;_SHFT&quot; to identify how far the mask needs to</span>
<span class="cm"> * be shifted right to get its base value.</span>
<span class="cm"> */</span>

<span class="cm">/* ==== ca_control1 */</span>
<span class="cp">#define CA_SYS_BIG_END			(1ull &lt;&lt; 0)</span>
<span class="cp">#define CA_DMA_AGP_SWAP			(1ull &lt;&lt; 1)</span>
<span class="cp">#define CA_DMA_PCI_SWAP			(1ull &lt;&lt; 2)</span>
<span class="cp">#define CA_PIO_IO_SWAP			(1ull &lt;&lt; 3)</span>
<span class="cp">#define CA_PIO_MEM_SWAP			(1ull &lt;&lt; 4)</span>
<span class="cp">#define CA_GFX_WR_SWAP			(1ull &lt;&lt; 5)</span>
<span class="cp">#define CA_AGP_FW_ENABLE		(1ull &lt;&lt; 6)</span>
<span class="cp">#define CA_AGP_CAL_CYCLE		(0x7ull &lt;&lt; 7)</span>
<span class="cp">#define CA_AGP_CAL_CYCLE_SHFT		7</span>
<span class="cp">#define CA_AGP_CAL_PRSCL_BYP		(1ull &lt;&lt; 10)</span>
<span class="cp">#define CA_AGP_INIT_CAL_ENB		(1ull &lt;&lt; 11)</span>
<span class="cp">#define CA_INJ_ADDR_PERR		(1ull &lt;&lt; 12)</span>
<span class="cp">#define CA_INJ_DATA_PERR		(1ull &lt;&lt; 13)</span>
	<span class="cm">/* bits 15:14 unused */</span>
<span class="cp">#define CA_PCIM_IO_NBE_AD		(0x7ull &lt;&lt; 16)</span>
<span class="cp">#define CA_PCIM_IO_NBE_AD_SHFT		16</span>
<span class="cp">#define CA_PCIM_FAST_BTB_ENB		(1ull &lt;&lt; 19)</span>
	<span class="cm">/* bits 23:20 unused */</span>
<span class="cp">#define CA_PIO_ADDR_OFFSET		(0xffull &lt;&lt; 24)</span>
<span class="cp">#define CA_PIO_ADDR_OFFSET_SHFT		24</span>
	<span class="cm">/* bits 35:32 unused */</span>
<span class="cp">#define CA_AGPDMA_OP_COMBDELAY		(0x1full &lt;&lt; 36)</span>
<span class="cp">#define CA_AGPDMA_OP_COMBDELAY_SHFT	36</span>
	<span class="cm">/* bit 41 unused */</span>
<span class="cp">#define CA_AGPDMA_OP_ENB_COMBDELAY	(1ull &lt;&lt; 42)</span>
<span class="cp">#define	CA_PCI_INT_LPCNT		(0xffull &lt;&lt; 44)</span>
<span class="cp">#define CA_PCI_INT_LPCNT_SHFT		44</span>
	<span class="cm">/* bits 63:52 unused */</span>

<span class="cm">/* ==== ca_control2 */</span>
<span class="cp">#define CA_AGP_LATENCY_TO		(0xffull &lt;&lt; 0)</span>
<span class="cp">#define CA_AGP_LATENCY_TO_SHFT		0</span>
<span class="cp">#define CA_PCI_LATENCY_TO		(0xffull &lt;&lt; 8)</span>
<span class="cp">#define CA_PCI_LATENCY_TO_SHFT		8</span>
<span class="cp">#define CA_PCI_MAX_RETRY		(0x3ffull &lt;&lt; 16)</span>
<span class="cp">#define CA_PCI_MAX_RETRY_SHFT		16</span>
	<span class="cm">/* bits 27:26 unused */</span>
<span class="cp">#define CA_RT_INT_EN			(0x3ull &lt;&lt; 28)</span>
<span class="cp">#define CA_RT_INT_EN_SHFT			28</span>
<span class="cp">#define CA_MSI_INT_ENB			(1ull &lt;&lt; 30)</span>
<span class="cp">#define CA_PCI_ARB_ERR_ENB		(1ull &lt;&lt; 31)</span>
<span class="cp">#define CA_GART_MEM_PARAM		(0x3ull &lt;&lt; 32)</span>
<span class="cp">#define CA_GART_MEM_PARAM_SHFT		32</span>
<span class="cp">#define CA_GART_RD_PREFETCH_ENB		(1ull &lt;&lt; 34)</span>
<span class="cp">#define CA_GART_WR_PREFETCH_ENB		(1ull &lt;&lt; 35)</span>
<span class="cp">#define CA_GART_FLUSH_TLB		(1ull &lt;&lt; 36)</span>
	<span class="cm">/* bits 39:37 unused */</span>
<span class="cp">#define CA_CRM_TNUMTO_PERIOD		(0x1fffull &lt;&lt; 40)</span>
<span class="cp">#define CA_CRM_TNUMTO_PERIOD_SHFT	40</span>
	<span class="cm">/* bits 55:53 unused */</span>
<span class="cp">#define CA_CRM_TNUMTO_ENB		(1ull &lt;&lt; 56)</span>
<span class="cp">#define CA_CRM_PRESCALER_BYP		(1ull &lt;&lt; 57)</span>
	<span class="cm">/* bits 59:58 unused */</span>
<span class="cp">#define CA_CRM_MAX_CREDIT		(0x7ull &lt;&lt; 60)</span>
<span class="cp">#define CA_CRM_MAX_CREDIT_SHFT		60</span>
	<span class="cm">/* bit 63 unused */</span>

<span class="cm">/* ==== ca_status1 */</span>
<span class="cp">#define CA_CORELET_ID			(0x3ull &lt;&lt; 0)</span>
<span class="cp">#define CA_CORELET_ID_SHFT		0</span>
<span class="cp">#define CA_INTA_N			(1ull &lt;&lt; 2)</span>
<span class="cp">#define CA_INTB_N			(1ull &lt;&lt; 3)</span>
<span class="cp">#define CA_CRM_CREDIT_AVAIL		(0x7ull &lt;&lt; 4)</span>
<span class="cp">#define CA_CRM_CREDIT_AVAIL_SHFT	4</span>
	<span class="cm">/* bit 7 unused */</span>
<span class="cp">#define CA_CRM_SPACE_AVAIL		(0x7full &lt;&lt; 8)</span>
<span class="cp">#define CA_CRM_SPACE_AVAIL_SHFT		8</span>
	<span class="cm">/* bit 15 unused */</span>
<span class="cp">#define CA_GART_TLB_VAL			(0xffull &lt;&lt; 16)</span>
<span class="cp">#define CA_GART_TLB_VAL_SHFT		16</span>
	<span class="cm">/* bits 63:24 unused */</span>

<span class="cm">/* ==== ca_status2 */</span>
<span class="cp">#define CA_GFX_CREDIT_AVAIL		(0xffull &lt;&lt; 0)</span>
<span class="cp">#define CA_GFX_CREDIT_AVAIL_SHFT	0</span>
<span class="cp">#define CA_GFX_OPQ_AVAIL		(0xffull &lt;&lt; 8)</span>
<span class="cp">#define CA_GFX_OPQ_AVAIL_SHFT		8</span>
<span class="cp">#define CA_GFX_WRBUFF_AVAIL		(0xffull &lt;&lt; 16)</span>
<span class="cp">#define CA_GFX_WRBUFF_AVAIL_SHFT	16</span>
<span class="cp">#define CA_ADMA_OPQ_AVAIL		(0xffull &lt;&lt; 24)</span>
<span class="cp">#define CA_ADMA_OPQ_AVAIL_SHFT		24</span>
<span class="cp">#define CA_ADMA_WRBUFF_AVAIL		(0xffull &lt;&lt; 32)</span>
<span class="cp">#define CA_ADMA_WRBUFF_AVAIL_SHFT	32</span>
<span class="cp">#define CA_ADMA_RDBUFF_AVAIL		(0x7full &lt;&lt; 40)</span>
<span class="cp">#define CA_ADMA_RDBUFF_AVAIL_SHFT	40</span>
<span class="cp">#define CA_PCI_PIO_OP_STAT		(1ull &lt;&lt; 47)</span>
<span class="cp">#define CA_PDMA_OPQ_AVAIL		(0xfull &lt;&lt; 48)</span>
<span class="cp">#define CA_PDMA_OPQ_AVAIL_SHFT		48</span>
<span class="cp">#define CA_PDMA_WRBUFF_AVAIL		(0xfull &lt;&lt; 52)</span>
<span class="cp">#define CA_PDMA_WRBUFF_AVAIL_SHFT	52</span>
<span class="cp">#define CA_PDMA_RDBUFF_AVAIL		(0x3ull &lt;&lt; 56)</span>
<span class="cp">#define CA_PDMA_RDBUFF_AVAIL_SHFT	56</span>
	<span class="cm">/* bits 63:58 unused */</span>

<span class="cm">/* ==== ca_gart_aperature */</span>
<span class="cp">#define CA_GART_AP_ENB_AGP		(1ull &lt;&lt; 0)</span>
<span class="cp">#define CA_GART_PAGE_SIZE		(1ull &lt;&lt; 1)</span>
<span class="cp">#define CA_GART_AP_ENB_PCI		(1ull &lt;&lt; 2)</span>
	<span class="cm">/* bits 11:3 unused */</span>
<span class="cp">#define CA_GART_AP_SIZE			(0x3ffull &lt;&lt; 12)</span>
<span class="cp">#define CA_GART_AP_SIZE_SHFT		12</span>
<span class="cp">#define CA_GART_AP_BASE			(0x3ffffffffffull &lt;&lt; 22)</span>
<span class="cp">#define CA_GART_AP_BASE_SHFT		22</span>

<span class="cm">/* ==== ca_inta_dest_addr</span>
<span class="cm">   ==== ca_intb_dest_addr </span>
<span class="cm">   ==== ca_err_int_dest_addr */</span>
	<span class="cm">/* bits 2:0 unused */</span>
<span class="cp">#define CA_INT_DEST_ADDR		(0x7ffffffffffffull &lt;&lt; 3)</span>
<span class="cp">#define CA_INT_DEST_ADDR_SHFT		3</span>
	<span class="cm">/* bits 55:54 unused */</span>
<span class="cp">#define CA_INT_DEST_VECT		(0xffull &lt;&lt; 56)</span>
<span class="cp">#define CA_INT_DEST_VECT_SHFT		56</span>

<span class="cm">/* ==== ca_int_status */</span>
<span class="cm">/* ==== ca_int_status_alias */</span>
<span class="cm">/* ==== ca_mult_error */</span>
<span class="cm">/* ==== ca_mult_error_alias */</span>
<span class="cm">/* ==== ca_first_error */</span>
<span class="cm">/* ==== ca_int_mask */</span>
<span class="cp">#define CA_PCI_ERR			(1ull &lt;&lt; 0)</span>
	<span class="cm">/* bits 3:1 unused */</span>
<span class="cp">#define CA_GART_FETCH_ERR		(1ull &lt;&lt; 4)</span>
<span class="cp">#define CA_GFX_WR_OVFLW			(1ull &lt;&lt; 5)</span>
<span class="cp">#define CA_PIO_REQ_OVFLW		(1ull &lt;&lt; 6)</span>
<span class="cp">#define CA_CRM_PKTERR			(1ull &lt;&lt; 7)</span>
<span class="cp">#define CA_CRM_DVERR			(1ull &lt;&lt; 8)</span>
<span class="cp">#define CA_TNUMTO			(1ull &lt;&lt; 9)</span>
<span class="cp">#define CA_CXM_RSP_CRED_OVFLW		(1ull &lt;&lt; 10)</span>
<span class="cp">#define CA_CXM_REQ_CRED_OVFLW		(1ull &lt;&lt; 11)</span>
<span class="cp">#define CA_PIO_INVALID_ADDR		(1ull &lt;&lt; 12)</span>
<span class="cp">#define CA_PCI_ARB_TO			(1ull &lt;&lt; 13)</span>
<span class="cp">#define CA_AGP_REQ_OFLOW		(1ull &lt;&lt; 14)</span>
<span class="cp">#define CA_SBA_TYPE1_ERR		(1ull &lt;&lt; 15)</span>
	<span class="cm">/* bit 16 unused */</span>
<span class="cp">#define CA_INTA				(1ull &lt;&lt; 17)</span>
<span class="cp">#define CA_INTB				(1ull &lt;&lt; 18)</span>
<span class="cp">#define CA_MULT_INTA			(1ull &lt;&lt; 19)</span>
<span class="cp">#define CA_MULT_INTB			(1ull &lt;&lt; 20)</span>
<span class="cp">#define CA_GFX_CREDIT_OVFLW		(1ull &lt;&lt; 21)</span>
	<span class="cm">/* bits 63:22 unused */</span>

<span class="cm">/* ==== ca_crm_pkterr_type */</span>
<span class="cm">/* ==== ca_crm_pkterr_type_alias */</span>
<span class="cp">#define CA_CRM_PKTERR_SBERR_HDR		(1ull &lt;&lt; 0)</span>
<span class="cp">#define CA_CRM_PKTERR_DIDN		(1ull &lt;&lt; 1)</span>
<span class="cp">#define CA_CRM_PKTERR_PACTYPE		(1ull &lt;&lt; 2)</span>
<span class="cp">#define CA_CRM_PKTERR_INV_TNUM		(1ull &lt;&lt; 3)</span>
<span class="cp">#define CA_CRM_PKTERR_ADDR_RNG		(1ull &lt;&lt; 4)</span>
<span class="cp">#define CA_CRM_PKTERR_ADDR_ALGN		(1ull &lt;&lt; 5)</span>
<span class="cp">#define CA_CRM_PKTERR_HDR_PARAM		(1ull &lt;&lt; 6)</span>
<span class="cp">#define CA_CRM_PKTERR_CW_ERR		(1ull &lt;&lt; 7)</span>
<span class="cp">#define CA_CRM_PKTERR_SBERR_NH		(1ull &lt;&lt; 8)</span>
<span class="cp">#define CA_CRM_PKTERR_EARLY_TERM	(1ull &lt;&lt; 9)</span>
<span class="cp">#define CA_CRM_PKTERR_EARLY_TAIL	(1ull &lt;&lt; 10)</span>
<span class="cp">#define CA_CRM_PKTERR_MSSNG_TAIL	(1ull &lt;&lt; 11)</span>
<span class="cp">#define CA_CRM_PKTERR_MSSNG_HDR		(1ull &lt;&lt; 12)</span>
	<span class="cm">/* bits 15:13 unused */</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_SBERR_HDR	(1ull &lt;&lt; 16)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_DIDN	(1ull &lt;&lt; 17)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_PACTYPE	(1ull &lt;&lt; 18)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_INV_TNUM	(1ull &lt;&lt; 19)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_ADDR_RNG	(1ull &lt;&lt; 20)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_ADDR_ALGN	(1ull &lt;&lt; 21)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_HDR_PARAM	(1ull &lt;&lt; 22)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_CW_ERR	(1ull &lt;&lt; 23)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_SBERR_NH	(1ull &lt;&lt; 24)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_EARLY_TERM	(1ull &lt;&lt; 25)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_EARLY_TAIL	(1ull &lt;&lt; 26)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_MSSNG_TAIL	(1ull &lt;&lt; 27)</span>
<span class="cp">#define CA_FIRST_CRM_PKTERR_MSSNG_HDR	(1ull &lt;&lt; 28)</span>
	<span class="cm">/* bits 63:29 unused */</span>

<span class="cm">/* ==== ca_crm_ct_error_detail_1 */</span>
<span class="cp">#define CA_PKT_TYPE			(0xfull &lt;&lt; 0)</span>
<span class="cp">#define CA_PKT_TYPE_SHFT		0</span>
<span class="cp">#define CA_SRC_ID			(0x3ull &lt;&lt; 4)</span>
<span class="cp">#define CA_SRC_ID_SHFT			4</span>
<span class="cp">#define CA_DATA_SZ			(0x3ull &lt;&lt; 6)</span>
<span class="cp">#define CA_DATA_SZ_SHFT			6</span>
<span class="cp">#define CA_TNUM				(0xffull &lt;&lt; 8)</span>
<span class="cp">#define CA_TNUM_SHFT			8</span>
<span class="cp">#define CA_DW_DATA_EN			(0xffull &lt;&lt; 16)</span>
<span class="cp">#define CA_DW_DATA_EN_SHFT		16</span>
<span class="cp">#define CA_GFX_CRED			(0xffull &lt;&lt; 24)</span>
<span class="cp">#define CA_GFX_CRED_SHFT		24</span>
<span class="cp">#define CA_MEM_RD_PARAM			(0x3ull &lt;&lt; 32)</span>
<span class="cp">#define CA_MEM_RD_PARAM_SHFT		32</span>
<span class="cp">#define CA_PIO_OP			(1ull &lt;&lt; 34)</span>
<span class="cp">#define CA_CW_ERR			(1ull &lt;&lt; 35)</span>
	<span class="cm">/* bits 62:36 unused */</span>
<span class="cp">#define CA_VALID			(1ull &lt;&lt; 63)</span>

<span class="cm">/* ==== ca_crm_ct_error_detail_2 */</span>
	<span class="cm">/* bits 2:0 unused */</span>
<span class="cp">#define CA_PKT_ADDR			(0x1fffffffffffffull &lt;&lt; 3)</span>
<span class="cp">#define CA_PKT_ADDR_SHFT		3</span>
	<span class="cm">/* bits 63:56 unused */</span>

<span class="cm">/* ==== ca_crm_tnumto */</span>
<span class="cp">#define CA_CRM_TNUMTO_VAL		(0xffull &lt;&lt; 0)</span>
<span class="cp">#define CA_CRM_TNUMTO_VAL_SHFT		0</span>
<span class="cp">#define CA_CRM_TNUMTO_WR		(1ull &lt;&lt; 8)</span>
	<span class="cm">/* bits 63:9 unused */</span>

<span class="cm">/* ==== ca_gart_err */</span>
<span class="cp">#define CA_GART_ERR_SOURCE		(0x3ull &lt;&lt; 0)</span>
<span class="cp">#define CA_GART_ERR_SOURCE_SHFT		0</span>
	<span class="cm">/* bits 3:2 unused */</span>
<span class="cp">#define CA_GART_ERR_ADDR		(0xfffffffffull &lt;&lt; 4)</span>
<span class="cp">#define CA_GART_ERR_ADDR_SHFT		4</span>
	<span class="cm">/* bits 63:40 unused */</span>

<span class="cm">/* ==== ca_pcierr_type */</span>
<span class="cp">#define CA_PCIERR_DATA			(0xffffffffull &lt;&lt; 0)</span>
<span class="cp">#define CA_PCIERR_DATA_SHFT		0</span>
<span class="cp">#define CA_PCIERR_ENB			(0xfull &lt;&lt; 32)</span>
<span class="cp">#define CA_PCIERR_ENB_SHFT		32</span>
<span class="cp">#define CA_PCIERR_CMD			(0xfull &lt;&lt; 36)</span>
<span class="cp">#define CA_PCIERR_CMD_SHFT		36</span>
<span class="cp">#define CA_PCIERR_A64			(1ull &lt;&lt; 40)</span>
<span class="cp">#define CA_PCIERR_SLV_SERR		(1ull &lt;&lt; 41)</span>
<span class="cp">#define CA_PCIERR_SLV_WR_PERR		(1ull &lt;&lt; 42)</span>
<span class="cp">#define CA_PCIERR_SLV_RD_PERR		(1ull &lt;&lt; 43)</span>
<span class="cp">#define CA_PCIERR_MST_SERR		(1ull &lt;&lt; 44)</span>
<span class="cp">#define CA_PCIERR_MST_WR_PERR		(1ull &lt;&lt; 45)</span>
<span class="cp">#define CA_PCIERR_MST_RD_PERR		(1ull &lt;&lt; 46)</span>
<span class="cp">#define CA_PCIERR_MST_MABT		(1ull &lt;&lt; 47)</span>
<span class="cp">#define CA_PCIERR_MST_TABT		(1ull &lt;&lt; 48)</span>
<span class="cp">#define CA_PCIERR_MST_RETRY_TOUT	(1ull &lt;&lt; 49)</span>

<span class="cp">#define CA_PCIERR_TYPES \</span>
<span class="cp">	(CA_PCIERR_A64|CA_PCIERR_SLV_SERR| \</span>
<span class="cp">	 CA_PCIERR_SLV_WR_PERR|CA_PCIERR_SLV_RD_PERR| \</span>
<span class="cp">	 CA_PCIERR_MST_SERR|CA_PCIERR_MST_WR_PERR|CA_PCIERR_MST_RD_PERR| \</span>
<span class="cp">	 CA_PCIERR_MST_MABT|CA_PCIERR_MST_TABT|CA_PCIERR_MST_RETRY_TOUT)</span>

	<span class="cm">/* bits 63:50 unused */</span>

<span class="cm">/* ==== ca_pci_dma_addr_extn */</span>
<span class="cp">#define CA_UPPER_NODE_OFFSET		(0x3full &lt;&lt; 0)</span>
<span class="cp">#define CA_UPPER_NODE_OFFSET_SHFT	0</span>
	<span class="cm">/* bits 7:6 unused */</span>
<span class="cp">#define CA_CHIPLET_ID			(0x3ull &lt;&lt; 8)</span>
<span class="cp">#define CA_CHIPLET_ID_SHFT		8</span>
	<span class="cm">/* bits 11:10 unused */</span>
<span class="cp">#define CA_PCI_DMA_NODE_ID		(0xffffull &lt;&lt; 12)</span>
<span class="cp">#define CA_PCI_DMA_NODE_ID_SHFT		12</span>
	<span class="cm">/* bits 27:26 unused */</span>
<span class="cp">#define CA_PCI_DMA_PIO_MEM_TYPE		(1ull &lt;&lt; 28)</span>
	<span class="cm">/* bits 63:29 unused */</span>


<span class="cm">/* ==== ca_agp_dma_addr_extn */</span>
	<span class="cm">/* bits 19:0 unused */</span>
<span class="cp">#define CA_AGP_DMA_NODE_ID		(0xffffull &lt;&lt; 20)</span>
<span class="cp">#define CA_AGP_DMA_NODE_ID_SHFT		20</span>
	<span class="cm">/* bits 27:26 unused */</span>
<span class="cp">#define CA_AGP_DMA_PIO_MEM_TYPE		(1ull &lt;&lt; 28)</span>
	<span class="cm">/* bits 63:29 unused */</span>

<span class="cm">/* ==== ca_debug_vector_sel */</span>
<span class="cp">#define CA_DEBUG_MN_VSEL		(0xfull &lt;&lt; 0)</span>
<span class="cp">#define CA_DEBUG_MN_VSEL_SHFT		0</span>
<span class="cp">#define CA_DEBUG_PP_VSEL		(0xfull &lt;&lt; 4)</span>
<span class="cp">#define CA_DEBUG_PP_VSEL_SHFT		4</span>
<span class="cp">#define CA_DEBUG_GW_VSEL		(0xfull &lt;&lt; 8)</span>
<span class="cp">#define CA_DEBUG_GW_VSEL_SHFT		8</span>
<span class="cp">#define CA_DEBUG_GT_VSEL		(0xfull &lt;&lt; 12)</span>
<span class="cp">#define CA_DEBUG_GT_VSEL_SHFT		12</span>
<span class="cp">#define CA_DEBUG_PD_VSEL		(0xfull &lt;&lt; 16)</span>
<span class="cp">#define CA_DEBUG_PD_VSEL_SHFT		16</span>
<span class="cp">#define CA_DEBUG_AD_VSEL		(0xfull &lt;&lt; 20)</span>
<span class="cp">#define CA_DEBUG_AD_VSEL_SHFT		20</span>
<span class="cp">#define CA_DEBUG_CX_VSEL		(0xfull &lt;&lt; 24)</span>
<span class="cp">#define CA_DEBUG_CX_VSEL_SHFT		24</span>
<span class="cp">#define CA_DEBUG_CR_VSEL		(0xfull &lt;&lt; 28)</span>
<span class="cp">#define CA_DEBUG_CR_VSEL_SHFT		28</span>
<span class="cp">#define CA_DEBUG_BA_VSEL		(0xfull &lt;&lt; 32)</span>
<span class="cp">#define CA_DEBUG_BA_VSEL_SHFT		32</span>
<span class="cp">#define CA_DEBUG_PE_VSEL		(0xfull &lt;&lt; 36)</span>
<span class="cp">#define CA_DEBUG_PE_VSEL_SHFT		36</span>
<span class="cp">#define CA_DEBUG_BO_VSEL		(0xfull &lt;&lt; 40)</span>
<span class="cp">#define CA_DEBUG_BO_VSEL_SHFT		40</span>
<span class="cp">#define CA_DEBUG_BI_VSEL		(0xfull &lt;&lt; 44)</span>
<span class="cp">#define CA_DEBUG_BI_VSEL_SHFT		44</span>
<span class="cp">#define CA_DEBUG_AS_VSEL		(0xfull &lt;&lt; 48)</span>
<span class="cp">#define CA_DEBUG_AS_VSEL_SHFT		48</span>
<span class="cp">#define CA_DEBUG_PS_VSEL		(0xfull &lt;&lt; 52)</span>
<span class="cp">#define CA_DEBUG_PS_VSEL_SHFT		52</span>
<span class="cp">#define CA_DEBUG_PM_VSEL		(0xfull &lt;&lt; 56)</span>
<span class="cp">#define CA_DEBUG_PM_VSEL_SHFT		56</span>
	<span class="cm">/* bits 63:60 unused */</span>

<span class="cm">/* ==== ca_debug_mux_core_sel */</span>
<span class="cm">/* ==== ca_debug_mux_pci_sel */</span>
<span class="cp">#define CA_DEBUG_MSEL0			(0x7ull &lt;&lt; 0)</span>
<span class="cp">#define CA_DEBUG_MSEL0_SHFT		0</span>
	<span class="cm">/* bit 3 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL0			(0x7ull &lt;&lt; 4)</span>
<span class="cp">#define CA_DEBUG_NSEL0_SHFT		4</span>
	<span class="cm">/* bit 7 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL1			(0x7ull &lt;&lt; 8)</span>
<span class="cp">#define CA_DEBUG_MSEL1_SHFT		8</span>
	<span class="cm">/* bit 11 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL1			(0x7ull &lt;&lt; 12)</span>
<span class="cp">#define CA_DEBUG_NSEL1_SHFT		12</span>
	<span class="cm">/* bit 15 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL2			(0x7ull &lt;&lt; 16)</span>
<span class="cp">#define CA_DEBUG_MSEL2_SHFT		16</span>
	<span class="cm">/* bit 19 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL2			(0x7ull &lt;&lt; 20)</span>
<span class="cp">#define CA_DEBUG_NSEL2_SHFT		20</span>
	<span class="cm">/* bit 23 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL3			(0x7ull &lt;&lt; 24)</span>
<span class="cp">#define CA_DEBUG_MSEL3_SHFT		24</span>
	<span class="cm">/* bit 27 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL3			(0x7ull &lt;&lt; 28)</span>
<span class="cp">#define CA_DEBUG_NSEL3_SHFT		28</span>
	<span class="cm">/* bit 31 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL4			(0x7ull &lt;&lt; 32)</span>
<span class="cp">#define CA_DEBUG_MSEL4_SHFT		32</span>
	<span class="cm">/* bit 35 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL4			(0x7ull &lt;&lt; 36)</span>
<span class="cp">#define CA_DEBUG_NSEL4_SHFT		36</span>
	<span class="cm">/* bit 39 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL5			(0x7ull &lt;&lt; 40)</span>
<span class="cp">#define CA_DEBUG_MSEL5_SHFT		40</span>
	<span class="cm">/* bit 43 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL5			(0x7ull &lt;&lt; 44)</span>
<span class="cp">#define CA_DEBUG_NSEL5_SHFT		44</span>
	<span class="cm">/* bit 47 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL6			(0x7ull &lt;&lt; 48)</span>
<span class="cp">#define CA_DEBUG_MSEL6_SHFT		48</span>
	<span class="cm">/* bit 51 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL6			(0x7ull &lt;&lt; 52)</span>
<span class="cp">#define CA_DEBUG_NSEL6_SHFT		52</span>
	<span class="cm">/* bit 55 unused */</span>
<span class="cp">#define CA_DEBUG_MSEL7			(0x7ull &lt;&lt; 56)</span>
<span class="cp">#define CA_DEBUG_MSEL7_SHFT		56</span>
	<span class="cm">/* bit 59 unused */</span>
<span class="cp">#define CA_DEBUG_NSEL7			(0x7ull &lt;&lt; 60)</span>
<span class="cp">#define CA_DEBUG_NSEL7_SHFT		60</span>
	<span class="cm">/* bit 63 unused */</span>


<span class="cm">/* ==== ca_debug_domain_sel */</span>
<span class="cp">#define CA_DEBUG_DOMAIN_L		(1ull &lt;&lt; 0)</span>
<span class="cp">#define CA_DEBUG_DOMAIN_H		(1ull &lt;&lt; 1)</span>
	<span class="cm">/* bits 63:2 unused */</span>

<span class="cm">/* ==== ca_gart_ptr_table */</span>
<span class="cp">#define CA_GART_PTR_VAL			(1ull &lt;&lt; 0)</span>
	<span class="cm">/* bits 11:1 unused */</span>
<span class="cp">#define CA_GART_PTR_ADDR		(0xfffffffffffull &lt;&lt; 12)</span>
<span class="cp">#define CA_GART_PTR_ADDR_SHFT		12</span>
	<span class="cm">/* bits 63:56 unused */</span>

<span class="cm">/* ==== ca_gart_tlb_addr[0-7] */</span>
<span class="cp">#define CA_GART_TLB_ADDR		(0xffffffffffffffull &lt;&lt; 0)</span>
<span class="cp">#define CA_GART_TLB_ADDR_SHFT		0</span>
	<span class="cm">/* bits 62:56 unused */</span>
<span class="cp">#define CA_GART_TLB_ENTRY_VAL		(1ull &lt;&lt; 63)</span>

<span class="cm">/*</span>
<span class="cm"> * PIO address space ranges for TIO:CA</span>
<span class="cm"> */</span>

<span class="cm">/* CA internal registers */</span>
<span class="cp">#define CA_PIO_ADMIN			0x00000000</span>
<span class="cp">#define CA_PIO_ADMIN_LEN		0x00010000</span>

<span class="cm">/* GFX Write Buffer - Diagnostics */</span>
<span class="cp">#define CA_PIO_GFX			0x00010000</span>
<span class="cp">#define CA_PIO_GFX_LEN			0x00010000</span>

<span class="cm">/* AGP DMA Write Buffer - Diagnostics */</span>
<span class="cp">#define CA_PIO_AGP_DMAWRITE		0x00020000</span>
<span class="cp">#define CA_PIO_AGP_DMAWRITE_LEN		0x00010000</span>

<span class="cm">/* AGP DMA READ Buffer - Diagnostics */</span>
<span class="cp">#define CA_PIO_AGP_DMAREAD		0x00030000</span>
<span class="cp">#define CA_PIO_AGP_DMAREAD_LEN		0x00010000</span>

<span class="cm">/* PCI Config Type 0 */</span>
<span class="cp">#define CA_PIO_PCI_TYPE0_CONFIG		0x01000000</span>
<span class="cp">#define CA_PIO_PCI_TYPE0_CONFIG_LEN	0x01000000</span>

<span class="cm">/* PCI Config Type 1 */</span>
<span class="cp">#define CA_PIO_PCI_TYPE1_CONFIG		0x02000000</span>
<span class="cp">#define CA_PIO_PCI_TYPE1_CONFIG_LEN	0x01000000</span>

<span class="cm">/* PCI I/O Cycles - mapped to PCI Address 0x00000000-0x04ffffff */</span>
<span class="cp">#define CA_PIO_PCI_IO			0x03000000</span>
<span class="cp">#define CA_PIO_PCI_IO_LEN		0x05000000</span>

<span class="cm">/* PCI MEM Cycles - mapped to PCI with CA_PIO_ADDR_OFFSET of ca_control1 */</span>
<span class="cm">/*	use Fast Write if enabled and coretalk packet type is a GFX request */</span>
<span class="cp">#define CA_PIO_PCI_MEM_OFFSET		0x08000000</span>
<span class="cp">#define CA_PIO_PCI_MEM_OFFSET_LEN	0x08000000</span>

<span class="cm">/* PCI MEM Cycles - mapped to PCI Address 0x00000000-0xbfffffff */</span>
<span class="cm">/*	use Fast Write if enabled and coretalk packet type is a GFX request */</span>
<span class="cp">#define CA_PIO_PCI_MEM			0x40000000</span>
<span class="cp">#define CA_PIO_PCI_MEM_LEN		0xc0000000</span>

<span class="cm">/*</span>
<span class="cm"> * DMA space</span>
<span class="cm"> *</span>
<span class="cm"> * The CA aperature (ie. bus address range) mapped by the GART is segmented into</span>
<span class="cm"> * two parts.  The lower portion of the aperature is used for mapping 32 bit</span>
<span class="cm"> * PCI addresses which are managed by the dma interfaces in this file.  The</span>
<span class="cm"> * upper poprtion of the aperature is used for mapping 48 bit AGP addresses.</span>
<span class="cm"> * The AGP portion of the aperature is managed by the agpgart_be.c driver</span>
<span class="cm"> * in drivers/linux/agp.  There are ca-specific hooks in that driver to</span>
<span class="cm"> * manipulate the gart, but management of the AGP portion of the aperature</span>
<span class="cm"> * is the responsibility of that driver.</span>
<span class="cm"> *</span>
<span class="cm"> * CA allows three main types of DMA mapping:</span>
<span class="cm"> *</span>
<span class="cm"> * PCI 64-bit	Managed by this driver</span>
<span class="cm"> * PCI 32-bit 	Managed by this driver</span>
<span class="cm"> * AGP 48-bit	Managed by hooks in the /dev/agpgart driver</span>
<span class="cm"> *</span>
<span class="cm"> * All of the above can optionally be remapped through the GART.  The following</span>
<span class="cm"> * table lists the combinations of addressing types and GART remapping that</span>
<span class="cm"> * is currently supported by the driver (h/w supports all, s/w limits this):</span>
<span class="cm"> *</span>
<span class="cm"> *		PCI64		PCI32		AGP48</span>
<span class="cm"> * GART		no		yes		yes</span>
<span class="cm"> * Direct	yes		yes		no</span>
<span class="cm"> *</span>
<span class="cm"> * GART remapping of PCI64 is not done because there is no need to.  The</span>
<span class="cm"> * 64 bit PCI address holds all of the information necessary to target any</span>
<span class="cm"> * memory in the system.</span>
<span class="cm"> *</span>
<span class="cm"> * AGP48 is always mapped through the GART.  Management of the AGP48 portion</span>
<span class="cm"> * of the aperature is the responsibility of code in the agpgart_be driver.</span>
<span class="cm"> *</span>
<span class="cm"> * The non-64 bit bus address space will currently be partitioned like this:</span>
<span class="cm"> *</span>
<span class="cm"> *	0xffff_ffff_ffff	+--------</span>
<span class="cm"> *				| AGP48 direct</span>
<span class="cm"> *				| Space managed by this driver</span>
<span class="cm"> *	CA_AGP_DIRECT_BASE	+--------</span>
<span class="cm"> *				| AGP GART mapped (gfx aperature)</span>
<span class="cm"> *				| Space managed by /dev/agpgart driver</span>
<span class="cm"> *				| This range is exposed to the agpgart</span>
<span class="cm"> * 				| driver as the &quot;graphics aperature&quot;</span>
<span class="cm"> *	CA_AGP_MAPPED_BASE	+-----</span>
<span class="cm"> *				| PCI GART mapped</span>
<span class="cm"> *				| Space managed by this driver		</span>
<span class="cm"> *	CA_PCI32_MAPPED_BASE	+----</span>
<span class="cm"> *				| PCI32 direct</span>
<span class="cm"> *				| Space managed by this driver</span>
<span class="cm"> *	0xC000_0000		+--------</span>
<span class="cm"> *	(CA_PCI32_DIRECT_BASE)</span>
<span class="cm"> *</span>
<span class="cm"> * The bus address range CA_PCI32_MAPPED_BASE through CA_AGP_DIRECT_BASE</span>
<span class="cm"> * is what we call the CA aperature.  Addresses falling in this range will</span>
<span class="cm"> * be remapped using the GART.</span>
<span class="cm"> *</span>
<span class="cm"> * The bus address range CA_AGP_MAPPED_BASE through CA_AGP_DIRECT_BASE</span>
<span class="cm"> * is what we call the graphics aperature.  This is a subset of the CA</span>
<span class="cm"> * aperature and is under the control of the agpgart_be driver.</span>
<span class="cm"> *</span>
<span class="cm"> * CA_PCI32_MAPPED_BASE, CA_AGP_MAPPED_BASE, and CA_AGP_DIRECT_BASE are</span>
<span class="cm"> * somewhat arbitrary values.  The known constraints on choosing these is:</span>
<span class="cm"> *</span>
<span class="cm"> * 1)  CA_AGP_DIRECT_BASE-CA_PCI32_MAPPED_BASE+1 (the CA aperature size)</span>
<span class="cm"> *     must be one of the values supported by the ca_gart_aperature register.</span>
<span class="cm"> *     Currently valid values are: 4MB through 4096MB in powers of 2 increments</span>
<span class="cm"> *</span>
<span class="cm"> * 2)  CA_AGP_DIRECT_BASE-CA_AGP_MAPPED_BASE+1 (the gfx aperature size)</span>
<span class="cm"> *     must be in MB units since that&#39;s what the agpgart driver assumes.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Define Bus DMA ranges.  These are configurable (see constraints above)</span>
<span class="cm"> * and will probably need tuning based on experience.</span>
<span class="cm"> */</span>


<span class="cm">/*</span>
<span class="cm"> * 11/24/03</span>
<span class="cm"> * CA has an addressing glitch w.r.t. PCI direct 32 bit DMA that makes it</span>
<span class="cm"> * generally unusable.  The problem is that for PCI direct 32 </span>
<span class="cm"> * DMA&#39;s, all 32 bits of the bus address are used to form the lower 32 bits</span>
<span class="cm"> * of the coretalk address, and coretalk bits 38:32 come from a register.</span>
<span class="cm"> * Since only PCI bus addresses 0xC0000000-0xFFFFFFFF (1GB) are available</span>
<span class="cm"> * for DMA (the rest is allocated to PIO), host node addresses need to be</span>
<span class="cm"> * such that their lower 32 bits fall in the 0xC0000000-0xffffffff range</span>
<span class="cm"> * as well.  So there can be no PCI32 direct DMA below 3GB!!  For this</span>
<span class="cm"> * reason we set the CA_PCI32_DIRECT_SIZE to 0 which essentially makes</span>
<span class="cm"> * tioca_dma_direct32() a noop but preserves the code flow should this issue</span>
<span class="cm"> * be fixed in a respin.</span>
<span class="cm"> *</span>
<span class="cm"> * For now, all PCI32 DMA&#39;s must be mapped through the GART.</span>
<span class="cm"> */</span>

<span class="cp">#define CA_PCI32_DIRECT_BASE	0xC0000000UL	</span><span class="cm">/* BASE not configurable */</span><span class="cp"></span>
<span class="cp">#define CA_PCI32_DIRECT_SIZE	0x00000000UL	</span><span class="cm">/* 0 MB */</span><span class="cp"></span>

<span class="cp">#define CA_PCI32_MAPPED_BASE	0xC0000000UL</span>
<span class="cp">#define CA_PCI32_MAPPED_SIZE	0x40000000UL	</span><span class="cm">/* 2GB */</span><span class="cp"></span>

<span class="cp">#define CA_AGP_MAPPED_BASE	0x80000000UL</span>
<span class="cp">#define CA_AGP_MAPPED_SIZE	0x40000000UL	</span><span class="cm">/* 2GB */</span><span class="cp"></span>

<span class="cp">#define CA_AGP_DIRECT_BASE	0x40000000UL	</span><span class="cm">/* 2GB */</span><span class="cp"></span>
<span class="cp">#define CA_AGP_DIRECT_SIZE	0x40000000UL</span>

<span class="cp">#define CA_APERATURE_BASE	(CA_AGP_MAPPED_BASE)</span>
<span class="cp">#define CA_APERATURE_SIZE	(CA_AGP_MAPPED_SIZE+CA_PCI32_MAPPED_SIZE)</span>

<span class="cp">#endif  </span><span class="cm">/* _ASM_IA64_SN_TIO_TIOCA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
