verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/shift_26.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/compare_28.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/boole_27.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/adder_25.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/get_position_15.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/alu_22.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/pipeline_16.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/get_neighbours_21.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/toggle_map_14.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/shift_cursor_13.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/edge_detector_3.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/button_conditioner_4.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/processor_2.v"
verilog work "D:/50.002-Computation-Structure/Mojo/toggle_map_test/work/planAhead/toggle_map_test/toggle_map_test.srcs/sources_1/imports/verilog/mojo_top_0.v"
