Analysis & Synthesis report for skeleton
Sun Dec 06 15:20:36 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|vga_controller:vga_ins|change
 11. State Machine - |skeleton|lcd:mylcd|state2
 12. State Machine - |skeleton|lcd:mylcd|state1
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 19. Source assignments for processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated
 20. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 22. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: processor:myprocessor|mux:fetch1
 24. Parameter Settings for User Entity Instance: processor:myprocessor|reg:fetch2
 25. Parameter Settings for User Entity Instance: processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:fetch4
 27. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode2
 28. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode3
 29. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode4
 30. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode5
 31. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode6
 32. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg0_2port:reg0
 33. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array
 34. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r
 35. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array
 36. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array|reg:r
 37. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array
 38. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array|reg:r
 39. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array
 40. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array|reg:r
 41. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array
 42. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array|reg:r
 43. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array
 44. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array|reg:r
 45. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array
 46. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array|reg:r
 47. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array
 48. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array|reg:r
 49. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array
 50. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array|reg:r
 51. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array
 52. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array|reg:r
 53. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array
 54. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array|reg:r
 55. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array
 56. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array|reg:r
 57. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array
 58. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array|reg:r
 59. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array
 60. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array|reg:r
 61. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array
 62. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array|reg:r
 63. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array
 64. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array|reg:r
 65. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array
 66. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array|reg:r
 67. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array
 68. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array|reg:r
 69. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array
 70. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array|reg:r
 71. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array
 72. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array|reg:r
 73. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array
 74. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array|reg:r
 75. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array
 76. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array|reg:r
 77. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array
 78. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array|reg:r
 79. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array
 80. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array|reg:r
 81. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array
 82. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array|reg:r
 83. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array
 84. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array|reg:r
 85. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array
 86. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array|reg:r
 87. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array
 88. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array|reg:r
 89. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array
 90. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array|reg:r
 91. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array
 92. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array|reg:r
 93. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array
 94. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array|reg:r
 95. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute01
 96. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst
 97. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower
 98. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0
 99. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1
100. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper
101. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx
102. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN
103. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx
104. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx
105. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx
106. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx
107. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN
108. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx
109. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx
110. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx
111. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx
112. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute04
113. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute06
114. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute07
115. Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:execute08
116. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute10
117. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute11
118. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component
119. Parameter Settings for User Entity Instance: processor:myprocessor|mux:writeback1
120. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
121. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
122. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
124. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2
125. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div2
126. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div4
127. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div3
128. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
129. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div1
130. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
131. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_mult:Mult1
132. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1
133. altpll Parameter Settings by Entity Instance
134. altsyncram Parameter Settings by Entity Instance
135. lpm_mult Parameter Settings by Entity Instance
136. Port Connectivity Checks: "VGA_Audio_PLL:p1"
137. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
138. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
139. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
140. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
141. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
142. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
143. Port Connectivity Checks: "processor:myprocessor|adder_rc:execute08"
144. Port Connectivity Checks: "processor:myprocessor|mux:execute04"
145. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx"
146. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx"
147. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx"
148. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx"
149. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN"
150. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx"
151. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx"
152. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx"
153. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx"
154. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN"
155. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1"
156. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0"
157. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower"
158. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst"
159. Port Connectivity Checks: "processor:myprocessor|regfile:decode7|decoder5to32:writeDecode"
160. Port Connectivity Checks: "processor:myprocessor|mux:decode5"
161. Port Connectivity Checks: "processor:myprocessor|mux:decode3"
162. Port Connectivity Checks: "processor:myprocessor|mux:decode2"
163. Port Connectivity Checks: "processor:myprocessor|adder_rc:fetch4"
164. Port Connectivity Checks: "processor:myprocessor|imem:fetch3"
165. Port Connectivity Checks: "processor:myprocessor|reg:fetch2"
166. Port Connectivity Checks: "processor:myprocessor|mux:fetch1"
167. Port Connectivity Checks: "processor:myprocessor"
168. Post-Synthesis Netlist Statistics for Top Partition
169. Elapsed Time Per Partition
170. Analysis & Synthesis Messages
171. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 06 15:20:35 2020       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 43,766                                      ;
;     Total combinational functions  ; 42,644                                      ;
;     Dedicated logic registers      ; 2,267                                       ;
; Total registers                    ; 2267                                        ;
; Total pins                         ; 158                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,725,888                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------+---------+
; test-give_me_n-dmem.hex          ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/test-give_me_n-dmem.hex        ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File       ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/imem.mif                       ;         ;
; lcd.vhd                          ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/lcd.vhd                        ;         ;
; ps2.vhd                          ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/ps2.vhd                        ;         ;
; shifter.vhd                      ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/shifter.vhd                    ;         ;
; reg0_2port.vhd                   ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg0_2port.vhd                 ;         ;
; reg_2port.vhd                    ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg_2port.vhd                  ;         ;
; adder_rc.vhd                     ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_rc.vhd                   ;         ;
; adder_cs.vhd                     ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_cs.vhd                   ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File            ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v                     ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File            ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/pll.v                          ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/imem.v                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File                 ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Hexadecimal_To_Seven_Segment.v ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File            ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/dmem.v                         ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                 ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v               ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File                 ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File            ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_index.v                    ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File            ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_data.v                     ;         ;
; lab7_img_data.mif                ; yes             ; User Memory Initialization File       ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/lab7_img_data.mif              ;         ;
; lab7_img_index.mif               ; yes             ; User Memory Initialization File       ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/lab7_img_index.mif             ;         ;
; random.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/random.v                       ;         ;
; processor.vhd                    ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd                  ;         ;
; reg.vhd                          ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg.vhd                        ;         ;
; regfile.vhd                      ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/regfile.vhd                    ;         ;
; alu.vhd                          ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd                        ;         ;
; control.vhd                      ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/control.vhd                    ;         ;
; mux.vhd                          ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd                        ;         ;
; decoder5to32.vhd                 ; yes             ; User VHDL File                        ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/decoder5to32.vhd               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/pll_altpll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_2m81.tdf         ;         ;
; db/altsyncram_kde1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_kde1.tdf         ;         ;
; db/altsyncram_ekc1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_ekc1.tdf         ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_pjc1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_pjc1.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                     ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                    ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                ;         ;
; db/lpm_divide_pcm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_pcm.tdf          ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_9nh.tdf     ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_mkm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_mkm.tdf          ;         ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_4jm.tdf          ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_slh.tdf     ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_c7f.tdf           ;         ;
; db/lpm_divide_9jm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_9jm.tdf          ;         ;
; db/sign_div_unsign_1mh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_1mh.tdf     ;         ;
; db/alt_u_div_m7f.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_m7f.tdf           ;         ;
; db/lpm_divide_j9m.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_j9m.tdf          ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_8kh.tdf     ;         ;
; db/alt_u_div_44f.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_44f.tdf           ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_0jm.tdf          ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_olh.tdf     ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_47f.tdf           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; multcore.tdf                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf                       ;         ;
; csa_add.inc                      ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc                        ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc                       ;         ;
; muleabz.inc                      ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc                        ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc                       ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc                     ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc                   ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                 ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc                        ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf                       ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                    ;         ;
; addcore.inc                      ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc                        ;         ;
; look_add.inc                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc                       ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc            ;         ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/add_sub_bfh.tdf             ;         ;
; altshift.tdf                     ; yes             ; Megafunction                          ; d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf                       ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_4bm.tdf          ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_plh.tdf     ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction           ; C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_67f.tdf           ;         ;
+----------------------------------+-----------------+---------------------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 43,766                         ;
;                                             ;                                ;
; Total combinational functions               ; 42644                          ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 36233                          ;
;     -- 3 input functions                    ; 4732                           ;
;     -- <=2 input functions                  ; 1679                           ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 41580                          ;
;     -- arithmetic mode                      ; 1064                           ;
;                                             ;                                ;
; Total registers                             ; 2267                           ;
;     -- Dedicated logic registers            ; 2267                           ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 158                            ;
; Total memory bits                           ; 2725888                        ;
;                                             ;                                ;
; Embedded Multiplier 9-bit elements          ; 0                              ;
;                                             ;                                ;
; Total PLLs                                  ; 2                              ;
;     -- PLLs                                 ; 2                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; vga_controller:vga_ins|Add10~8 ;
; Maximum fan-out                             ; 2672                           ;
; Total fan-out                               ; 176187                         ;
; Average fan-out                             ; 3.86                           ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name                  ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                      ; 42644 (0)         ; 2267 (0)     ; 2725888     ; 0            ; 0       ; 0         ; 158  ; 0            ; |skeleton                                                                                                                                     ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Reset_Delay:r0|                            ; 27 (27)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll                       ; work         ;
;    |lcd:mylcd|                                 ; 403 (403)         ; 282 (282)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                           ; lcd                          ; work         ;
;    |pll:div|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div                                                                                                                             ; pll                          ; work         ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component                                                                                                     ; altpll                       ; work         ;
;          |pll_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated                                                                           ; pll_altpll                   ; work         ;
;    |processor:myprocessor|                     ; 2366 (26)         ; 1004 (0)     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor                                                                                                               ; processor                    ; work         ;
;       |adder_rc:execute08|                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|adder_rc:execute08                                                                                            ; adder_rc                     ; work         ;
;       |adder_rc:fetch4|                        ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|adder_rc:fetch4                                                                                               ; adder_rc                     ; work         ;
;       |alu:execute02|                          ; 552 (244)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02                                                                                                 ; alu                          ; work         ;
;          |adder_cs:adder_inst|                 ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst                                                                             ; adder_cs                     ; work         ;
;             |adder_rc:lower|                   ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower                                                              ; adder_rc                     ; work         ;
;             |adder_rc:upper0|                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0                                                             ; adder_rc                     ; work         ;
;             |adder_rc:upper1|                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1                                                             ; adder_rc                     ; work         ;
;             |mux:upper|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper                                                                   ; mux                          ; work         ;
;          |shifter:shifter_inst|                ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst                                                                            ; shifter                      ; work         ;
;             |mux:LNxxxx|                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx                                                                 ; mux                          ; work         ;
;             |mux:LxNxxx|                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx                                                                 ; mux                          ; work         ;
;             |mux:LxxNxx|                       ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx                                                                 ; mux                          ; work         ;
;             |mux:LxxxNx|                       ; 61 (61)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx                                                                 ; mux                          ; work         ;
;             |mux:LxxxxN|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN                                                                 ; mux                          ; work         ;
;             |mux:RNxxxx|                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx                                                                 ; mux                          ; work         ;
;             |mux:RxNxxx|                       ; 27 (27)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx                                                                 ; mux                          ; work         ;
;             |mux:RxxNxx|                       ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx                                                                 ; mux                          ; work         ;
;             |mux:RxxxNx|                       ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx                                                                 ; mux                          ; work         ;
;             |mux:RxxxxN|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN                                                                 ; mux                          ; work         ;
;       |control:decode1|                        ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:decode1                                                                                               ; control                      ; work         ;
;       |dmem:memory1|                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1                                                                                                  ; dmem                         ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component                                                                  ; altsyncram                   ; work         ;
;             |altsyncram_kde1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated                                   ; altsyncram_kde1              ; work         ;
;       |imem:fetch3|                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3                                                                                                   ; imem                         ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component                                                                   ; altsyncram                   ; work         ;
;             |altsyncram_2m81:auto_generated|   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated                                    ; altsyncram_2m81              ; work         ;
;       |mux:decode4|                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode4                                                                                                   ; mux                          ; work         ;
;       |mux:decode6|                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode6                                                                                                   ; mux                          ; work         ;
;       |mux:execute01|                          ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:execute01                                                                                                 ; mux                          ; work         ;
;       |mux:execute11|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:execute11                                                                                                 ; mux                          ; work         ;
;       |mux:fetch1|                             ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:fetch1                                                                                                    ; mux                          ; work         ;
;       |mux:writeback1|                         ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:writeback1                                                                                                ; mux                          ; work         ;
;       |reg:fetch2|                             ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|reg:fetch2                                                                                                    ; reg                          ; work         ;
;       |regfile:decode7|                        ; 1543 (1219)       ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7                                                                                               ; regfile                      ; work         ;
;          |decoder5to32:readDecodeB|            ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|decoder5to32:readDecodeB                                                                      ; decoder5to32                 ; work         ;
;          |decoder5to32:writeDecode|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|decoder5to32:writeDecode                                                                      ; decoder5to32                 ; work         ;
;          |reg0_2port:reg0|                     ; 241 (241)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg0_2port:reg0                                                                               ; reg0_2port                   ; work         ;
;          |reg_2port:\regs:10:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:11:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:12:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:13:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:14:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:15:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:16:reg_array|        ; 2 (2)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:17:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:18:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:19:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:1:reg_array|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:20:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:21:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:22:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:23:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:24:reg_array|        ; 2 (2)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:25:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:26:reg_array|        ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:27:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:28:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:29:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:2:reg_array|         ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:30:reg_array|        ; 0 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:31:reg_array|        ; 2 (2)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array                                                                  ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array|reg:r                                                            ; reg                          ; work         ;
;          |reg_2port:\regs:3:reg_array|         ; 2 (2)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:4:reg_array|         ; 1 (1)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:5:reg_array|         ; 3 (3)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:6:reg_array|         ; 2 (2)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:7:reg_array|         ; 3 (3)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:8:reg_array|         ; 2 (2)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array|reg:r                                                             ; reg                          ; work         ;
;          |reg_2port:\regs:9:reg_array|         ; 8 (8)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array                                                                   ; reg_2port                    ; work         ;
;             |reg:r|                            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array|reg:r                                                             ; reg                          ; work         ;
;    |ps2:myps2|                                 ; 122 (122)         ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2:myps2                                                                                                                           ; ps2                          ; work         ;
;    |vga_controller:vga_ins|                    ; 39710 (37168)     ; 925 (887)    ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller               ; work         ;
;       |img_data:img_data_inst|                 ; 206 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data                     ; work         ;
;          |altsyncram:altsyncram_component|     ; 206 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;             |altsyncram_ekc1:auto_generated|   ; 206 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated                        ; altsyncram_ekc1              ; work         ;
;                |decode_aaa:rden_decode|        ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode ; decode_aaa                   ; work         ;
;                |mux_1pb:mux2|                  ; 161 (161)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2           ; mux_1pb                      ; work         ;
;       |img_index:img_index_inst|               ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram                   ; work         ;
;             |altsyncram_pjc1:auto_generated|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                      ; altsyncram_pjc1              ; work         ;
;       |lpm_divide:Div0|                        ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|       ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                                ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|      ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|         ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Div1|                        ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_0jm:auto_generated|       ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                ; lpm_divide_0jm               ; work         ;
;             |sign_div_unsign_olh:divider|      ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                    ; sign_div_unsign_olh          ; work         ;
;                |alt_u_div_47f:divider|         ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider              ; alt_u_div_47f                ; work         ;
;       |lpm_divide:Div2|                        ; 526 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_mkm:auto_generated|       ; 526 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_mkm:auto_generated                                                                ; lpm_divide_mkm               ; work         ;
;             |sign_div_unsign_9nh:divider|      ; 526 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh          ; work         ;
;                |alt_u_div_6af:divider|         ; 526 (526)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af                ; work         ;
;       |lpm_divide:Div3|                        ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_9jm:auto_generated|       ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated                                                                ; lpm_divide_9jm               ; work         ;
;             |sign_div_unsign_1mh:divider|      ; 119 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider                                    ; sign_div_unsign_1mh          ; work         ;
;                |alt_u_div_m7f:divider|         ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider              ; alt_u_div_m7f                ; work         ;
;       |lpm_divide:Div4|                        ; 630 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_4jm:auto_generated|       ; 630 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_4jm:auto_generated                                                                ; lpm_divide_4jm               ; work         ;
;             |sign_div_unsign_slh:divider|      ; 630 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                    ; sign_div_unsign_slh          ; work         ;
;                |alt_u_div_c7f:divider|         ; 630 (630)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_c7f:divider              ; alt_u_div_c7f                ; work         ;
;       |lpm_divide:Mod0|                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_j9m:auto_generated|       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                                ; lpm_divide_j9m               ; work         ;
;             |sign_div_unsign_8kh:divider|      ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                                    ; sign_div_unsign_8kh          ; work         ;
;                |alt_u_div_44f:divider|         ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider              ; alt_u_div_44f                ; work         ;
;       |lpm_divide:Mod1|                        ; 147 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_4bm:auto_generated|       ; 147 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_4bm:auto_generated                                                                ; lpm_divide_4bm               ; work         ;
;             |sign_div_unsign_plh:divider|      ; 147 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                    ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_67f:divider|         ; 147 (147)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider              ; alt_u_div_67f                ; work         ;
;       |lpm_divide:Mod2|                        ; 635 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_pcm:auto_generated|       ; 635 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated                                                                ; lpm_divide_pcm               ; work         ;
;             |sign_div_unsign_9nh:divider|      ; 635 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh          ; work         ;
;                |alt_u_div_6af:divider|         ; 635 (635)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af                ; work         ;
;       |lpm_mult:Mult1|                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_mult:Mult1                                                                                               ; lpm_mult                     ; work         ;
;          |multcore:mult_core|                  ; 9 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core                                                                            ; multcore                     ; work         ;
;             |mpar_add:padder|                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                            ; mpar_add                     ; work         ;
;                |lpm_add_sub:adder[0]|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                       ; lpm_add_sub                  ; work         ;
;                   |add_sub_bfh:auto_generated| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated            ; add_sub_bfh                  ; work         ;
;       |random:myRand|                          ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|random:myRand                                                                                                ; random                       ; work         ;
;       |video_sync_generator:LTM_ins|           ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator         ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port ; 4096         ; 32           ; --           ; --           ; 131072  ; test-give_me_n-dmem.hex ;
; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|ALTSYNCRAM               ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072  ; imem.mif                ;
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM         ; 307200       ; 8            ; --           ; --           ; 2457600 ; lab7_img_data.mif       ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 256          ; 24           ; --           ; --           ; 6144    ; lab7_img_index.mif      ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                            ; pll.v           ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:fetch3  ; imem.v          ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:memory1 ; dmem.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |skeleton|vga_controller:vga_ins|change               ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; change.00000000 ; change.00000010 ; change.00000001 ;
+-----------------+-----------------+-----------------+-----------------+
; change.00000000 ; 0               ; 0               ; 0               ;
; change.00000001 ; 1               ; 0               ; 1               ;
; change.00000010 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |skeleton|lcd:mylcd|state2           ;
+----------+----------+----------+----------+----------+
; Name     ; state2.D ; state2.C ; state2.B ; state2.A ;
+----------+----------+----------+----------+----------+
; state2.A ; 0        ; 0        ; 0        ; 0        ;
; state2.B ; 0        ; 0        ; 1        ; 1        ;
; state2.C ; 0        ; 1        ; 0        ; 1        ;
; state2.D ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |skeleton|lcd:mylcd|state1           ;
+----------+----------+----------+----------+----------+
; Name     ; state1.D ; state1.C ; state1.B ; state1.A ;
+----------+----------+----------+----------+----------+
; state1.A ; 0        ; 0        ; 0        ; 0        ;
; state1.B ; 0        ; 0        ; 1        ; 1        ;
; state1.C ; 0        ; 1        ; 0        ; 1        ;
; state1.D ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+--------------------------------------------------+---------------------------------------------------------------+
; Register name                                    ; Reason for Removal                                            ;
+--------------------------------------------------+---------------------------------------------------------------+
; vga_controller:vga_ins|ref_y[0]                  ; Merged with vga_controller:vga_ins|ref_y[1]                   ;
; vga_controller:vga_ins|shape[3..30]              ; Merged with vga_controller:vga_ins|shape[31]                  ;
; vga_controller:vga_ins|rotate[3,4]               ; Merged with vga_controller:vga_ins|rotate[2]                  ;
; vga_controller:vga_ins|score[4]                  ; Merged with vga_controller:vga_ins|score[3]                   ;
; vga_controller:vga_ins|random:myRand|rand_num[4] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[12] ;
; vga_controller:vga_ins|random:myRand|rand_num[3] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[11] ;
; vga_controller:vga_ins|random:myRand|rand_num[2] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[10] ;
; vga_controller:vga_ins|random:myRand|rand_num[9] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[1]  ;
; vga_controller:vga_ins|random:myRand|rand_num[8] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[0]  ;
; vga_controller:vga_ins|random:myRand|rand_num[7] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[15] ;
; vga_controller:vga_ins|random:myRand|rand_num[6] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[14] ;
; vga_controller:vga_ins|random:myRand|rand_num[5] ; Merged with vga_controller:vga_ins|random:myRand|rand_num[13] ;
; vga_controller:vga_ins|shape[31]                 ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|rotate[2]                 ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|beat[21,24..31]           ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|beat[19]                  ; Stuck at VCC due to stuck port data_in                        ;
; vga_controller:vga_ins|beat[13,16,17]            ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|beat[9]                   ; Stuck at VCC due to stuck port data_in                        ;
; vga_controller:vga_ins|beat[0..5]                ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[10][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[11][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[8][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[9][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[14][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[15][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[12][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[13][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[2][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[3][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[0][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[1][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[6][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[7][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[4][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line2[5][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[1][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[0][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[3][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[2][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[5][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[4][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[7][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[6][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[9][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[8][7]                            ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[11][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[10][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[13][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[12][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[15][7]                           ; Stuck at GND due to stuck port data_in                        ;
; lcd:mylcd|line1[14][7]                           ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|ref_x[0,1]                ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|beat[7]                   ; Merged with vga_controller:vga_ins|beat[10]                   ;
; vga_controller:vga_ins|beat[10]                  ; Merged with vga_controller:vga_ins|beat[12]                   ;
; vga_controller:vga_ins|beat[12]                  ; Merged with vga_controller:vga_ins|beat[15]                   ;
; vga_controller:vga_ins|beat[15]                  ; Merged with vga_controller:vga_ins|beat[20]                   ;
; vga_controller:vga_ins|beat[20]                  ; Merged with vga_controller:vga_ins|beat[23]                   ;
; vga_controller:vga_ins|beat[6]                   ; Merged with vga_controller:vga_ins|beat[8]                    ;
; vga_controller:vga_ins|beat[8]                   ; Merged with vga_controller:vga_ins|beat[11]                   ;
; vga_controller:vga_ins|beat[11]                  ; Merged with vga_controller:vga_ins|beat[14]                   ;
; vga_controller:vga_ins|beat[14]                  ; Merged with vga_controller:vga_ins|beat[18]                   ;
; vga_controller:vga_ins|beat[18]                  ; Merged with vga_controller:vga_ins|beat[22]                   ;
; vga_controller:vga_ins|beat[22]                  ; Merged with vga_controller:vga_ins|beat[23]                   ;
; vga_controller:vga_ins|score[3]                  ; Stuck at GND due to stuck port data_in                        ;
; vga_controller:vga_ins|change.00000010           ; Lost fanout                                                   ;
; vga_controller:vga_ins|change~4                  ; Lost fanout                                                   ;
; vga_controller:vga_ins|change~5                  ; Lost fanout                                                   ;
; vga_controller:vga_ins|change~6                  ; Lost fanout                                                   ;
; vga_controller:vga_ins|change~7                  ; Lost fanout                                                   ;
; vga_controller:vga_ins|change~8                  ; Lost fanout                                                   ;
; vga_controller:vga_ins|change~9                  ; Lost fanout                                                   ;
; Total Number of Removed Registers = 115          ;                                                               ;
+--------------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+----------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                           ;
+----------------------------------+---------------------------+------------------------------------------------------------------+
; vga_controller:vga_ins|shape[31] ; Stuck at GND              ; vga_controller:vga_ins|ref_x[0], vga_controller:vga_ins|ref_x[1] ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[10][7]           ; Stuck at GND              ; lcd:mylcd|line1[10][7]                                           ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[11][7]           ; Stuck at GND              ; lcd:mylcd|line1[11][7]                                           ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[8][7]            ; Stuck at GND              ; lcd:mylcd|line1[8][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[9][7]            ; Stuck at GND              ; lcd:mylcd|line1[9][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[14][7]           ; Stuck at GND              ; lcd:mylcd|line1[14][7]                                           ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[15][7]           ; Stuck at GND              ; lcd:mylcd|line1[15][7]                                           ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[12][7]           ; Stuck at GND              ; lcd:mylcd|line1[12][7]                                           ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[13][7]           ; Stuck at GND              ; lcd:mylcd|line1[13][7]                                           ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[2][7]            ; Stuck at GND              ; lcd:mylcd|line1[2][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[3][7]            ; Stuck at GND              ; lcd:mylcd|line1[3][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[0][7]            ; Stuck at GND              ; lcd:mylcd|line1[0][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[1][7]            ; Stuck at GND              ; lcd:mylcd|line1[1][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[6][7]            ; Stuck at GND              ; lcd:mylcd|line1[6][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[7][7]            ; Stuck at GND              ; lcd:mylcd|line1[7][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[4][7]            ; Stuck at GND              ; lcd:mylcd|line1[4][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
; lcd:mylcd|line2[5][7]            ; Stuck at GND              ; lcd:mylcd|line1[5][7]                                            ;
;                                  ; due to stuck port data_in ;                                                                  ;
+----------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2267  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 1354  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2099  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lcd:mylcd|line1[13][5]                  ; 1       ;
; lcd:mylcd|line1[7][5]                   ; 1       ;
; lcd:mylcd|line1[15][5]                  ; 1       ;
; lcd:mylcd|line1[5][5]                   ; 1       ;
; lcd:mylcd|line1[8][5]                   ; 1       ;
; lcd:mylcd|line1[2][5]                   ; 1       ;
; lcd:mylcd|line1[10][5]                  ; 1       ;
; lcd:mylcd|line1[0][5]                   ; 1       ;
; lcd:mylcd|line1[9][5]                   ; 1       ;
; lcd:mylcd|line1[3][5]                   ; 1       ;
; lcd:mylcd|line1[11][5]                  ; 1       ;
; lcd:mylcd|line1[1][5]                   ; 1       ;
; lcd:mylcd|line1[6][5]                   ; 1       ;
; lcd:mylcd|line1[12][5]                  ; 1       ;
; lcd:mylcd|line1[14][5]                  ; 1       ;
; lcd:mylcd|line1[4][5]                   ; 1       ;
; lcd:mylcd|line2[9][5]                   ; 3       ;
; lcd:mylcd|line2[11][5]                  ; 3       ;
; lcd:mylcd|line2[15][5]                  ; 3       ;
; lcd:mylcd|line2[13][5]                  ; 3       ;
; lcd:mylcd|line2[0][5]                   ; 3       ;
; lcd:mylcd|line2[2][5]                   ; 3       ;
; lcd:mylcd|line2[6][5]                   ; 3       ;
; lcd:mylcd|line2[4][5]                   ; 3       ;
; lcd:mylcd|line2[8][5]                   ; 3       ;
; lcd:mylcd|line2[10][5]                  ; 3       ;
; lcd:mylcd|line2[14][5]                  ; 3       ;
; lcd:mylcd|line2[12][5]                  ; 3       ;
; lcd:mylcd|line2[1][5]                   ; 3       ;
; lcd:mylcd|line2[3][5]                   ; 3       ;
; lcd:mylcd|line2[7][5]                   ; 3       ;
; lcd:mylcd|line2[5][5]                   ; 3       ;
; ps2:myps2|ps2_clock_filtered            ; 8       ;
; ps2:myps2|prev_clock                    ; 6       ;
; vga_controller:vga_ins|ref_x[8]         ; 13      ;
; vga_controller:vga_ins|ref_x[6]         ; 13      ;
; vga_controller:vga_ins|l_flag           ; 2       ;
; vga_controller:vga_ins|r_flag           ; 2       ;
; vga_controller:vga_ins|beat[23]         ; 5       ;
; vga_controller:vga_ins|ro_flag          ; 2       ;
; Total number of inverted registers = 40 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|index_changed[5]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][2]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][0]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][3]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][2]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][2]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][7]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][3]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][2]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][7]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][4]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][4]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][7]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[1]                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |skeleton|ps2:myps2|fcount[0]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|ps2:myps2|bcount[1]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[5]                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|shape[2]                ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[3]                          ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|ref_x[7]                ;
; 25:1               ; 24 bits   ; 384 LEs       ; 0 LEs                ; 384 LEs                ; Yes        ; |skeleton|vga_controller:vga_ins|beat[29]                ;
; 36:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |skeleton|vga_controller:vga_ins|ref_y[8]                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |skeleton|vga_controller:vga_ins|ref_x[8]                ;
; 25:1               ; 8 bits    ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |skeleton|vga_controller:vga_ins|beat[7]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|change                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|ref_x                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|shape                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|ref_x                   ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux124                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux:writeback1|F[1]      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux:execute11|F[11]      ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux75                   ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux4                    ;
; 5:1                ; 770 bits  ; 2310 LEs      ; 2310 LEs             ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|board                   ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux50                   ;
; 24:1               ; 5 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux53                   ;
; 32:1               ; 24 bits   ; 504 LEs       ; 504 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux101                  ;
; 32:1               ; 24 bits   ; 504 LEs       ; 504 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux144                  ;
; 32:1               ; 24 bits   ; 504 LEs       ; 504 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux30                   ;
; 24:1               ; 6 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux186                  ;
; 24:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux182                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rotate                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[13]      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[5]       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[23]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |skeleton|lcd:mylcd|state1                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux52                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux193                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux220                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[3]       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[24]      ;
; 512:1              ; 24 bits   ; 8184 LEs      ; 480 LEs              ; 7704 LEs               ; No         ; |skeleton|processor:myprocessor|regfile:decode7|valB[11] ;
; 36:1               ; 32 bits   ; 768 LEs       ; 672 LEs              ; 96 LEs                 ; No         ; |skeleton|processor:myprocessor|regfile:decode7|valA[20] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[0]       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[28]      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|change                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:fetch1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 12    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|reg:fetch2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 12    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:fetch4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode6 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg0_2port:reg0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute01 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute04 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute06 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute07 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:execute08 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute10 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute11 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                             ;
+------------------------------------+-------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                          ;
; WIDTH_B                            ; 1                       ; Untyped                                          ;
; WIDTHAD_B                          ; 1                       ; Untyped                                          ;
; NUMWORDS_B                         ; 1                       ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                          ;
; BYTE_SIZE                          ; 8                       ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                          ;
; INIT_FILE                          ; test-give_me_n-dmem.hex ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_kde1         ; Untyped                                          ;
+------------------------------------+-------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:writeback1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; lab7_img_data.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ekc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_pcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_9jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 5            ; Untyped                ;
; LPM_WIDTHB                                     ; 5            ; Untyped                ;
; LPM_WIDTHP                                     ; 10           ; Untyped                ;
; LPM_WIDTHR                                     ; 10           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 1                                     ;
; Entity Instance                       ; vga_controller:vga_ins|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 5                                     ;
;     -- LPM_WIDTHB                     ; 5                                     ;
;     -- LPM_WIDTHP                     ; 10                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|adder_rc:execute08"                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[15..12]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:execute04" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; b[31..12] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..16] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..24] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..28] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..30] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; b[31] ; Input ; Info     ; Stuck at GND                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; b[15..0] ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[3..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; b[0] ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower"                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:decode7|decoder5to32:writeDecode"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; w[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode5" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
; b    ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|adder_rc:fetch4"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[15..12]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:fetch3" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                       ;
+-------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|reg:fetch2" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:fetch1" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_data[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_rega       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 158                         ;
; cycloneiii_ff         ; 2267                        ;
;     CLR               ; 54                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 812                         ;
;     ENA CLR           ; 1258                        ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA SCLR SLD      ; 6                           ;
;     SCLR              ; 31                          ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 42653                       ;
;     arith             ; 1064                        ;
;         1 data inputs ; 55                          ;
;         2 data inputs ; 305                         ;
;         3 data inputs ; 704                         ;
;     normal            ; 41589                       ;
;         0 data inputs ; 107                         ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 1199                        ;
;         3 data inputs ; 4028                        ;
;         4 data inputs ; 36233                       ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 392                         ;
;                       ;                             ;
; Max LUT depth         ; 123.60                      ;
; Average LUT depth     ; 30.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:04:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 06 15:15:22 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lcd.vhd
    Info (12022): Found design unit 1: lcd-a File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/lcd.vhd Line: 19
    Info (12023): Found entity 1: lcd File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/lcd.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ps2.vhd
    Info (12022): Found design unit 1: ps2-a File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/ps2.vhd Line: 17
    Info (12023): Found entity 1: ps2 File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/ps2.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/shifter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg0_2port.vhd
    Info (12022): Found design unit 1: reg0_2port-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg0_2port.vhd Line: 15
    Info (12023): Found entity 1: reg0_2port File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg0_2port.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file reg_2port.vhd
    Info (12022): Found design unit 1: reg_2port-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg_2port.vhd Line: 16
    Info (12023): Found entity 1: reg_2port File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg_2port.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file adder_rc.vhd
    Info (12022): Found design unit 1: adder_rc-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_rc.vhd Line: 17
    Info (12023): Found entity 1: adder_rc File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_rc.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file adder_cs.vhd
    Info (12022): Found design unit 1: adder_cs-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_cs.vhd Line: 17
    Info (12023): Found entity 1: adder_cs File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_cs.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file random.v
    Info (12023): Found entity 1: random File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/random.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file processor.vhd
    Info (12022): Found design unit 1: processor-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 17
    Info (12023): Found entity 1: processor File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg.vhd Line: 16
    Info (12023): Found entity 1: reg File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/regfile.vhd Line: 11
    Info (12023): Found entity 1: regfile File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/regfile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 24
    Info (12023): Found entity 1: alu File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-Behavior File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/control.vhd Line: 24
    Info (12023): Found entity 1: control File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/control.vhd Line: 7
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 15
    Info (12023): Found entity 1: mux File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-Structure File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/decoder5to32.vhd Line: 12
    Info (12023): Found entity 1: decoder5to32 File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/decoder5to32.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file convmvsign.v
    Info (12023): Found entity 1: SignalParsed File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/convMvSign.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(99): created implicit net for "DLY_RST" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(100): created implicit net for "VGA_CTRL_CLK" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(100): created implicit net for "AUD_CTRL_CLK" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 100
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "debug_data_in" at skeleton.v(44) has no driver File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
Warning (10034): Output port "debug_addr" at skeleton.v(45) has no driver File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
Warning (10034): Output port "VGA_SYNC" at skeleton.v(25) has no driver File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 25
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 60
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 69
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:fetch1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 113
Info (12128): Elaborating entity "reg" for hierarchy "processor:myprocessor|reg:fetch2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 114
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:fetch3" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "adder_rc" for hierarchy "processor:myprocessor|adder_rc:fetch4" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 116
Info (12128): Elaborating entity "control" for hierarchy "processor:myprocessor|control:decode1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 120
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:decode2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 121
Info (12128): Elaborating entity "regfile" for hierarchy "processor:myprocessor|regfile:decode7" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 126
Info (12128): Elaborating entity "decoder5to32" for hierarchy "processor:myprocessor|regfile:decode7|decoder5to32:writeDecode" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/regfile.vhd Line: 29
Info (12128): Elaborating entity "reg0_2port" for hierarchy "processor:myprocessor|regfile:decode7|reg0_2port:reg0" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/regfile.vhd Line: 32
Info (12128): Elaborating entity "reg_2port" for hierarchy "processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/regfile.vhd Line: 35
Info (12128): Elaborating entity "reg" for hierarchy "processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/reg_2port.vhd Line: 31
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:execute01" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 129
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:execute02" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 130
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(27): object "zero_flag" assigned a value but never read File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 27
Info (12128): Elaborating entity "adder_cs" for hierarchy "processor:myprocessor|alu:execute02|adder_cs:adder_inst" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 51
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/adder_cs.vhd Line: 40
Info (12128): Elaborating entity "shifter" for hierarchy "processor:myprocessor|alu:execute02|shifter:shifter_inst" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 56
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:memory1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/processor.vhd Line: 143
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test-give_me_n-dmem.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kde1.tdf
    Info (12023): Found entity 1: altsyncram_kde1 File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_kde1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kde1" for hierarchy "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:myps2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 75
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 80
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 84
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 99
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 100
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 115
Warning (10230): Verilog HDL assignment warning at vga_controller.v(140): truncated value with size 32 to match size of target (31) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 140
Warning (10230): Verilog HDL assignment warning at vga_controller.v(177): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 177
Warning (10230): Verilog HDL assignment warning at vga_controller.v(213): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 213
Warning (10230): Verilog HDL assignment warning at vga_controller.v(236): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 236
Warning (10230): Verilog HDL assignment warning at vga_controller.v(257): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 257
Warning (10230): Verilog HDL assignment warning at vga_controller.v(278): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 278
Warning (10230): Verilog HDL assignment warning at vga_controller.v(298): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 298
Warning (10230): Verilog HDL assignment warning at vga_controller.v(325): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 325
Warning (10230): Verilog HDL assignment warning at vga_controller.v(344): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 344
Warning (10230): Verilog HDL assignment warning at vga_controller.v(367): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 367
Warning (10230): Verilog HDL assignment warning at vga_controller.v(386): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 386
Warning (10230): Verilog HDL assignment warning at vga_controller.v(412): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 412
Warning (10230): Verilog HDL assignment warning at vga_controller.v(432): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 432
Warning (10230): Verilog HDL assignment warning at vga_controller.v(454): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 454
Warning (10230): Verilog HDL assignment warning at vga_controller.v(474): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 474
Warning (10230): Verilog HDL assignment warning at vga_controller.v(502): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 502
Warning (10230): Verilog HDL assignment warning at vga_controller.v(523): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 523
Warning (10230): Verilog HDL assignment warning at vga_controller.v(545): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 545
Warning (10230): Verilog HDL assignment warning at vga_controller.v(566): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 566
Warning (10230): Verilog HDL assignment warning at vga_controller.v(894): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 894
Warning (10230): Verilog HDL assignment warning at vga_controller.v(905): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 905
Warning (10230): Verilog HDL assignment warning at vga_controller.v(915): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 915
Warning (10230): Verilog HDL assignment warning at vga_controller.v(926): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 926
Warning (10230): Verilog HDL assignment warning at vga_controller.v(939): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 939
Warning (10230): Verilog HDL assignment warning at vga_controller.v(950): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 950
Warning (10230): Verilog HDL assignment warning at vga_controller.v(961): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 961
Warning (10230): Verilog HDL assignment warning at vga_controller.v(972): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 972
Warning (10230): Verilog HDL assignment warning at vga_controller.v(985): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 985
Warning (10230): Verilog HDL assignment warning at vga_controller.v(996): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 996
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1007): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1007
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1018): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1018
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1031): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1031
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1042): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1042
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1053): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1053
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1064): truncated value with size 32 to match size of target (5) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1064
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1291): truncated value with size 32 to match size of target (19) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1291
Info (12128): Elaborating entity "random" for hierarchy "vga_controller:vga_ins|random:myRand" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 95
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1300
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf
    Info (12023): Found entity 1: altsyncram_ekc1 File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_ekc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_ekc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_ekc1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1311
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/altsyncram_pjc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1336
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/video_sync_generator.v Line: 80
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[31]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[30]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[29]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[28]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[27]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[26]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[25]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[24]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[23]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[22]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[21]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[20]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[19]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[18]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[17]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[16]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[15]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[14]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[13]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[12]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[11]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[10]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[9]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[8]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[7]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[6]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[5]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[4]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[3]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[2]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[1]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[0]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[31]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[30]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[29]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[28]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[27]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[26]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[25]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[24]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[23]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[22]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[21]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[20]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[19]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[18]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[17]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[16]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[15]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[14]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[13]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[12]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[11]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[10]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[9]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[8]" into a selector File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/mux.vhd Line: 12
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ps2:myps2|fifo" is uninferred due to inappropriate RAM size File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/ps2.vhd Line: 26
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1216
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div4" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1226
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div3" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1226
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 177
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 560
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 560
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_controller:vga_ins|Mult1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 568
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 570
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1216
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod2" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1216
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pcm.tdf
    Info (12023): Found entity 1: lpm_divide_pcm File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_pcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div2" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1215
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div2" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1215
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf
    Info (12023): Found entity 1: lpm_divide_mkm File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_mkm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div4" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1226
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div4" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1226
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info (12023): Found entity 1: lpm_divide_4jm File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_4jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_c7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div3" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1226
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div3" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 1226
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9jm.tdf
    Info (12023): Found entity 1: lpm_divide_9jm File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_9jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1mh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_1mh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m7f.tdf
    Info (12023): Found entity 1: alt_u_div_m7f File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_m7f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 177
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 177
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf
    Info (12023): Found entity 1: lpm_divide_j9m File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_j9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_44f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 560
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div1" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 560
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_0jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_47f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 560
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 560
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 568
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_mult:Mult1" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 568
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/add_sub_bfh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_controller:vga_ins|lpm_mult:Mult1" File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod1" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 570
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod1" with the following parameter: File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/vga_controller.v Line: 570
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/lpm_divide_4bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_67f.tdf Line: 27
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2_clock" has no driver File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 38
    Warning (13040): bidirectional pin "ps2_data" has no driver File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 38
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:0:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:1:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:2:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:3:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:4:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:5:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:6:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "processor:myprocessor|regfile:decode7|reg0_2port:reg0|\bits:7:tb" to the node "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_kde1:auto_generated|q_a[7]" into an OR gate
Info (13000): Registers with preset signals will power-up high File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/lcd.vhd Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 44
    Warning (13410): Pin "debug_addr[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 45
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 41
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 41
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 41
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 43
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_30_result_int[1]~50" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 147
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_29_result_int[1]~48" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 137
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_28_result_int[1]~46" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 132
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_27_result_int[1]~44" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 127
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_26_result_int[1]~42" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 122
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_pcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_31_result_int[1]~62" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_6af.tdf Line: 152
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider|add_sub_13_result_int[0]~16" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_m7f.tdf Line: 52
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider|add_sub_14_result_int[0]~16" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_m7f.tdf Line: 57
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider|add_sub_15_result_int[0]~16" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_m7f.tdf Line: 62
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider|add_sub_16_result_int[0]~16" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/db/alt_u_div_m7f.tdf Line: 67
Info (144001): Generated suppressed messages file C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: d:/study/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DOWN" File: C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/skeleton.v Line: 31
Info (21057): Implemented 44378 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 43826 logic cells
    Info (21064): Implemented 392 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 213 warnings
    Info: Peak virtual memory: 5693 megabytes
    Info: Processing ended: Sun Dec 06 15:20:36 2020
    Info: Elapsed time: 00:05:14
    Info: Total CPU time (on all processors): 00:05:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/chen qiao/Desktop/finalProject/final_1202_9_stopGame/output_files/skeleton.map.smsg.


