Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jun 22 09:31:38 2024
| Host         : PETER-H-T14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file breadboard_test_timing_summary_routed.rpt -pb breadboard_test_timing_summary_routed.pb -rpx breadboard_test_timing_summary_routed.rpx -warn_on_violation
| Design       : breadboard_test
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (5)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: U_clk_div/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  163          inf        0.000                      0                  163           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 KeyOut_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.877ns  (logic 4.223ns (42.757%)  route 5.654ns (57.243%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  KeyOut_reg[0][3]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  KeyOut_reg[0][3]/Q
                         net (fo=8, routed)           3.326     3.844    U_leddriver/U_7seg0/Q[3]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.124     3.968 r  U_leddriver/U_7seg0/led0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.328     6.296    led0_OBUF[4]
    A10                  OBUF (Prop_obuf_I_O)         3.581     9.877 r  led0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.877    led0[4]
    A10                                                               r  led0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.454ns (45.142%)  route 5.413ns (54.858%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE                         0.000     0.000 r  KeyOut_reg[0][1]/C
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[0][1]/Q
                         net (fo=8, routed)           3.713     4.231    U_leddriver/U_7seg0/Q[1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.152     4.383 r  U_leddriver/U_7seg0/led0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     6.083    led0_OBUF[3]
    C11                  OBUF (Prop_obuf_I_O)         3.784     9.867 r  led0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.867    led0[3]
    C11                                                               r  led0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 4.442ns (45.827%)  route 5.251ns (54.173%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  KeyOut_reg[3][3]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[3][3]/Q
                         net (fo=7, routed)           1.399     1.917    U_leddriver/U_7seg3/led3[6][3]
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.152     2.069 r  U_leddriver/U_7seg3/led3_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.852     5.921    led3_OBUF[5]
    R5                   OBUF (Prop_obuf_I_O)         3.772     9.693 r  led3_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.693    led3[5]
    R5                                                                r  led3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.628ns  (logic 4.206ns (43.684%)  route 5.422ns (56.316%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE                         0.000     0.000 r  KeyOut_reg[0][1]/C
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[0][1]/Q
                         net (fo=8, routed)           3.713     4.231    U_leddriver/U_7seg0/Q[1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.124     4.355 r  U_leddriver/U_7seg0/led0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.709     6.064    led0_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.564     9.628 r  led0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.628    led0[2]
    A15                                                               r  led0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.614ns  (logic 4.416ns (45.935%)  route 5.198ns (54.065%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  KeyOut_reg[0][3]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[0][3]/Q
                         net (fo=8, routed)           3.326     3.844    U_leddriver/U_7seg0/Q[3]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.152     3.996 r  U_leddriver/U_7seg0/led0_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.872     5.868    led0_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         3.746     9.614 r  led0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.614    led0[5]
    F13                                                               r  led0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.609ns  (logic 4.440ns (46.203%)  route 5.169ns (53.797%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  KeyOut_reg[0][2]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[0][2]/Q
                         net (fo=8, routed)           3.295     3.813    U_leddriver/U_7seg0/Q[2]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.152     3.965 r  U_leddriver/U_7seg0/led0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.839    led0_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.770     9.609 r  led0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.609    led0[0]
    A14                                                               r  led0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.416ns  (logic 4.209ns (44.703%)  route 5.207ns (55.297%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  KeyOut_reg[0][2]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[0][2]/Q
                         net (fo=8, routed)           3.288     3.806    U_leddriver/U_7seg0/Q[2]
    SLICE_X0Y78          LUT4 (Prop_lut4_I2_O)        0.124     3.930 r  U_leddriver/U_7seg0/led0_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     5.849    led0_OBUF[6]
    A12                  OBUF (Prop_obuf_I_O)         3.567     9.416 r  led0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.416    led0[6]
    A12                                                               r  led0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 4.203ns (44.903%)  route 5.157ns (55.097%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE                         0.000     0.000 r  KeyOut_reg[0][2]/C
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[0][2]/Q
                         net (fo=8, routed)           3.295     3.813    U_leddriver/U_7seg0/Q[2]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.124     3.937 r  U_leddriver/U_7seg0/led0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.799    led0_OBUF[1]
    B14                  OBUF (Prop_obuf_I_O)         3.561     9.359 r  led0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.359    led0[1]
    B14                                                               r  led0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.164ns  (logic 4.210ns (45.937%)  route 4.954ns (54.063%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  KeyOut_reg[3][3]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  KeyOut_reg[3][3]/Q
                         net (fo=7, routed)           1.406     1.924    U_leddriver/U_7seg3/led3[6][3]
    SLICE_X40Y37         LUT4 (Prop_lut4_I0_O)        0.124     2.048 r  U_leddriver/U_7seg3/led3_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.548     5.596    led3_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568     9.164 r  led3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.164    led3[0]
    T5                                                                r  led3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KeyOut_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.213ns (46.461%)  route 4.855ns (53.539%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  KeyOut_reg[3][0]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  KeyOut_reg[3][0]/Q
                         net (fo=7, routed)           1.367     1.885    U_leddriver/U_7seg3/led3[6][0]
    SLICE_X40Y38         LUT4 (Prop_lut4_I1_O)        0.124     2.009 r  U_leddriver/U_7seg3/led3_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.488     5.497    led3_OBUF[2]
    T7                   OBUF (Prop_obuf_I_O)         3.571     9.068 r  led3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.068    led3[2]
    T7                                                                r  led3[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.811%)  route 0.119ns (48.189%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[1]/C
    SLICE_X63Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_keypad/KeyOut_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    U_keypad_n_7
    SLICE_X60Y71         FDRE                                         r  KeyOut_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X65Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.122     0.263    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y71         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/C
    SLICE_X65Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.122     0.263    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[2]
    SLICE_X64Y70         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/C
    SLICE_X65Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.131     0.272    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[3]
    SLICE_X64Y71         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[2]/C
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_keypad/KeyOut_reg[2]/Q
                         net (fo=1, routed)           0.118     0.282    U_keypad_n_6
    SLICE_X60Y73         FDRE                                         r  KeyOut_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[0]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[0]/Q
                         net (fo=1, routed)           0.059     0.207    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[0]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.098     0.305 r  U_keypad/U_Col_Counter/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    U_keypad/U_Col_Counter/FSM_onehot_state[1]_i_1_n_0
    SLICE_X64Y69         FDCE                                         r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/KeyOut_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            KeyOut_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.188%)  route 0.171ns (54.812%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDCE                         0.000     0.000 r  U_keypad/KeyOut_reg[0]/C
    SLICE_X63Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/KeyOut_reg[0]/Q
                         net (fo=1, routed)           0.171     0.312    U_keypad_n_8
    SLICE_X60Y71         FDRE                                         r  KeyOut_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.468%)  route 0.149ns (47.532%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.149     0.313    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[1]
    SLICE_X65Y71         FDCE                                         r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[1]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.495%)  route 0.191ns (57.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/C
    SLICE_X65Y71         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.191     0.332    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[3]
    SLICE_X64Y71         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_keypad/U_Col_Counter/o_out_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (47.942%)  route 0.178ns (52.058%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE                         0.000     0.000 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/C
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_keypad/U_Col_Counter/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.178     0.342    U_keypad/U_Col_Counter/FSM_onehot_state_reg_n_0_[1]
    SLICE_X64Y67         FDCE                                         r  U_keypad/U_Col_Counter/o_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------





