// Seed: 480713334
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(.id_6(1)),
    id_7,
    id_8
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply0 id_10;
  always
    if (id_8 <= 1'b0 ? 1 : 1) id_3 = 1;
    else id_7 = 1;
  assign id_1 = id_10;
  module_0 modCall_1 (
      id_3,
      id_10
  );
  assign id_10 = 1;
  assign id_2  = id_8;
  wire id_11;
endmodule
