;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMN 100, 9
	SUB @127, 103
	SUB <0, @42
	SUB <0, @42
	ADD 270, 30
	SLT -721, 11
	MOV -721, 11
	SLT -721, 11
	SPL 0, @-2
	DJN -7, @-420
	SUB @127, 103
	SLT #1, <-101
	SUB 1, <-1
	SPL 0, -202
	DJN -7, @-420
	MOV -721, 11
	SLT #1, <-101
	SLT -721, 11
	SLT @125, 400
	SUB @127, 103
	ADD 210, 60
	SUB 1, <-1
	MOV -7, <-20
	JMN 100, 9
	SUB @0, @2
	SUB @127, 103
	SPL 0, -202
	MOV 0, -202
	SUB @127, 103
	MOV #1, <-101
	SPL 0, @-2
	JMP @12, #200
	SUB 1, <-1
	SUB 12, @10
	DJN -7, @-420
	SUB #72, @201
	SUB @127, 103
	MOV -7, <-20
	SUB -721, 11
	DJN -1, @-20
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
