Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 11:28:46 2023
| Host         : JedeDChicken running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.406        0.000                      0                  105        0.199        0.000                      0                  105        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.406        0.000                      0                  105        0.199        0.000                      0                  105        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.024ns (23.463%)  route 3.340ns (76.537%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          1.039     8.618    idx[2]_i_5_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.326     8.944 r  data_out[7]_i_1/O
                         net (fo=1, routed)           0.596     9.540    data_out[7]
    SLICE_X64Y53         FDRE                                         r  uart_rx/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  uart_rx/data_out_reg[7]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.946    uart_rx/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.024ns (23.829%)  route 3.273ns (76.171%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          1.047     8.626    idx[2]_i_5_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I3_O)        0.326     8.952 r  data_out[4]_i_1/O
                         net (fo=1, routed)           0.521     9.473    data_out[4]
    SLICE_X65Y53         FDRE                                         r  uart_rx/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  uart_rx/data_out_reg[4]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.910    uart_rx/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.024ns (23.927%)  route 3.256ns (76.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          1.010     8.588    idx[2]_i_5_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I3_O)        0.326     8.914 r  data_out[6]_i_1/O
                         net (fo=1, routed)           0.541     9.455    data_out[6]
    SLICE_X62Y56         FDRE                                         r  uart_rx/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  uart_rx/data_out_reg[6]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X62Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.910    uart_rx/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.024ns (24.135%)  route 3.219ns (75.865%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.993     8.572    idx[2]_i_5_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I3_O)        0.326     8.898 r  data_out[0]_i_1/O
                         net (fo=1, routed)           0.521     9.418    data_out[0]
    SLICE_X65Y56         FDRE                                         r  uart_rx/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506    14.877    clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  uart_rx/data_out_reg[0]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.910    uart_rx/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/cyc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.024ns (26.282%)  route 2.872ns (73.718%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.651     8.230    idx[2]_i_5_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.326     8.556 r  idx[2]_i_1/O
                         net (fo=6, routed)           0.516     9.072    uart_rx/cyc
    SLICE_X60Y53         FDRE                                         r  uart_rx/cyc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  uart_rx/cyc_reg[0]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.524    14.576    uart_rx/cyc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/cyc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.024ns (26.282%)  route 2.872ns (73.718%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.651     8.230    idx[2]_i_5_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.326     8.556 r  idx[2]_i_1/O
                         net (fo=6, routed)           0.516     9.072    uart_rx/cyc
    SLICE_X60Y53         FDRE                                         r  uart_rx/cyc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  uart_rx/cyc_reg[1]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.524    14.576    uart_rx/cyc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/cyc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.024ns (26.282%)  route 2.872ns (73.718%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.651     8.230    idx[2]_i_5_n_0
    SLICE_X63Y54         LUT3 (Prop_lut3_I1_O)        0.326     8.556 r  idx[2]_i_1/O
                         net (fo=6, routed)           0.516     9.072    uart_rx/cyc
    SLICE_X61Y53         FDRE                                         r  uart_rx/cyc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505    14.876    clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  uart_rx/cyc_reg[2]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.671    uart_rx/cyc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/baud_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.024ns (26.601%)  route 2.826ns (73.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.374     7.953    idx[2]_i_5_n_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.326     8.279 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.746     9.025    uart_rx/baud_ctr__0[13]
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[1]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y52         FDRE (Setup_fdre_C_R)       -0.429    14.687    uart_rx/baud_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/baud_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.024ns (26.601%)  route 2.826ns (73.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.374     7.953    idx[2]_i_5_n_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.326     8.279 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.746     9.025    uart_rx/baud_ctr__0[13]
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[2]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y52         FDRE (Setup_fdre_C_R)       -0.429    14.687    uart_rx/baud_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 uart_rx/baud_ctr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/baud_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.024ns (26.601%)  route 2.826ns (73.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.631 f  uart_rx/baud_ctr_reg[9]/Q
                         net (fo=2, routed)           1.095     6.726    uart_rx/baud_ctr[9]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.850 f  baud_ctr[0]_i_2/O
                         net (fo=3, routed)           0.611     7.461    baud_ctr[0]_i_2_n_0
    SLICE_X61Y54         LUT3 (Prop_lut3_I1_O)        0.118     7.579 r  idx[2]_i_5/O
                         net (fo=13, routed)          0.374     7.953    idx[2]_i_5_n_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I2_O)        0.326     8.279 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.746     9.025    uart_rx/baud_ctr__0[13]
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507    14.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[3]/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y52         FDRE (Setup_fdre_C_R)       -0.429    14.687    uart_rx/baud_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_rx/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/sr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  uart_rx/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart_rx/data_out_reg[2]/Q
                         net (fo=2, routed)           0.094     1.763    probe_data_OBUF[2]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  sr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    sr[2]
    SLICE_X65Y55         FDCE                                         r  uart_tx/sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  uart_tx/sr_reg[2]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X65Y55         FDCE (Hold_fdce_C_D)         0.091     1.608    uart_tx/sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 uart_rx/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/sr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.174%)  route 0.145ns (43.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  uart_rx/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx/data_out_reg[6]/Q
                         net (fo=2, routed)           0.145     1.791    probe_data_OBUF[6]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  sr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.836    sr[6]
    SLICE_X65Y55         FDCE                                         r  uart_tx/sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  uart_tx/sr_reg[6]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X65Y55         FDCE (Hold_fdce_C_D)         0.092     1.612    uart_tx/sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_rx/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.034%)  route 0.145ns (40.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  uart_rx/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  uart_rx/state_reg/Q
                         net (fo=6, routed)           0.145     1.813    uart_rx/state_reg_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  valid_i_1/O
                         net (fo=1, routed)           0.000     1.858    valid_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  uart_rx/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  uart_rx/valid_reg/C
                         clock pessimism             -0.478     1.541    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.091     1.632    uart_rx/valid_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_rx/cyc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/cyc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  uart_rx/cyc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  uart_rx/cyc_reg[2]/Q
                         net (fo=5, routed)           0.168     1.813    uart_rx/cyc_reg_n_0_[2]
    SLICE_X61Y53         LUT3 (Prop_lut3_I0_O)        0.042     1.855 r  cyc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    cyc[2]_i_1_n_0
    SLICE_X61Y53         FDRE                                         r  uart_rx/cyc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  uart_rx/cyc_reg[2]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.105     1.608    uart_rx/cyc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_tx/baud_ctr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/baud_ctr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.547%)  route 0.168ns (47.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X63Y56         FDCE                                         r  uart_tx/baud_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  uart_tx/baud_ctr_reg[7]/Q
                         net (fo=11, routed)          0.168     1.813    uart_tx/baud_ctr_reg[7]
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  baud_ctr_en_i_1/O
                         net (fo=1, routed)           0.000     1.858    p_0_in
    SLICE_X62Y57         FDCE                                         r  uart_tx/baud_ctr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  uart_tx/baud_ctr_en_reg/C
                         clock pessimism             -0.499     1.519    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.092     1.611    uart_tx/baud_ctr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/bit_ctr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.651%)  route 0.160ns (43.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.160     1.827    uart_tx/state__0[0]
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  uart_tx/bit_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    uart_tx/bit_ctr[2]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  uart_tx/bit_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/bit_ctr_reg[2]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.121     1.624    uart_tx/bit_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/bit_ctr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.174     1.841    uart_tx/state__0[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.043     1.884 r  uart_tx/bit_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    uart_tx/bit_ctr[1]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  uart_tx/bit_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/bit_ctr_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.131     1.634    uart_tx/bit_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/bit_ctr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.174     1.841    uart_tx/state__0[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.886 r  uart_tx/bit_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    uart_tx/bit_ctr[0]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  uart_tx/bit_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/bit_ctr_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.121     1.624    uart_tx/bit_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uart_tx/baud_ctr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.184ns (43.984%)  route 0.234ns (56.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X62Y57         FDCE                                         r  uart_tx/baud_ctr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_tx/baud_ctr_en_reg/Q
                         net (fo=7, routed)           0.234     1.879    uart_tx/baud_ctr_en
    SLICE_X64Y57         LUT4 (Prop_lut4_I0_O)        0.043     1.922 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y57         FDCE                                         r  uart_tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.019    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X64Y57         FDCE (Hold_fdce_C_D)         0.131     1.650    uart_tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uart_rx/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/baud_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.256%)  route 0.169ns (44.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  uart_rx/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     1.667 f  uart_rx/state_reg/Q
                         net (fo=6, routed)           0.169     1.837    uart_rx/state_reg_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  uart_rx/baud_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    uart_rx/baud_ctr[0]_i_1_n_0
    SLICE_X61Y54         FDRE                                         r  uart_rx/baud_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  uart_rx/baud_ctr_reg[0]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X61Y54         FDRE (Hold_fdre_C_D)         0.092     1.608    uart_rx/baud_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54    uart_rx/baud_ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    uart_rx/baud_ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    uart_rx/baud_ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y54    uart_rx/baud_ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y55    uart_rx/baud_ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52    uart_rx/baud_ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52    uart_rx/baud_ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52    uart_rx/baud_ctr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52    uart_rx/baud_ctr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54    uart_rx/baud_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54    uart_rx/baud_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    uart_rx/baud_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    uart_rx/baud_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54    uart_rx/baud_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54    uart_rx/baud_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y54    uart_rx/baud_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    uart_rx/baud_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55    uart_rx/baud_ctr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.402ns  (logic 4.399ns (42.294%)  route 6.002ns (57.706%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.623     5.174    clk_IBUF_BUFG
    SLICE_X64Y57         FDCE                                         r  uart_tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDCE (Prop_fdce_C_Q)         0.518     5.692 r  uart_tx/FSM_sequential_state_reg[0]/Q
                         net (fo=8, routed)           0.890     6.582    uart_tx/state__0[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I2_O)        0.152     6.734 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.112    11.847    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.729    15.576 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.576    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.089ns  (logic 4.057ns (44.639%)  route 5.032ns (55.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  uart_rx/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  uart_rx/data_out_reg[7]/Q
                         net (fo=2, routed)           5.032    10.725    probe_data_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.539    14.265 r  probe_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.265    probe_data[7]
    T10                                                               r  probe_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.036ns  (logic 4.002ns (44.288%)  route 5.034ns (55.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  uart_rx/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.456     5.631 r  uart_rx/data_out_reg[6]/Q
                         net (fo=2, routed)           5.034    10.666    probe_data_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.212 r  probe_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.212    probe_data[6]
    T9                                                                r  probe_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.044ns (68.800%)  route 1.834ns (31.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  uart_rx/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  uart_rx/data_out_reg[3]/Q
                         net (fo=2, routed)           1.834     7.527    probe_data_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         3.526    11.053 r  probe_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.053    probe_data[3]
    K1                                                                r  probe_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 3.995ns (68.077%)  route 1.873ns (31.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  uart_rx/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.456     5.631 r  uart_rx/data_out_reg[0]/Q
                         net (fo=2, routed)           1.873     7.505    probe_data_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.539    11.043 r  probe_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.043    probe_data[0]
    G6                                                                r  probe_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.981ns (68.122%)  route 1.863ns (31.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  uart_rx/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.456     5.631 r  uart_rx/data_out_reg[4]/Q
                         net (fo=2, routed)           1.863     7.495    probe_data_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.020 r  probe_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.020    probe_data[4]
    H5                                                                r  probe_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.750ns  (logic 4.025ns (70.010%)  route 1.724ns (29.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  uart_rx/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  uart_rx/data_out_reg[5]/Q
                         net (fo=2, routed)           1.724     7.418    probe_data_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         3.507    10.925 r  probe_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.925    probe_data[5]
    J5                                                                r  probe_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 4.038ns (70.569%)  route 1.684ns (29.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.175    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  uart_rx/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.518     5.693 r  uart_rx/data_out_reg[2]/Q
                         net (fo=2, routed)           1.684     7.378    probe_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.520    10.898 r  probe_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.898    probe_data[2]
    J3                                                                r  probe_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.997ns (70.344%)  route 1.685ns (29.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.623     5.174    clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  uart_rx/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.456     5.630 r  uart_rx/data_out_reg[1]/Q
                         net (fo=2, routed)           1.685     7.316    probe_data_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         3.541    10.857 r  probe_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.857    probe_data[1]
    G3                                                                r  probe_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.383ns (80.259%)  route 0.340ns (19.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  uart_rx/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  uart_rx/data_out_reg[1]/Q
                         net (fo=2, routed)           0.340     1.985    probe_data_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         1.242     3.227 r  probe_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.227    probe_data[1]
    G3                                                                r  probe_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.385ns (80.331%)  route 0.339ns (19.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  uart_rx/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart_rx/data_out_reg[2]/Q
                         net (fo=2, routed)           0.339     2.008    probe_data_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.221     3.229 r  probe_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.229    probe_data[2]
    J3                                                                r  probe_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.372ns (78.931%)  route 0.366ns (21.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  uart_rx/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart_rx/data_out_reg[5]/Q
                         net (fo=2, routed)           0.366     2.035    probe_data_OBUF[5]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.243 r  probe_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.243    probe_data[5]
    J5                                                                r  probe_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.391ns (78.462%)  route 0.382ns (21.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  uart_rx/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart_rx/data_out_reg[3]/Q
                         net (fo=2, routed)           0.382     2.050    probe_data_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         1.227     3.277 r  probe_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.277    probe_data[3]
    K1                                                                r  probe_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.367ns (76.368%)  route 0.423ns (23.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  uart_rx/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx/data_out_reg[4]/Q
                         net (fo=2, routed)           0.423     2.069    probe_data_OBUF[4]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.295 r  probe_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.295    probe_data[4]
    H5                                                                r  probe_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.380ns (76.368%)  route 0.427ns (23.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  uart_rx/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx/data_out_reg[0]/Q
                         net (fo=2, routed)           0.427     2.073    probe_data_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.239     3.312 r  probe_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.312    probe_data[0]
    G6                                                                r  probe_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.409ns  (logic 1.388ns (40.707%)  route 2.021ns (59.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  uart_rx/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  uart_rx/data_out_reg[6]/Q
                         net (fo=2, routed)           2.021     3.667    probe_data_OBUF[6]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.914 r  probe_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.914    probe_data[6]
    T9                                                                r  probe_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            probe_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.413ns  (logic 1.404ns (41.141%)  route 2.009ns (58.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.591     1.504    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  uart_rx/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  uart_rx/data_out_reg[7]/Q
                         net (fo=2, routed)           2.009     3.677    probe_data_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.240     4.918 r  probe_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.918    probe_data[7]
    T10                                                               r  probe_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/sr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.583ns  (logic 1.473ns (41.121%)  route 2.110ns (58.879%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.590     1.503    clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  uart_tx/sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  uart_tx/sr_reg[0]/Q
                         net (fo=1, routed)           0.158     1.803    uart_tx/sr_reg_n_0_[0]
    SLICE_X65Y57         LUT3 (Prop_lut3_I1_O)        0.043     1.846 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.951     3.797    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.289     5.086 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.086    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.088ns  (logic 1.787ns (22.090%)  route 6.302ns (77.910%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.746     7.964    baud_ctr[13]_i_2_n_0
    SLICE_X61Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.088 r  uart_rx/baud_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.088    uart_rx/baud_ctr[0]_i_1_n_0
    SLICE_X61Y54         FDRE                                         r  uart_rx/baud_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.505     4.876    clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  uart_rx/baud_ctr_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.804ns  (logic 1.663ns (21.306%)  route 6.141ns (78.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.585     7.804    baud_ctr[13]_i_2_n_0
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.877    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[10]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.804ns  (logic 1.663ns (21.306%)  route 6.141ns (78.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.585     7.804    baud_ctr[13]_i_2_n_0
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.877    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[11]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.804ns  (logic 1.663ns (21.306%)  route 6.141ns (78.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.585     7.804    baud_ctr[13]_i_2_n_0
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.877    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[12]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.804ns  (logic 1.663ns (21.306%)  route 6.141ns (78.694%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.585     7.804    baud_ctr[13]_i_2_n_0
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.877    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.663ns (21.501%)  route 6.071ns (78.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.515     7.733    baud_ctr[13]_i_2_n_0
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.663ns (21.501%)  route 6.071ns (78.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.515     7.733    baud_ctr[13]_i_2_n_0
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.663ns (21.501%)  route 6.071ns (78.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.515     7.733    baud_ctr[13]_i_2_n_0
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.733ns  (logic 1.663ns (21.501%)  route 6.071ns (78.499%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.515     7.733    baud_ctr[13]_i_2_n_0
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.507     4.878    clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  uart_rx/baud_ctr_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 1.663ns (21.897%)  route 5.931ns (78.103%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    A9                   IBUF (Prop_ibuf_I_O)         1.539     1.539 f  rx_IBUF_inst/O
                         net (fo=11, routed)          5.556     7.095    rx_IBUF
    SLICE_X60Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  baud_ctr[13]_i_2/O
                         net (fo=14, routed)          0.375     7.593    baud_ctr[13]_i_2_n_0
    SLICE_X62Y53         FDRE                                         r  uart_rx/baud_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.506     4.877    clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  uart_rx/baud_ctr_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.326ns (34.473%)  route 0.620ns (65.527%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.620     0.901    nrst_IBUF
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.946 r  uart_rx/baud_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    uart_rx/baud_ctr[0]_i_1_n_0
    SLICE_X61Y54         FDRE                                         r  uart_rx/baud_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  uart_rx/baud_ctr_reg[0]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.326ns (30.778%)  route 0.733ns (69.222%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.733     1.014    nrst_IBUF
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.059 r  state_i_1/O
                         net (fo=1, routed)           0.000     1.059    state_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  uart_rx/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  uart_rx/state_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.326ns (30.634%)  route 0.738ns (69.366%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.738     1.019    nrst_IBUF
    SLICE_X60Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.064 r  start_i_1/O
                         net (fo=1, routed)           0.000     1.064    start_i_1_n_0
    SLICE_X60Y54         FDRE                                         r  uart_rx/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  uart_rx/start_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.326ns (28.908%)  route 0.802ns (71.092%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.666     0.947    nrst_IBUF
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.135     1.128    uart_rx/baud_ctr__0[13]
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[10]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.326ns (28.908%)  route 0.802ns (71.092%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.666     0.947    nrst_IBUF
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.135     1.128    uart_rx/baud_ctr__0[13]
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[11]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.326ns (28.908%)  route 0.802ns (71.092%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.666     0.947    nrst_IBUF
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.135     1.128    uart_rx/baud_ctr__0[13]
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[12]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.326ns (28.908%)  route 0.802ns (71.092%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.666     0.947    nrst_IBUF
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.135     1.128    uart_rx/baud_ctr__0[13]
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  uart_rx/baud_ctr_reg[9]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.326ns (28.818%)  route 0.805ns (71.182%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.805     1.086    nrst_IBUF
    SLICE_X63Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.131 r  valid_i_1/O
                         net (fo=1, routed)           0.000     1.131    valid_i_1_n_0
    SLICE_X63Y54         FDRE                                         r  uart_rx/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  uart_rx/valid_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.326ns (27.567%)  route 0.857ns (72.433%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.666     0.947    nrst_IBUF
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.190     1.183    uart_rx/baud_ctr__0[13]
    SLICE_X62Y55         FDRE                                         r  uart_rx/baud_ctr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  uart_rx/baud_ctr_reg[13]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            uart_rx/baud_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.326ns (26.510%)  route 0.904ns (73.490%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  nrst_IBUF_inst/O
                         net (fo=7, routed)           0.666     0.947    nrst_IBUF
    SLICE_X63Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.992 r  baud_ctr[13]_i_1/O
                         net (fo=13, routed)          0.238     1.230    uart_rx/baud_ctr__0[13]
    SLICE_X62Y53         FDRE                                         r  uart_rx/baud_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  uart_rx/baud_ctr_reg[5]/C





