// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module busqueda_cam (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tree_V_address0,
        tree_V_ce0,
        tree_V_q0,
        tree_V_address1,
        tree_V_ce1,
        tree_V_q1,
        nodo_V,
        relationship_V,
        fatherSearch,
        result_V_V_din,
        result_V_V_full_n,
        result_V_V_write
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_pp0_stage0 = 10'd2;
parameter    ap_ST_fsm_pp0_stage1 = 10'd4;
parameter    ap_ST_fsm_pp0_stage2 = 10'd8;
parameter    ap_ST_fsm_state6 = 10'd16;
parameter    ap_ST_fsm_state7 = 10'd32;
parameter    ap_ST_fsm_state8 = 10'd64;
parameter    ap_ST_fsm_state9 = 10'd128;
parameter    ap_ST_fsm_state10 = 10'd256;
parameter    ap_ST_fsm_state11 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] tree_V_address0;
output   tree_V_ce0;
input  [23:0] tree_V_q0;
output  [9:0] tree_V_address1;
output   tree_V_ce1;
input  [23:0] tree_V_q1;
input  [10:0] nodo_V;
input  [1:0] relationship_V;
input   fatherSearch;
output  [10:0] result_V_V_din;
input   result_V_V_full_n;
output   result_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] tree_V_address0;
reg tree_V_ce0;
reg[9:0] tree_V_address1;
reg tree_V_ce1;
reg[10:0] result_V_V_din;
reg result_V_V_write;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    result_V_V_blk_n;
wire   [0:0] and_ln25_fu_247_p2;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_2_reg_510;
reg   [0:0] or_ln36_reg_534;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage2;
reg   [0:0] tmp_3_reg_459;
reg   [0:0] or_ln52_reg_478;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln56_reg_492;
wire    ap_CS_fsm_state11;
reg   [0:0] and_ln25_reg_447;
reg   [0:0] flag_0_reg_159;
reg   [10:0] i1_0_reg_171;
reg   [0:0] flag_4_reg_195;
wire   [0:0] fatherSearch_read_read_fu_92_p2;
reg    ap_block_state1;
wire   [0:0] icmp_ln36_1_fu_253_p2;
reg   [0:0] icmp_ln36_1_reg_451;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op64_write_state5;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln879_fu_307_p2;
reg   [0:0] icmp_ln879_reg_473;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] or_ln52_fu_318_p2;
wire   [10:0] grp_fu_221_p4;
reg   [10:0] tmp_V_1_reg_482;
wire   [0:0] icmp_ln879_1_fu_323_p2;
reg   [0:0] icmp_ln879_1_reg_487;
wire   [0:0] or_ln56_fu_334_p2;
wire   [10:0] grp_fu_231_p4;
reg   [10:0] tmp_V_3_reg_496;
wire   [0:0] or_ln60_1_fu_350_p2;
reg   [0:0] or_ln60_1_reg_501;
reg    ap_predicate_op53_write_state4;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [10:0] i_1_fu_355_p2;
reg   [10:0] i_1_reg_505;
wire    ap_CS_fsm_state7;
reg   [23:0] valor_V_reg_524;
wire    ap_CS_fsm_state8;
reg   [23:0] valor2_V_reg_529;
wire   [0:0] or_ln36_fu_394_p2;
wire   [10:0] i_fu_409_p2;
wire   [0:0] or_ln40_fu_404_p2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_predicate_tran5to6_state4;
reg    ap_block_pp0_stage0_subdone;
reg   [10:0] ap_phi_mux_i1_0_phi_fu_175_p4;
reg   [0:0] ap_phi_reg_pp0_iter0_flag_2_reg_183;
reg   [0:0] ap_phi_mux_flag_4_phi_fu_200_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_flag_4_reg_195;
reg   [10:0] i_0_reg_209;
wire   [63:0] zext_ln48_fu_271_p1;
wire   [63:0] zext_ln49_fu_282_p1;
wire   [63:0] zext_ln32_fu_373_p1;
wire   [63:0] zext_ln33_fu_384_p1;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_predicate_op96_write_state9;
reg    ap_predicate_op99_write_state9;
reg    ap_block_state9;
reg    ap_block_state11;
wire    ap_block_pp0_stage1;
wire   [0:0] icmp_ln25_fu_241_p2;
wire   [0:0] and_ln25_fu_247_p1;
wire   [9:0] trunc_ln46_fu_267_p1;
wire   [9:0] or_ln49_fu_276_p2;
wire   [10:0] compare_node_min_V_1_fu_287_p4;
wire   [0:0] xor_ln52_fu_312_p2;
wire   [10:0] compare_node_max_V_1_fu_297_p4;
wire   [0:0] xor_ln56_fu_328_p2;
wire   [0:0] xor_ln60_fu_339_p2;
wire   [0:0] or_ln60_fu_345_p2;
wire   [9:0] trunc_ln30_fu_369_p1;
wire   [9:0] or_ln33_fu_378_p2;
wire   [0:0] icmp_ln36_fu_389_p2;
wire   [0:0] icmp_ln40_fu_399_p2;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_428;
reg    ap_condition_198;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_tran5to6_state4 == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd0) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd0) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_428)) begin
        if ((or_ln52_fu_318_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_flag_2_reg_183 <= flag_0_reg_159;
        end else if ((or_ln52_fu_318_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_flag_2_reg_183 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd0) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        flag_0_reg_159 <= 1'd0;
    end else if (((tmp_3_reg_459 == 1'd0) & (or_ln60_1_reg_501 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        flag_0_reg_159 <= flag_4_reg_195;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_198)) begin
        if (((tmp_3_reg_459 == 1'd0) & (or_ln56_reg_492 == 1'd1))) begin
            flag_4_reg_195 <= ap_phi_reg_pp0_iter0_flag_2_reg_183;
        end else if ((1'b1 == 1'b1)) begin
            flag_4_reg_195 <= ap_phi_reg_pp0_iter0_flag_4_reg_195;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd0) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_0_reg_171 <= 11'd0;
    end else if (((tmp_3_reg_459 == 1'd0) & (or_ln60_1_reg_501 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i1_0_reg_171 <= i_1_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd1) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_209 <= 11'd0;
    end else if (((tmp_2_reg_510 == 1'd0) & (or_ln40_fu_404_p2 == 1'd1) & (or_ln36_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_0_reg_209 <= i_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln25_reg_447 <= and_ln25_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_459 == 1'd0) & (or_ln60_1_fu_350_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        i_1_reg_505 <= i_1_fu_355_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln36_1_reg_451 <= icmp_ln36_1_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_459 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln879_1_reg_487 <= icmp_ln879_1_fu_323_p2;
        icmp_ln879_reg_473 <= icmp_ln879_fu_307_p2;
        or_ln52_reg_478 <= or_ln52_fu_318_p2;
        or_ln56_reg_492 <= or_ln56_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_510 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        or_ln36_reg_534 <= or_ln36_fu_394_p2;
        valor2_V_reg_529 <= tree_V_q1;
        valor_V_reg_524 <= tree_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_459 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        or_ln60_1_reg_501 <= or_ln60_1_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_2_reg_510 <= i_0_reg_209[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_reg_459 <= ap_phi_mux_i1_0_phi_fu_175_p4[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_459 == 1'd0) & (or_ln52_fu_318_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_V_1_reg_482 <= {{tree_V_q0[12:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_3_reg_459 == 1'd0) & (or_ln56_fu_334_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_V_3_reg_496 <= {{tree_V_q1[12:2]}};
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | (~((1'd0 == and_ln25_reg_447) & (result_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (tmp_3_reg_459 == 1'd0) & (or_ln56_reg_492 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_mux_flag_4_phi_fu_200_p4 = ap_phi_reg_pp0_iter0_flag_2_reg_183;
    end else begin
        ap_phi_mux_flag_4_phi_fu_200_p4 = 1'd1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_459 == 1'd0) & (or_ln60_1_reg_501 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i1_0_phi_fu_175_p4 = i_1_reg_505;
    end else begin
        ap_phi_mux_i1_0_phi_fu_175_p4 = i1_0_reg_171;
    end
end

always @ (*) begin
    if ((~((1'd0 == and_ln25_reg_447) & (result_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_459 == 1'd0) & (or_ln56_reg_492 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln52_reg_478 == 1'd0) & (tmp_3_reg_459 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((tmp_2_reg_510 == 1'd0) & (or_ln36_reg_534 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((or_ln36_reg_534 == 1'd0) & (tmp_2_reg_510 == 1'd0) & (1'b1 == ap_CS_fsm_state9)) | ((1'd1 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'd0 == and_ln25_reg_447) & (1'b1 == ap_CS_fsm_state11)))) begin
        result_V_V_blk_n = result_V_V_full_n;
    end else begin
        result_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((result_V_V_full_n == 1'b0) & (ap_predicate_op99_write_state9 == 1'b1)) | ((result_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state9 == 1'b1))) & (1'b1 == ap_CS_fsm_state9) & (ap_predicate_op99_write_state9 == 1'b1))) begin
        result_V_V_din = {{valor_V_reg_524[23:13]}};
    end else if ((~(((result_V_V_full_n == 1'b0) & (ap_predicate_op99_write_state9 == 1'b1)) | ((result_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state9 == 1'b1))) & (1'b1 == ap_CS_fsm_state9) & (ap_predicate_op96_write_state9 == 1'b1))) begin
        result_V_V_din = {{valor2_V_reg_529[23:13]}};
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op64_write_state5 == 1'b1))) begin
        result_V_V_din = tmp_V_3_reg_496;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op53_write_state4 == 1'b1))) begin
        result_V_V_din = tmp_V_1_reg_482;
    end else if (((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (1'd1 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1)) | (~((1'd0 == and_ln25_reg_447) & (result_V_V_full_n == 1'b0)) & (1'd0 == and_ln25_reg_447) & (1'b1 == ap_CS_fsm_state11)))) begin
        result_V_V_din = 11'd0;
    end else begin
        result_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op64_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op53_write_state4 == 1'b1)) | (~(((result_V_V_full_n == 1'b0) & (ap_predicate_op99_write_state9 == 1'b1)) | ((result_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state9 == 1'b1))) & (1'b1 == ap_CS_fsm_state9) & (ap_predicate_op99_write_state9 == 1'b1)) | (~(((result_V_V_full_n == 1'b0) & (ap_predicate_op99_write_state9 == 1'b1)) | ((result_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state9 == 1'b1))) & (1'b1 == ap_CS_fsm_state9) & (ap_predicate_op96_write_state9 == 1'b1)) | (~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (1'd1 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1)) | (~((1'd0 == and_ln25_reg_447) & (result_V_V_full_n == 1'b0)) & (1'd0 == and_ln25_reg_447) & (1'b1 == ap_CS_fsm_state11)))) begin
        result_V_V_write = 1'b1;
    end else begin
        result_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tree_V_address0 = zext_ln32_fu_373_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tree_V_address0 = zext_ln48_fu_271_p1;
    end else begin
        tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tree_V_address1 = zext_ln33_fu_384_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tree_V_address1 = zext_ln49_fu_282_p1;
    end else begin
        tree_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tree_V_ce0 = 1'b1;
    end else begin
        tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tree_V_ce1 = 1'b1;
    end else begin
        tree_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (1'd1 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd1) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0))) & (fatherSearch_read_read_fu_92_p2 == 1'd0) & (1'd0 == and_ln25_fu_247_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_2_reg_510 == 1'd0) & (or_ln40_fu_404_p2 == 1'd1) & (or_ln36_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((tmp_2_reg_510 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~(((result_V_V_full_n == 1'b0) & (ap_predicate_op99_write_state9 == 1'b1)) | ((result_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state9 == 1'b1))) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            if ((~((1'd0 == and_ln25_reg_447) & (result_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln25_fu_247_p1 = fatherSearch;

assign and_ln25_fu_247_p2 = (icmp_ln25_fu_241_p2 & and_ln25_fu_247_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op64_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op64_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op64_write_state5 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op53_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op53_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((result_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op53_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | ((1'd1 == and_ln25_fu_247_p2) & (result_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11 = ((1'd0 == and_ln25_reg_447) & (result_V_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = ((result_V_V_full_n == 1'b0) & (ap_predicate_op53_write_state4 == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((result_V_V_full_n == 1'b0) & (ap_predicate_op64_write_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state9 = (((result_V_V_full_n == 1'b0) & (ap_predicate_op99_write_state9 == 1'b1)) | ((result_V_V_full_n == 1'b0) & (ap_predicate_op96_write_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_198 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_428 = ((tmp_3_reg_459 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_flag_4_reg_195 = 1'd1;

always @ (*) begin
    ap_predicate_op53_write_state4 = ((or_ln52_reg_478 == 1'd0) & (tmp_3_reg_459 == 1'd0));
end

always @ (*) begin
    ap_predicate_op64_write_state5 = ((tmp_3_reg_459 == 1'd0) & (or_ln56_reg_492 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_write_state9 = ((tmp_2_reg_510 == 1'd0) & (or_ln36_reg_534 == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_write_state9 = ((or_ln36_reg_534 == 1'd0) & (tmp_2_reg_510 == 1'd0));
end

always @ (*) begin
    ap_predicate_tran5to6_state4 = ((or_ln60_1_fu_350_p2 == 1'd0) | (tmp_3_reg_459 == 1'd1));
end

assign compare_node_max_V_1_fu_297_p4 = {{tree_V_q1[23:13]}};

assign compare_node_min_V_1_fu_287_p4 = {{tree_V_q0[23:13]}};

assign fatherSearch_read_read_fu_92_p2 = fatherSearch;

assign grp_fu_221_p4 = {{tree_V_q0[12:2]}};

assign grp_fu_231_p4 = {{tree_V_q1[12:2]}};

assign i_1_fu_355_p2 = (i1_0_reg_171 + 11'd2);

assign i_fu_409_p2 = (i_0_reg_209 + 11'd2);

assign icmp_ln25_fu_241_p2 = ((nodo_V == 11'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_1_fu_253_p2 = ((relationship_V != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_389_p2 = ((grp_fu_221_p4 != nodo_V) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_399_p2 = ((grp_fu_231_p4 != nodo_V) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_323_p2 = ((compare_node_max_V_1_fu_297_p4 == nodo_V) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_307_p2 = ((compare_node_min_V_1_fu_287_p4 == nodo_V) ? 1'b1 : 1'b0);

assign or_ln33_fu_378_p2 = (trunc_ln30_fu_369_p1 | 10'd1);

assign or_ln36_fu_394_p2 = (icmp_ln36_fu_389_p2 | icmp_ln36_1_reg_451);

assign or_ln40_fu_404_p2 = (icmp_ln40_fu_399_p2 | icmp_ln36_1_reg_451);

assign or_ln49_fu_276_p2 = (trunc_ln46_fu_267_p1 | 10'd1);

assign or_ln52_fu_318_p2 = (xor_ln52_fu_312_p2 | icmp_ln36_1_reg_451);

assign or_ln56_fu_334_p2 = (xor_ln56_fu_328_p2 | icmp_ln36_1_reg_451);

assign or_ln60_1_fu_350_p2 = (or_ln60_fu_345_p2 | icmp_ln879_1_reg_487);

assign or_ln60_fu_345_p2 = (xor_ln60_fu_339_p2 | icmp_ln879_reg_473);

assign trunc_ln30_fu_369_p1 = i_0_reg_209[9:0];

assign trunc_ln46_fu_267_p1 = ap_phi_mux_i1_0_phi_fu_175_p4[9:0];

assign xor_ln52_fu_312_p2 = (icmp_ln879_fu_307_p2 ^ 1'd1);

assign xor_ln56_fu_328_p2 = (icmp_ln879_1_fu_323_p2 ^ 1'd1);

assign xor_ln60_fu_339_p2 = (ap_phi_mux_flag_4_phi_fu_200_p4 ^ 1'd1);

assign zext_ln32_fu_373_p1 = i_0_reg_209;

assign zext_ln33_fu_384_p1 = or_ln33_fu_378_p2;

assign zext_ln48_fu_271_p1 = ap_phi_mux_i1_0_phi_fu_175_p4;

assign zext_ln49_fu_282_p1 = or_ln49_fu_276_p2;

endmodule //busqueda_cam
