

================================================================
== Vitis HLS Report for 'cnn_lenet'
================================================================
* Date:           Thu Feb  6 10:25:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution10 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  15.973 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45818|    45818|  0.916 ms|  0.916 ms|  45819|  45819|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                                                    |                                                                          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |    26455|    26455|  0.529 ms|  0.529 ms|  26455|  26455|       no|
        |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102                |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |    19360|    19360|  0.387 ms|  0.387 ms|  19360|  19360|       no|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      103|  193|   53616|  37908|    -|
|Memory           |      126|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    963|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      229|  193|   53622|  38871|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       81|   87|      50|     73|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |CTRL_bus_s_axi_U                                                                    |CTRL_bus_s_axi                                                            |        0|    0|     36|     40|    0|
    |Layer_Neurons_s_axi_U                                                               |Layer_Neurons_s_axi                                                       |        6|    0|    190|    180|    0|
    |grp_SIGMOID_fu_119                                                                  |SIGMOID                                                                   |        0|   11|    810|   2129|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78  |cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop  |        1|    3|   2438|   2559|    0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102                |cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop                 |       96|  174|  49787|  32277|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U365                                                 |fadd_32ns_32ns_32_4_full_dsp_1                                            |        0|    2|    227|    403|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U366                                                  |fmul_32ns_32ns_32_2_max_dsp_1                                             |        0|    3|    128|    320|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                               |                                                                          |      103|  193|  53616|  37908|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Layer2_Neurons_CPU_U    |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_1_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_2_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_3_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_4_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_5_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    |Layer2_Neurons_CPU_6_U  |Layer2_Neurons_CPU_RAM_1WNR_AUTO_1R1W  |       18|  0|   0|    0|   145|   32|     1|         4640|
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                       |      126|  0|   0|    0|  1015|  224|     7|        32480|
    +------------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |Layer2_Neurons_CPU_1_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_1_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_1_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_1_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_2_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_2_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_2_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_3_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_3_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_3_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_4_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_4_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_4_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_5_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_5_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_5_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_address0  |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_6_ce0       |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_6_ce1       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce2       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce3       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce4       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce5       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce6       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce7       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce8       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_ce9       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_6_we0       |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_address0    |  14|          3|    8|         24|
    |Layer2_Neurons_CPU_ce0         |  14|          3|    1|          3|
    |Layer2_Neurons_CPU_ce1         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce2         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce3         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce4         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce5         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce6         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce7         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce8         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_ce9         |   9|          2|    1|          2|
    |Layer2_Neurons_CPU_we0         |   9|          2|    1|          2|
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |grp_SIGMOID_fu_119_ap_start    |  14|          3|    1|          3|
    |grp_SIGMOID_fu_119_x           |  14|          3|   32|         96|
    |grp_fu_124_ce                  |  14|          3|    1|          3|
    |grp_fu_124_p0                  |  14|          3|   32|         96|
    |grp_fu_124_p1                  |  14|          3|   32|         96|
    |grp_fu_128_ce                  |  14|          3|    1|          3|
    |grp_fu_128_p0                  |  14|          3|   32|         96|
    |grp_fu_128_p1                  |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 963|        211|  297|        823|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  4|   0|    4|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_78_ap_start_reg  |  1|   0|    1|          0|
    |grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_102_ap_start_reg                |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_bus_AWVALID       |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWREADY       |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_AWADDR        |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WVALID        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WREADY        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WDATA         |   in|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_WSTRB         |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARVALID       |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARREADY       |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_ARADDR        |   in|    4|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RVALID        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RREADY        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RDATA         |  out|   32|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_RRESP         |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BVALID        |  out|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BREADY        |   in|    1|       s_axi|       CTRL_bus|   return void|
|s_axi_CTRL_bus_BRESP         |  out|    2|       s_axi|       CTRL_bus|   return void|
|s_axi_Layer_Neurons_AWVALID  |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_AWREADY  |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_AWADDR   |   in|   14|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WVALID   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WREADY   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WDATA    |   in|   32|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_WSTRB    |   in|    4|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARVALID  |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARREADY  |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_ARADDR   |   in|   14|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RVALID   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RREADY   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RDATA    |  out|   32|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_RRESP    |  out|    2|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BVALID   |  out|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BREADY   |   in|    1|       s_axi|  Layer_Neurons|         array|
|s_axi_Layer_Neurons_BRESP    |  out|    2|       s_axi|  Layer_Neurons|         array|
|ap_clk                       |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|ap_rst_n                     |   in|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
|interrupt                    |  out|    1|  ap_ctrl_hs|      cnn_lenet|  return value|
+-----------------------------+-----+-----+------------+---------------+--------------+

