-- Arithmetic Logic Unit
-- Autor: Pedro Pepeu
-- Data: 23/10/2024

-- Library and packages
library ieee;
use ieee.std_logic_1164.all;

-- Entity
entity alu is
	port
	(
		Ai, Bi	:	in	unsigned(7 downto 0);
		S1, S0	:	in	bit;
		M	:	in	bit;
		Fi	:	out	unsigned(7 downto 0);
	);
end entity alu;

-- Architecture
architecture main of au is
	S	:	bit_vector(1 downto 0);
	G, H	:	unsigned(7 downto 0);
begin
	
	S	<=	S1 & S0;

	AU: entity work.au(main)
		port map
		(
			Ai	=>	Ai,
			Bi	=>	Bi,
			S	=>	S,
			G	=>	G
		);

	LU: entity work.lu(main)
		port map
		(
			Ai	=>	Ai,
			Bi	=>	Bi,
			S	=>	S,
			H	=>	H
		);

	Fi	<=	G 	when	M = '0'	else	H;

end architecture main;

-- Configuration
