
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -275.71

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3545.38    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.73    1.41    1.85 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.85   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.34    2.34   library removal time
                                  2.34   data required time
-----------------------------------------------------------------------------
                                  2.34   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.49   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.65    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.10    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3545.38    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.73    1.41    1.85 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.85   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.36    1.84   library recovery time
                                  1.84   data required time
-----------------------------------------------------------------------------
                                  1.84   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/CK (DFF_X1)
     1    7.24    0.01    0.09    0.09 v if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[3] (net)
                  0.01    0.00    0.09 v _16812_/A (BUF_X1)
     5   10.05    0.01    0.04    0.13 v _16812_/Z (BUF_X1)
                                         _10990_ (net)
                  0.01    0.00    0.13 v _16813_/A (INV_X1)
     4    6.55    0.02    0.03    0.16 ^ _16813_/ZN (INV_X1)
                                         _10991_ (net)
                  0.02    0.00    0.16 ^ _16814_/A (BUF_X1)
    10   49.85    0.11    0.14    0.29 ^ _16814_/Z (BUF_X1)
                                         _10992_ (net)
                  0.11    0.01    0.30 ^ _16815_/A (BUF_X1)
    10   40.91    0.09    0.12    0.42 ^ _16815_/Z (BUF_X1)
                                         _10993_ (net)
                  0.09    0.01    0.43 ^ _16816_/A (BUF_X1)
    10   38.49    0.09    0.12    0.55 ^ _16816_/Z (BUF_X1)
                                         _10994_ (net)
                  0.09    0.01    0.56 ^ _16817_/A (CLKBUF_X2)
    10   38.96    0.04    0.09    0.65 ^ _16817_/Z (CLKBUF_X2)
                                         _10995_ (net)
                  0.05    0.01    0.66 ^ _17828_/B2 (AOI21_X1)
     1    1.51    0.01    0.02    0.68 v _17828_/ZN (AOI21_X1)
                                         _11966_ (net)
                  0.01    0.00    0.68 v _17829_/B1 (OAI21_X1)
     5   29.27    0.14    0.16    0.84 ^ _17829_/ZN (OAI21_X1)
                                         _11967_ (net)
                  0.14    0.01    0.85 ^ _20460_/A (MUX2_X1)
     3    5.07    0.02    0.07    0.92 ^ _20460_/Z (MUX2_X1)
                                         _03829_ (net)
                  0.02    0.00    0.92 ^ _20461_/A (CLKBUF_X1)
    10   28.03    0.06    0.10    1.01 ^ _20461_/Z (CLKBUF_X1)
                                         _03830_ (net)
                  0.06    0.00    1.01 ^ _20462_/A2 (NAND2_X1)
     1    3.52    0.02    0.03    1.04 v _20462_/ZN (NAND2_X1)
                                         _14489_ (net)
                  0.02    0.00    1.04 v _30076_/B (FA_X1)
     1    1.89    0.01    0.12    1.16 ^ _30076_/S (FA_X1)
                                         _14492_ (net)
                  0.01    0.00    1.16 ^ _21651_/A (INV_X1)
     1    2.76    0.01    0.01    1.17 v _21651_/ZN (INV_X1)
                                         _14495_ (net)
                  0.01    0.00    1.17 v _30077_/CI (FA_X1)
     1    3.37    0.01    0.11    1.29 ^ _30077_/S (FA_X1)
                                         _14497_ (net)
                  0.01    0.00    1.29 ^ _30479_/A (HA_X1)
     1    3.56    0.03    0.06    1.34 ^ _30479_/S (HA_X1)
                                         _15984_ (net)
                  0.03    0.00    1.34 ^ _30480_/B (HA_X1)
     1    3.54    0.03    0.06    1.40 ^ _30480_/S (HA_X1)
                                         _15986_ (net)
                  0.03    0.00    1.40 ^ _30481_/B (HA_X1)
     1    1.88    0.02    0.05    1.45 ^ _30481_/S (HA_X1)
                                         _15988_ (net)
                  0.02    0.00    1.45 ^ _21737_/A (INV_X1)
     1    3.57    0.01    0.01    1.47 v _21737_/ZN (INV_X1)
                                         _14499_ (net)
                  0.01    0.00    1.47 v _30078_/B (FA_X1)
     1    1.68    0.01    0.09    1.56 v _30078_/S (FA_X1)
                                         _14502_ (net)
                  0.01    0.00    1.56 v _21462_/A (INV_X1)
     1    3.31    0.01    0.02    1.58 ^ _21462_/ZN (INV_X1)
                                         _15989_ (net)
                  0.01    0.00    1.58 ^ _30482_/A (HA_X1)
     2    5.77    0.02    0.04    1.62 ^ _30482_/CO (HA_X1)
                                         _14521_ (net)
                  0.02    0.00    1.62 ^ _30083_/A (FA_X1)
     2    4.57    0.02    0.06    1.68 ^ _30083_/CO (FA_X1)
                                         _14524_ (net)
                  0.02    0.00    1.68 ^ _23232_/B2 (AOI21_X1)
     1    1.95    0.01    0.02    1.69 v _23232_/ZN (AOI21_X1)
                                         _05752_ (net)
                  0.01    0.00    1.69 v _23233_/B1 (OAI21_X1)
     3    6.71    0.04    0.05    1.75 ^ _23233_/ZN (OAI21_X1)
                                         _05753_ (net)
                  0.04    0.00    1.75 ^ _23395_/A2 (NAND2_X1)
     1    1.72    0.01    0.02    1.77 v _23395_/ZN (NAND2_X1)
                                         _05911_ (net)
                  0.01    0.00    1.77 v _23396_/B2 (AOI22_X1)
     2    4.57    0.04    0.06    1.83 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.83 ^ _23474_/B2 (AOI21_X1)
     2    5.41    0.02    0.03    1.86 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.86 v _23570_/B2 (AOI21_X1)
     3    5.42    0.04    0.05    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    3.91    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.56    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.53    0.05    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23878_/B1 (AOI221_X1)
     2    4.25    0.03    0.04    2.10 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.10 v _23931_/B1 (OAI21_X1)
     1    1.84    0.02    0.03    2.14 ^ _23931_/ZN (OAI21_X1)
                                         _06427_ (net)
                  0.02    0.00    2.14 ^ _23932_/B1 (AOI21_X1)
     2    4.11    0.01    0.02    2.16 v _23932_/ZN (AOI21_X1)
                                         _06428_ (net)
                  0.01    0.00    2.16 v _23933_/B (XNOR2_X1)
     1    3.46    0.02    0.04    2.20 v _23933_/ZN (XNOR2_X1)
                                         _06429_ (net)
                  0.02    0.00    2.20 v _23934_/B1 (AOI21_X1)
     2    6.48    0.04    0.05    2.26 ^ _23934_/ZN (AOI21_X1)
                                         _06430_ (net)
                  0.04    0.00    2.26 ^ _23936_/A2 (NOR3_X1)
     1    6.79    0.02    0.03    2.28 v _23936_/ZN (NOR3_X1)
                                         _06432_ (net)
                  0.02    0.00    2.29 v _23955_/A2 (NOR4_X1)
     1    5.87    0.08    0.11    2.40 ^ _23955_/ZN (NOR4_X1)
                                         _06451_ (net)
                  0.08    0.00    2.40 ^ _23960_/A1 (OR2_X1)
     4   15.94    0.04    0.07    2.46 ^ _23960_/ZN (OR2_X1)
                                         _06456_ (net)
                  0.04    0.00    2.47 ^ _23961_/A (BUF_X2)
    10   24.27    0.03    0.05    2.52 ^ _23961_/Z (BUF_X2)
                                         _06457_ (net)
                  0.03    0.00    2.52 ^ _24292_/B2 (OAI21_X1)
     1    1.14    0.02    0.02    2.54 v _24292_/ZN (OAI21_X1)
                                         _01416_ (net)
                  0.02    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3545.38    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.73    1.41    1.85 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.85   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[566]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.36    1.84   library recovery time
                                  1.84   data required time
-----------------------------------------------------------------------------
                                  1.84   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/CK (DFF_X1)
     1    7.24    0.01    0.09    0.09 v if_stage_i.instr_rdata_alu_id_o[18]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[3] (net)
                  0.01    0.00    0.09 v _16812_/A (BUF_X1)
     5   10.05    0.01    0.04    0.13 v _16812_/Z (BUF_X1)
                                         _10990_ (net)
                  0.01    0.00    0.13 v _16813_/A (INV_X1)
     4    6.55    0.02    0.03    0.16 ^ _16813_/ZN (INV_X1)
                                         _10991_ (net)
                  0.02    0.00    0.16 ^ _16814_/A (BUF_X1)
    10   49.85    0.11    0.14    0.29 ^ _16814_/Z (BUF_X1)
                                         _10992_ (net)
                  0.11    0.01    0.30 ^ _16815_/A (BUF_X1)
    10   40.91    0.09    0.12    0.42 ^ _16815_/Z (BUF_X1)
                                         _10993_ (net)
                  0.09    0.01    0.43 ^ _16816_/A (BUF_X1)
    10   38.49    0.09    0.12    0.55 ^ _16816_/Z (BUF_X1)
                                         _10994_ (net)
                  0.09    0.01    0.56 ^ _16817_/A (CLKBUF_X2)
    10   38.96    0.04    0.09    0.65 ^ _16817_/Z (CLKBUF_X2)
                                         _10995_ (net)
                  0.05    0.01    0.66 ^ _17828_/B2 (AOI21_X1)
     1    1.51    0.01    0.02    0.68 v _17828_/ZN (AOI21_X1)
                                         _11966_ (net)
                  0.01    0.00    0.68 v _17829_/B1 (OAI21_X1)
     5   29.27    0.14    0.16    0.84 ^ _17829_/ZN (OAI21_X1)
                                         _11967_ (net)
                  0.14    0.01    0.85 ^ _20460_/A (MUX2_X1)
     3    5.07    0.02    0.07    0.92 ^ _20460_/Z (MUX2_X1)
                                         _03829_ (net)
                  0.02    0.00    0.92 ^ _20461_/A (CLKBUF_X1)
    10   28.03    0.06    0.10    1.01 ^ _20461_/Z (CLKBUF_X1)
                                         _03830_ (net)
                  0.06    0.00    1.01 ^ _20462_/A2 (NAND2_X1)
     1    3.52    0.02    0.03    1.04 v _20462_/ZN (NAND2_X1)
                                         _14489_ (net)
                  0.02    0.00    1.04 v _30076_/B (FA_X1)
     1    1.89    0.01    0.12    1.16 ^ _30076_/S (FA_X1)
                                         _14492_ (net)
                  0.01    0.00    1.16 ^ _21651_/A (INV_X1)
     1    2.76    0.01    0.01    1.17 v _21651_/ZN (INV_X1)
                                         _14495_ (net)
                  0.01    0.00    1.17 v _30077_/CI (FA_X1)
     1    3.37    0.01    0.11    1.29 ^ _30077_/S (FA_X1)
                                         _14497_ (net)
                  0.01    0.00    1.29 ^ _30479_/A (HA_X1)
     1    3.56    0.03    0.06    1.34 ^ _30479_/S (HA_X1)
                                         _15984_ (net)
                  0.03    0.00    1.34 ^ _30480_/B (HA_X1)
     1    3.54    0.03    0.06    1.40 ^ _30480_/S (HA_X1)
                                         _15986_ (net)
                  0.03    0.00    1.40 ^ _30481_/B (HA_X1)
     1    1.88    0.02    0.05    1.45 ^ _30481_/S (HA_X1)
                                         _15988_ (net)
                  0.02    0.00    1.45 ^ _21737_/A (INV_X1)
     1    3.57    0.01    0.01    1.47 v _21737_/ZN (INV_X1)
                                         _14499_ (net)
                  0.01    0.00    1.47 v _30078_/B (FA_X1)
     1    1.68    0.01    0.09    1.56 v _30078_/S (FA_X1)
                                         _14502_ (net)
                  0.01    0.00    1.56 v _21462_/A (INV_X1)
     1    3.31    0.01    0.02    1.58 ^ _21462_/ZN (INV_X1)
                                         _15989_ (net)
                  0.01    0.00    1.58 ^ _30482_/A (HA_X1)
     2    5.77    0.02    0.04    1.62 ^ _30482_/CO (HA_X1)
                                         _14521_ (net)
                  0.02    0.00    1.62 ^ _30083_/A (FA_X1)
     2    4.57    0.02    0.06    1.68 ^ _30083_/CO (FA_X1)
                                         _14524_ (net)
                  0.02    0.00    1.68 ^ _23232_/B2 (AOI21_X1)
     1    1.95    0.01    0.02    1.69 v _23232_/ZN (AOI21_X1)
                                         _05752_ (net)
                  0.01    0.00    1.69 v _23233_/B1 (OAI21_X1)
     3    6.71    0.04    0.05    1.75 ^ _23233_/ZN (OAI21_X1)
                                         _05753_ (net)
                  0.04    0.00    1.75 ^ _23395_/A2 (NAND2_X1)
     1    1.72    0.01    0.02    1.77 v _23395_/ZN (NAND2_X1)
                                         _05911_ (net)
                  0.01    0.00    1.77 v _23396_/B2 (AOI22_X1)
     2    4.57    0.04    0.06    1.83 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.83 ^ _23474_/B2 (AOI21_X1)
     2    5.41    0.02    0.03    1.86 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.86 v _23570_/B2 (AOI21_X1)
     3    5.42    0.04    0.05    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    3.91    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.56    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.53    0.05    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23878_/B1 (AOI221_X1)
     2    4.25    0.03    0.04    2.10 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.10 v _23931_/B1 (OAI21_X1)
     1    1.84    0.02    0.03    2.14 ^ _23931_/ZN (OAI21_X1)
                                         _06427_ (net)
                  0.02    0.00    2.14 ^ _23932_/B1 (AOI21_X1)
     2    4.11    0.01    0.02    2.16 v _23932_/ZN (AOI21_X1)
                                         _06428_ (net)
                  0.01    0.00    2.16 v _23933_/B (XNOR2_X1)
     1    3.46    0.02    0.04    2.20 v _23933_/ZN (XNOR2_X1)
                                         _06429_ (net)
                  0.02    0.00    2.20 v _23934_/B1 (AOI21_X1)
     2    6.48    0.04    0.05    2.26 ^ _23934_/ZN (AOI21_X1)
                                         _06430_ (net)
                  0.04    0.00    2.26 ^ _23936_/A2 (NOR3_X1)
     1    6.79    0.02    0.03    2.28 v _23936_/ZN (NOR3_X1)
                                         _06432_ (net)
                  0.02    0.00    2.29 v _23955_/A2 (NOR4_X1)
     1    5.87    0.08    0.11    2.40 ^ _23955_/ZN (NOR4_X1)
                                         _06451_ (net)
                  0.08    0.00    2.40 ^ _23960_/A1 (OR2_X1)
     4   15.94    0.04    0.07    2.46 ^ _23960_/ZN (OR2_X1)
                                         _06456_ (net)
                  0.04    0.00    2.47 ^ _23961_/A (BUF_X2)
    10   24.27    0.03    0.05    2.52 ^ _23961_/Z (BUF_X2)
                                         _06457_ (net)
                  0.03    0.00    2.52 ^ _24292_/B2 (OAI21_X1)
     1    1.14    0.02    0.02    2.54 v _24292_/ZN (OAI21_X1)
                                         _01416_ (net)
                  0.02    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.48e-03   1.56e-04   1.30e-02  16.0%
Combinational          3.00e-02   3.71e-02   4.29e-04   6.76e-02  83.5%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.90e-02   5.85e-04   8.09e-02 100.0%
                          51.1%      48.2%       0.7%
