
sync_test.elf:     file format elf32-littlenios2
sync_test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x81100244

Program Header:
    LOAD off    0x00001020 vaddr 0x81100020 paddr 0x81100020 align 2**12
         filesz 0x0000b218 memsz 0x0000b36c flags rwx
    LOAD off    0x0000d000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0000d000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  81100020  81100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00009230  81100244  81100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000288  81109474  81109474  0000a474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b3c  811096fc  811096fc  0000a6fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  8110b238  8110b238  0000c238  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  8110b38c  8110b38c  0000d000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  81200800  81200800  0000d000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  0000d000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0000d000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000ad8  00000000  00000000  0000d028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0001ae96  00000000  00000000  0000db00  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006d6c  00000000  00000000  00028996  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00007b8c  00000000  00000000  0002f702  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002408  00000000  00000000  00037290  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003974  00000000  00000000  00039698  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00004e22  00000000  00000000  0003d00c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  00041e30  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 000006d8  00000000  00000000  00041e70  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00045c7d  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  00045c80  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00045c8c  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00045c8d  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00045c8e  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  00045c92  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00045c96  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  00045c9a  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  00045ca5  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  00045cb0  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  00045cbb  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000039  00000000  00000000  00045ccc  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     0027a757  00000000  00000000  00045d05  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
81100020 l    d  .exceptions	00000000 .exceptions
81100244 l    d  .text	00000000 .text
81109474 l    d  .rodata	00000000 .rodata
811096fc l    d  .rwdata	00000000 .rwdata
8110b238 l    d  .bss	00000000 .bss
8110b38c l    d  .onchip_memory	00000000 .onchip_memory
81200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../sync_test_bsp//obj/HAL/src/crt0.o
81100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 sync.c
81100d88 l     F .text	00000050 read_reg
81100d34 l     F .text	00000054 write_reg
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
81100f80 l     F .text	00000008 __fp_unlock
81100f94 l     F .text	0000019c __sinit.part.1
81101130 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
811096fc l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_close.c
81103bdc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
81103ce8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
81103d14 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
81103e00 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
81103ee0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
811040b4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
8110b218 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
81104300 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
81104434 l     F .text	00000034 alt_dev_reg
8110a0d0 l     O .rwdata	00001060 jtag_uart_0
8110b130 l     O .rwdata	00000030 sgdma_rx
8110b160 l     O .rwdata	00000030 sgdma_tx
8110b190 l     O .rwdata	00000060 dma_DDR_M
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
81104780 l     F .text	0000020c altera_avalon_jtag_uart_irq
8110498c l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
81104fc4 l     F .text	0000003c alt_get_errno
81105bf4 l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
81105d58 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_msgdma.c
81105e4c l     F .text	0000003c alt_get_errno
81105e88 l     F .text	00000094 alt_msgdma_write_standard_descriptor
81105f1c l     F .text	0000012c alt_msgdma_write_extended_descriptor
81106048 l     F .text	00000184 alt_msgdma_irq
811061cc l     F .text	0000008c alt_msgdma_construct_standard_descriptor
81106258 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
811063ac l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
8110667c l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
81106cc4 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
81106d68 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
81107f44 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
81108414 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
81108554 l     F .text	0000003c alt_get_errno
81108590 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
8110b260 g     O .bss	00000004 alt_instruction_exception_handler
81107bd8 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
811039d4 g     F .text	00000054 _isatty_r
81103ff0 g     F .text	0000007c alt_main
81100e14 g     F .text	000000c0 _puts_r
8110b28c g     O .bss	00000100 alt_irq
811036fc g     F .text	00000060 _lseek_r
8110030c g     F .text	00000044 sync_status_error_code
81106aa4 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
8110b38c g       *ABS*	00000000 __alt_heap_start
81105124 g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
81100a0c g     F .text	0000006c sync_ctr_chg_out_enable
81102cb0 g     F .text	0000005c __sseek
811012d0 g     F .text	00000010 __sinit
81109050 g     F .text	00000140 __swbuf_r
81101138 g     F .text	00000068 __sfmoreglue
81104090 g     F .text	00000024 __malloc_unlock
8110583c g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
81100634 g     F .text	0000004c sync_ctr_reset
8110239c g     F .text	0000015c memmove
811012b8 g     F .text	00000018 _cleanup
811069f4 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
81108bb4 g     F .text	00000024 altera_nios2_gen2_irq_init
86020000 g     F .entry	00000000 __reset
81100718 g     F .text	0000006c sync_ctr_sync_out_enable
8110538c g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
81103978 g     F .text	0000005c _fstat_r
8110b244 g     O .bss	00000004 errno
81102c2c g     F .text	00000008 __seofread
8110b24c g     O .bss	00000004 alt_argv
811131f0 g       *ABS*	00000000 _gp
81107514 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
81109f50 g     O .rwdata	00000180 alt_fd_list
8110038c g     F .text	00000038 sync_config_mbt
811080e4 g     F .text	00000090 alt_find_dev
81102254 g     F .text	00000148 memcpy
81100f88 g     F .text	0000000c _cleanup_r
811084d8 g     F .text	0000007c alt_io_redirect
81109474 g       *ABS*	00000000 __DTOR_END__
81107934 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
81107c14 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
81107b84 g     F .text	00000054 alt_msgdma_register_callback
81100ed4 g     F .text	00000014 puts
81108d84 g     F .text	0000009c alt_exception_cause_generated_bad_addr
81105484 g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
81104b84 g     F .text	0000021c altera_avalon_jtag_uart_read
811071f4 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
81103b20 g     F .text	00000064 .hidden __udivsi3
81103e3c g     F .text	000000a4 isatty
81100350 g     F .text	0000003c sync_status_cycle_number
8110b240 g     O .bss	00000004 __malloc_top_pad
81101320 g     F .text	000004bc __sfvwrite_r
811055bc g     F .text	0000005c alt_avalon_sgdma_stop
81102b84 g     F .text	00000054 _sbrk_r
81103918 g     F .text	00000060 _read_r
811004d8 g     F .text	00000068 sync_config_n_cyles
81107f1c g     F .text	00000028 alt_dcache_flush
8110b210 g     O .rwdata	00000004 alt_max_fd
81102f1c g     F .text	000000f0 _fclose_r
811009a0 g     F .text	0000006c sync_ctr_chf_out_enable
81103298 g     F .text	00000030 fflush
8110b23c g     O .bss	00000004 __malloc_max_sbrked_mem
811008c8 g     F .text	0000006c sync_ctr_chd_out_enable
81106f54 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
81103f1c g     F .text	000000d4 lseek
8110b1f0 g     O .rwdata	00000004 _global_impure_ptr
81102620 g     F .text	00000564 _realloc_r
8110b38c g       *ABS*	00000000 __bss_end
81108324 g     F .text	000000f0 alt_iic_isr_register
81105000 g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
81108aac g     F .text	00000108 alt_tick
81100c28 g     F .text	0000006c sync_int_flag_clear_blank
81107a18 g     F .text	0000016c alt_msgdma_init
81107c8c g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
811012f0 g     F .text	00000018 __fp_lock_all
811082d8 g     F .text	0000004c alt_ic_irq_enabled
81108a10 g     F .text	0000009c alt_alarm_stop
81200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
8110b254 g     O .bss	00000004 alt_irq_active
811000fc g     F .exceptions	000000d4 alt_irq_handler
81109f28 g     O .rwdata	00000028 alt_dev_null
81106b8c g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
81100ae4 g     F .text	0000006c sync_int_enable_error
81105618 g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
811078a8 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
811005e8 g     F .text	0000004c sync_ctr_start
81100000 g       *ABS*	00000000 __alt_mem_onchip_memory
8110b208 g     O .rwdata	00000008 alt_dev_list
8110433c g     F .text	000000f8 write
8110575c g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
81108ee8 g     F .text	000000a0 _putc_r
81103d50 g     F .text	000000b0 fstat
81103b84 g     F .text	00000058 .hidden __umodsi3
81105404 g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
81106fac g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
81105510 g     F .text	00000054 alt_avalon_sgdma_register_callback
8110b38c g       *ABS*	00000000 end
811046c0 g     F .text	000000c0 altera_avalon_jtag_uart_init
811001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
81100934 g     F .text	0000006c sync_ctr_che_out_enable
81109474 g       *ABS*	00000000 __CTOR_LIST__
811fa000 g       *ABS*	00000000 __alt_stack_pointer
811057dc g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
81105dd0 g     F .text	0000007c alt_avalon_timer_sc_init
81104da0 g     F .text	00000224 altera_avalon_jtag_uart_write
81105234 g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
811012e0 g     F .text	00000004 __sfp_lock_acquire
81102170 g     F .text	000000e4 memchr
8110532c g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
811033ec g     F .text	00000310 _free_r
811087a8 g     F .text	0000022c alt_printf
811092c0 g     F .text	00000180 __call_exitprocs
8110b1f8 g     O .rwdata	00000004 __malloc_sbrk_base
81100244 g     F .text	00000038 _start
8110b258 g     O .bss	00000004 _alt_tick_rate
8110567c g     F .text	00000054 alt_avalon_sgdma_open
81100578 g     F .text	00000070 sync_ctr_extn_int
811006cc g     F .text	0000004c sync_ctr_err_inj
8110b25c g     O .bss	00000004 _alt_nticks
81106a4c g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
811040f0 g     F .text	000000fc read
811044a0 g     F .text	000000bc alt_sys_init
811091a8 g     F .text	00000118 __register_exitproc
81104a2c g     F .text	00000068 altera_avalon_jtag_uart_close
8110b264 g     O .bss	00000028 __malloc_current_mallinfo
8110455c g     F .text	00000060 altera_avalon_jtag_uart_read_fd
81100a78 g     F .text	0000006c sync_ctr_chh_out_enable
81108ce0 g     F .text	000000a4 alt_get_fd
81107df4 g     F .text	00000128 alt_busy_sleep
81102ec8 g     F .text	00000054 _close_r
81106efc g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
81108e6c g     F .text	0000007c memcmp
8110461c g     F .text	00000050 altera_avalon_jtag_uart_close_fd
8110b38c g       *ABS*	00000000 __alt_stack_base
8110466c g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
81107004 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
811003fc g     F .text	00000038 sync_config_per
81102d74 g     F .text	00000154 __swsetup_r
811011a0 g     F .text	00000118 __sfp
81100680 g     F .text	0000004c sync_ctr_one_shot
81109b20 g     O .rwdata	00000408 __malloc_av_
811012ec g     F .text	00000004 __sinit_lock_release
81102bd8 g     F .text	00000054 __sread
811002c8 g     F .text	00000044 sync_status_state
81108bd8 g     F .text	00000108 alt_find_file
81107f80 g     F .text	000000a4 alt_dev_llist_insert
8110406c g     F .text	00000024 __malloc_lock
81104250 g     F .text	000000b0 sbrk
81105564 g     F .text	00000058 alt_avalon_sgdma_start
8110323c g     F .text	0000005c _fflush_r
8110b238 g       *ABS*	00000000 __bss_start
811024f8 g     F .text	00000128 memset
811079c0 g     F .text	00000058 alt_msgdma_open
81100dd8 g     F .text	0000003c main
8110b250 g     O .bss	00000004 alt_envp
8110b238 g     O .bss	00000004 __malloc_max_total_mem
811072e4 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
811045bc g     F .text	00000060 altera_avalon_jtag_uart_write_fd
81109190 g     F .text	00000018 __swbuf
8110b21c g     O .rwdata	00000008 alt_sgdma_list
81100bbc g     F .text	0000006c sync_int_flag_clear_error
81102d0c g     F .text	00000008 __sclose
811fa000 g       *ABS*	00000000 __alt_heap_limit
81100b50 g     F .text	0000006c sync_int_enable_blank
8110300c g     F .text	00000014 fclose
811075e8 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
81101964 g     F .text	0000080c _malloc_r
811007f0 g     F .text	0000006c sync_ctr_chb_out_enable
8110b214 g     O .rwdata	00000004 alt_errno
8110713c g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
811017dc g     F .text	000000c4 _fwalk
81108f88 g     F .text	000000c8 putc
81103a28 g     F .text	00000084 .hidden __divsi3
811032c8 g     F .text	00000124 _malloc_trim_r
81109474 g       *ABS*	00000000 __CTOR_END__
81109474 g       *ABS*	00000000 __DTOR_LIST__
81104468 g     F .text	00000038 alt_irq_init
81100c94 g     F .text	00000050 sync_int_flag_error
811041ec g     F .text	00000064 alt_release_fd
81107c50 g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
8110085c g     F .text	0000006c sync_ctr_chc_out_enable
81108e20 g     F .text	00000014 atexit
81102d14 g     F .text	00000060 _write_r
811070a4 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
8110b1f4 g     O .rwdata	00000004 _impure_ptr
8110b248 g     O .bss	00000004 alt_argc
81103020 g     F .text	0000021c __sflush_r
81108084 g     F .text	00000060 _do_dtors
8110027c g     F .text	0000004c sync_status_extn_int
81100020 g       .exceptions	00000000 alt_irq_entry
81101308 g     F .text	00000018 __fp_unlock_all
8110b200 g     O .rwdata	00000008 alt_fs_list
8110046c g     F .text	0000006c sync_config_polarity
81108174 g     F .text	00000050 alt_ic_isr_register
8110b238 g       *ABS*	00000000 _edata
8110b38c g       *ABS*	00000000 _end
81104a94 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
8110824c g     F .text	0000008c alt_ic_irq_disable
81100434 g     F .text	00000038 sync_config_ost
811056d0 g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
81102c34 g     F .text	0000007c __swrite
8110b1fc g     O .rwdata	00000004 __malloc_trim_threshold
81108e34 g     F .text	00000038 exit
811018a0 g     F .text	000000c4 _fwalk_reent
8110747c g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
81103aac g     F .text	00000074 .hidden __modsi3
811fa000 g       *ABS*	00000000 __alt_data_end
81100020 g     F .exceptions	00000000 alt_exception
811012e4 g     F .text	00000004 __sfp_lock_release
81106c1c g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
81106afc g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
81109440 g     F .text	00000034 _exit
81107cc8 g     F .text	0000012c alt_alarm_start
8110375c g     F .text	000001bc __smakebuf_r
811003c4 g     F .text	00000038 sync_config_bt
8110b224 g     O .rwdata	00000008 alt_msgdma_list
81100ee8 g     F .text	00000098 strlen
81108654 g     F .text	00000154 open
811089d4 g     F .text	0000003c alt_putchar
81100ce4 g     F .text	00000050 sync_int_flag_blank
8110b22c g     O .rwdata	00000004 alt_priority_mask
811081c4 g     F .text	00000088 alt_ic_irq_enable
811052a8 g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
81100540 g     F .text	00000038 sync_err_inj
8110b230 g     O .rwdata	00000008 alt_alarm_list
81108024 g     F .text	00000060 _do_ctors
81103c18 g     F .text	000000d0 close
81105cb0 g     F .text	000000a8 alt_avalon_sgdma_init
811012e8 g     F .text	00000004 __sinit_lock_acquire
81100784 g     F .text	0000006c sync_ctr_cha_out_enable



Disassembly of section .exceptions:

81100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
81100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
81100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
81100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
8110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
81100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
81100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
81100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
8110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
81100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
81100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
81100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
8110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
81100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
81100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
81100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
8110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
81100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
81100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
81100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
8110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
81100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
81100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
81100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
8110007c:	10000326 	beq	r2,zero,8110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
81100080:	20000226 	beq	r4,zero,8110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
81100084:	11000fc0 	call	811000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
81100088:	00000706 	br	811000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
8110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
81100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
81100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
81100098:	11001d00 	call	811001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
8110009c:	1000021e 	bne	r2,zero,811000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
811000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
811000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
811000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
811000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
811000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
811000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
811000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
811000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
811000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
811000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
811000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
811000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
811000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
811000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
811000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
811000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
811000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
811000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
811000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
811000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
811000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
811000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
811000f8:	ef80083a 	eret

811000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
811000fc:	defff904 	addi	sp,sp,-28
81100100:	dfc00615 	stw	ra,24(sp)
81100104:	df000515 	stw	fp,20(sp)
81100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
8110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
81100110:	0005313a 	rdctl	r2,ipending
81100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
81100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
8110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
81100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
81100124:	00800044 	movi	r2,1
81100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
8110012c:	e0fffb17 	ldw	r3,-20(fp)
81100130:	e0bffc17 	ldw	r2,-16(fp)
81100134:	1884703a 	and	r2,r3,r2
81100138:	10001426 	beq	r2,zero,8110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
8110013c:	00a04474 	movhi	r2,33041
81100140:	10aca304 	addi	r2,r2,-19828
81100144:	e0fffd17 	ldw	r3,-12(fp)
81100148:	180690fa 	slli	r3,r3,3
8110014c:	10c5883a 	add	r2,r2,r3
81100150:	10c00017 	ldw	r3,0(r2)
81100154:	00a04474 	movhi	r2,33041
81100158:	10aca304 	addi	r2,r2,-19828
8110015c:	e13ffd17 	ldw	r4,-12(fp)
81100160:	200890fa 	slli	r4,r4,3
81100164:	1105883a 	add	r2,r2,r4
81100168:	10800104 	addi	r2,r2,4
8110016c:	10800017 	ldw	r2,0(r2)
81100170:	1009883a 	mov	r4,r2
81100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
81100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
8110017c:	0005313a 	rdctl	r2,ipending
81100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
81100184:	e0bfff17 	ldw	r2,-4(fp)
81100188:	00000706 	br	811001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
8110018c:	e0bffc17 	ldw	r2,-16(fp)
81100190:	1085883a 	add	r2,r2,r2
81100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
81100198:	e0bffd17 	ldw	r2,-12(fp)
8110019c:	10800044 	addi	r2,r2,1
811001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
811001a4:	003fe106 	br	8110012c <__reset+0xfb0e012c>

    active = alt_irq_pending ();
811001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
811001ac:	e0bffb17 	ldw	r2,-20(fp)
811001b0:	103fdb1e 	bne	r2,zero,81100120 <__reset+0xfb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
811001b4:	0001883a 	nop
}
811001b8:	0001883a 	nop
811001bc:	e037883a 	mov	sp,fp
811001c0:	dfc00117 	ldw	ra,4(sp)
811001c4:	df000017 	ldw	fp,0(sp)
811001c8:	dec00204 	addi	sp,sp,8
811001cc:	f800283a 	ret

811001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
811001d0:	defffb04 	addi	sp,sp,-20
811001d4:	dfc00415 	stw	ra,16(sp)
811001d8:	df000315 	stw	fp,12(sp)
811001dc:	df000304 	addi	fp,sp,12
811001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
811001e4:	000531fa 	rdctl	r2,exception
811001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
811001ec:	e0bffd17 	ldw	r2,-12(fp)
811001f0:	10801f0c 	andi	r2,r2,124
811001f4:	1004d0ba 	srli	r2,r2,2
811001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
811001fc:	0005333a 	rdctl	r2,badaddr
81100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
81100204:	d0a01c17 	ldw	r2,-32656(gp)
81100208:	10000726 	beq	r2,zero,81100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
8110020c:	d0a01c17 	ldw	r2,-32656(gp)
81100210:	e0fffd17 	ldw	r3,-12(fp)
81100214:	e1bffe17 	ldw	r6,-8(fp)
81100218:	e17fff17 	ldw	r5,-4(fp)
8110021c:	1809883a 	mov	r4,r3
81100220:	103ee83a 	callr	r2
81100224:	00000206 	br	81100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
81100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
8110022c:	0005883a 	mov	r2,zero
}
81100230:	e037883a 	mov	sp,fp
81100234:	dfc00117 	ldw	ra,4(sp)
81100238:	df000017 	ldw	fp,0(sp)
8110023c:	dec00204 	addi	sp,sp,8
81100240:	f800283a 	ret

Disassembly of section .text:

81100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
81100244:	06e047f4 	movhi	sp,33055
    ori sp, sp, %lo(__alt_stack_pointer)
81100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
8110024c:	06a04474 	movhi	gp,33041
    ori gp, gp, %lo(_gp)
81100250:	d68c7c14 	ori	gp,gp,12784
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
81100254:	00a04434 	movhi	r2,33040
    ori r2, r2, %lo(__bss_start)
81100258:	10ac8e14 	ori	r2,r2,45624

    movhi r3, %hi(__bss_end)
8110025c:	00e04434 	movhi	r3,33040
    ori r3, r3, %lo(__bss_end)
81100260:	18ece314 	ori	r3,r3,45964

    beq r2, r3, 1f
81100264:	10c00326 	beq	r2,r3,81100274 <_start+0x30>

0:
    stw zero, (r2)
81100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
8110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
81100270:	10fffd36 	bltu	r2,r3,81100268 <__reset+0xfb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
81100274:	1103ff00 	call	81103ff0 <alt_main>

81100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
81100278:	003fff06 	br	81100278 <__reset+0xfb0e0278>

8110027c <sync_status_extn_int>:
 * @param [in] void
 *
 * @retval bool result
 */
PUBLIC bool sync_status_extn_int(void)
{
8110027c:	defffc04 	addi	sp,sp,-16
81100280:	dfc00315 	stw	ra,12(sp)
81100284:	df000215 	stw	fp,8(sp)
81100288:	df000204 	addi	fp,sp,8
	alt_u32 aux;
	bool result;

	aux = read_reg(SYNC_STATUS_REG_OFFSET);
8110028c:	0009883a 	mov	r4,zero
81100290:	1100d880 	call	81100d88 <read_reg>
81100294:	e0bfff15 	stw	r2,-4(fp)

	if (aux & STATUS_EXTN_INT_MASK) {
81100298:	e0bfff17 	ldw	r2,-4(fp)
8110029c:	1000030e 	bge	r2,zero,811002ac <sync_status_extn_int+0x30>
		result = TRUE;
811002a0:	00800044 	movi	r2,1
811002a4:	e0bffe15 	stw	r2,-8(fp)
811002a8:	00000106 	br	811002b0 <sync_status_extn_int+0x34>
	}
	else {
		result = FALSE;
811002ac:	e03ffe15 	stw	zero,-8(fp)
	}
	return result;
811002b0:	e0bffe17 	ldw	r2,-8(fp)
}
811002b4:	e037883a 	mov	sp,fp
811002b8:	dfc00117 	ldw	ra,4(sp)
811002bc:	df000017 	ldw	fp,0(sp)
811002c0:	dec00204 	addi	sp,sp,8
811002c4:	f800283a 	ret

811002c8 <sync_status_state>:
 * @param [in] void
 *
 * @retval alt_u8 result
 */
PUBLIC alt_u8 sync_status_state(void)
{
811002c8:	defffc04 	addi	sp,sp,-16
811002cc:	dfc00315 	stw	ra,12(sp)
811002d0:	df000215 	stw	fp,8(sp)
811002d4:	df000204 	addi	fp,sp,8
	alt_u32 aux;
	alt_u8 result;

	aux = read_reg(SYNC_STATUS_REG_OFFSET);
811002d8:	0009883a 	mov	r4,zero
811002dc:	1100d880 	call	81100d88 <read_reg>
811002e0:	e0bffe15 	stw	r2,-8(fp)
	result = (alt_u8) ((aux & STATUS_STATE_MASK) >> 16);
811002e4:	e0bffe17 	ldw	r2,-8(fp)
811002e8:	10803fec 	andhi	r2,r2,255
811002ec:	1004d43a 	srli	r2,r2,16
811002f0:	e0bfff05 	stb	r2,-4(fp)
	return result;
811002f4:	e0bfff03 	ldbu	r2,-4(fp)
}
811002f8:	e037883a 	mov	sp,fp
811002fc:	dfc00117 	ldw	ra,4(sp)
81100300:	df000017 	ldw	fp,0(sp)
81100304:	dec00204 	addi	sp,sp,8
81100308:	f800283a 	ret

8110030c <sync_status_error_code>:
 * @param [in] void
 *
 * @retval alt_u8 result
 */
PUBLIC alt_u8 sync_status_error_code(void)
{
8110030c:	defffc04 	addi	sp,sp,-16
81100310:	dfc00315 	stw	ra,12(sp)
81100314:	df000215 	stw	fp,8(sp)
81100318:	df000204 	addi	fp,sp,8
	alt_u32 aux;
	alt_u8 result;

	aux = read_reg(SYNC_STATUS_REG_OFFSET);
8110031c:	0009883a 	mov	r4,zero
81100320:	1100d880 	call	81100d88 <read_reg>
81100324:	e0bffe15 	stw	r2,-8(fp)
	result = (alt_u8) ((aux & STATUS_ERROR_CODE_MASK) >> 8);
81100328:	e0bffe17 	ldw	r2,-8(fp)
8110032c:	10bfc00c 	andi	r2,r2,65280
81100330:	1004d23a 	srli	r2,r2,8
81100334:	e0bfff05 	stb	r2,-4(fp)
	return result;
81100338:	e0bfff03 	ldbu	r2,-4(fp)
}
8110033c:	e037883a 	mov	sp,fp
81100340:	dfc00117 	ldw	ra,4(sp)
81100344:	df000017 	ldw	fp,0(sp)
81100348:	dec00204 	addi	sp,sp,8
8110034c:	f800283a 	ret

81100350 <sync_status_cycle_number>:
 * @param [in] void
 *
 * @retval alt_u8 result
 */
PUBLIC alt_u8 sync_status_cycle_number(void)
{
81100350:	defffc04 	addi	sp,sp,-16
81100354:	dfc00315 	stw	ra,12(sp)
81100358:	df000215 	stw	fp,8(sp)
8110035c:	df000204 	addi	fp,sp,8
	alt_u32 aux;
	alt_u8 result;

	aux = read_reg(SYNC_STATUS_REG_OFFSET);
81100360:	0009883a 	mov	r4,zero
81100364:	1100d880 	call	81100d88 <read_reg>
81100368:	e0bffe15 	stw	r2,-8(fp)
	result = (alt_u8) ((aux & STATUS_CYCLE_NUMBER_MASK) >> 0);
8110036c:	e0bffe17 	ldw	r2,-8(fp)
81100370:	e0bfff05 	stb	r2,-4(fp)
	return result;
81100374:	e0bfff03 	ldbu	r2,-4(fp)
}
81100378:	e037883a 	mov	sp,fp
8110037c:	dfc00117 	ldw	ra,4(sp)
81100380:	df000017 	ldw	fp,0(sp)
81100384:	dec00204 	addi	sp,sp,8
81100388:	f800283a 	ret

8110038c <sync_config_mbt>:
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_config_mbt(alt_u32 value)
{
8110038c:	defffd04 	addi	sp,sp,-12
81100390:	dfc00215 	stw	ra,8(sp)
81100394:	df000115 	stw	fp,4(sp)
81100398:	df000104 	addi	fp,sp,4
8110039c:	e13fff15 	stw	r4,-4(fp)
	write_reg(SYNC_CONFIG_MBT_REG_OFFSET, value);
811003a0:	e17fff17 	ldw	r5,-4(fp)
811003a4:	01000104 	movi	r4,4
811003a8:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811003ac:	00800044 	movi	r2,1
}
811003b0:	e037883a 	mov	sp,fp
811003b4:	dfc00117 	ldw	ra,4(sp)
811003b8:	df000017 	ldw	fp,0(sp)
811003bc:	dec00204 	addi	sp,sp,8
811003c0:	f800283a 	ret

811003c4 <sync_config_bt>:
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_config_bt(alt_u32 value)
{
811003c4:	defffd04 	addi	sp,sp,-12
811003c8:	dfc00215 	stw	ra,8(sp)
811003cc:	df000115 	stw	fp,4(sp)
811003d0:	df000104 	addi	fp,sp,4
811003d4:	e13fff15 	stw	r4,-4(fp)
	write_reg(SYNC_CONFIG_BT_REG_OFFSET, value);
811003d8:	e17fff17 	ldw	r5,-4(fp)
811003dc:	01000144 	movi	r4,5
811003e0:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811003e4:	00800044 	movi	r2,1
}
811003e8:	e037883a 	mov	sp,fp
811003ec:	dfc00117 	ldw	ra,4(sp)
811003f0:	df000017 	ldw	fp,0(sp)
811003f4:	dec00204 	addi	sp,sp,8
811003f8:	f800283a 	ret

811003fc <sync_config_per>:
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_config_per(alt_u32 value)
{
811003fc:	defffd04 	addi	sp,sp,-12
81100400:	dfc00215 	stw	ra,8(sp)
81100404:	df000115 	stw	fp,4(sp)
81100408:	df000104 	addi	fp,sp,4
8110040c:	e13fff15 	stw	r4,-4(fp)
	write_reg(SYNC_CONFIG_PER_REG_OFFSET, value);
81100410:	e17fff17 	ldw	r5,-4(fp)
81100414:	01000184 	movi	r4,6
81100418:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
8110041c:	00800044 	movi	r2,1
}
81100420:	e037883a 	mov	sp,fp
81100424:	dfc00117 	ldw	ra,4(sp)
81100428:	df000017 	ldw	fp,0(sp)
8110042c:	dec00204 	addi	sp,sp,8
81100430:	f800283a 	ret

81100434 <sync_config_ost>:
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_config_ost(alt_u32 value)
{
81100434:	defffd04 	addi	sp,sp,-12
81100438:	dfc00215 	stw	ra,8(sp)
8110043c:	df000115 	stw	fp,4(sp)
81100440:	df000104 	addi	fp,sp,4
81100444:	e13fff15 	stw	r4,-4(fp)
	write_reg(SYNC_CONFIG_OST_REG_OFFSET, value);
81100448:	e17fff17 	ldw	r5,-4(fp)
8110044c:	010001c4 	movi	r4,7
81100450:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100454:	00800044 	movi	r2,1
}
81100458:	e037883a 	mov	sp,fp
8110045c:	dfc00117 	ldw	ra,4(sp)
81100460:	df000017 	ldw	fp,0(sp)
81100464:	dec00204 	addi	sp,sp,8
81100468:	f800283a 	ret

8110046c <sync_config_polarity>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_config_polarity(bool value)
{
8110046c:	defffc04 	addi	sp,sp,-16
81100470:	dfc00315 	stw	ra,12(sp)
81100474:	df000215 	stw	fp,8(sp)
81100478:	df000204 	addi	fp,sp,8
8110047c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CONFIG_GENERAL_REG_OFFSET);
81100480:	01000204 	movi	r4,8
81100484:	1100d880 	call	81100d88 <read_reg>
81100488:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
8110048c:	e0bfff17 	ldw	r2,-4(fp)
81100490:	1000051e 	bne	r2,zero,811004a8 <sync_config_polarity+0x3c>
	aux &= ~CONFIG_GENERAL_POLARITY_MASK;
81100494:	e0fffe17 	ldw	r3,-8(fp)
81100498:	00bfbfc4 	movi	r2,-257
8110049c:	1884703a 	and	r2,r3,r2
811004a0:	e0bffe15 	stw	r2,-8(fp)
811004a4:	00000306 	br	811004b4 <sync_config_polarity+0x48>
	}
	else {
	aux |= CONFIG_GENERAL_POLARITY_MASK;
811004a8:	e0bffe17 	ldw	r2,-8(fp)
811004ac:	10804014 	ori	r2,r2,256
811004b0:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CONFIG_GENERAL_REG_OFFSET, aux);
811004b4:	e17ffe17 	ldw	r5,-8(fp)
811004b8:	01000204 	movi	r4,8
811004bc:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811004c0:	00800044 	movi	r2,1
}
811004c4:	e037883a 	mov	sp,fp
811004c8:	dfc00117 	ldw	ra,4(sp)
811004cc:	df000017 	ldw	fp,0(sp)
811004d0:	dec00204 	addi	sp,sp,8
811004d4:	f800283a 	ret

811004d8 <sync_config_n_cyles>:
 * @param [in] alt_u8 value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_config_n_cyles(alt_u8 value)
{
811004d8:	defffc04 	addi	sp,sp,-16
811004dc:	dfc00315 	stw	ra,12(sp)
811004e0:	df000215 	stw	fp,8(sp)
811004e4:	df000204 	addi	fp,sp,8
811004e8:	2005883a 	mov	r2,r4
811004ec:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CONFIG_GENERAL_REG_OFFSET);
811004f0:	01000204 	movi	r4,8
811004f4:	1100d880 	call	81100d88 <read_reg>
811004f8:	e0bffe15 	stw	r2,-8(fp)
	aux &= ~CONFIG_GENERAL_N_CYCLES_MASK;
811004fc:	e0fffe17 	ldw	r3,-8(fp)
81100500:	00bfc004 	movi	r2,-256
81100504:	1884703a 	and	r2,r3,r2
81100508:	e0bffe15 	stw	r2,-8(fp)
	aux |= (alt_u32) value;
8110050c:	e0bfff03 	ldbu	r2,-4(fp)
81100510:	e0fffe17 	ldw	r3,-8(fp)
81100514:	1884b03a 	or	r2,r3,r2
81100518:	e0bffe15 	stw	r2,-8(fp)

	write_reg(SYNC_CONFIG_GENERAL_REG_OFFSET, aux);
8110051c:	e17ffe17 	ldw	r5,-8(fp)
81100520:	01000204 	movi	r4,8
81100524:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100528:	00800044 	movi	r2,1
}
8110052c:	e037883a 	mov	sp,fp
81100530:	dfc00117 	ldw	ra,4(sp)
81100534:	df000017 	ldw	fp,0(sp)
81100538:	dec00204 	addi	sp,sp,8
8110053c:	f800283a 	ret

81100540 <sync_err_inj>:
 * @param [in] alt_u32 value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_err_inj(alt_u32 value)
{
81100540:	defffd04 	addi	sp,sp,-12
81100544:	dfc00215 	stw	ra,8(sp)
81100548:	df000115 	stw	fp,4(sp)
8110054c:	df000104 	addi	fp,sp,4
81100550:	e13fff15 	stw	r4,-4(fp)
	write_reg(SYNC_ERR_INJ_REG_OFFSET, value);
81100554:	e17fff17 	ldw	r5,-4(fp)
81100558:	01000244 	movi	r4,9
8110055c:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100560:	00800044 	movi	r2,1
}
81100564:	e037883a 	mov	sp,fp
81100568:	dfc00117 	ldw	ra,4(sp)
8110056c:	df000017 	ldw	fp,0(sp)
81100570:	dec00204 	addi	sp,sp,8
81100574:	f800283a 	ret

81100578 <sync_ctr_extn_int>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_extn_int(bool value)
{
81100578:	defffc04 	addi	sp,sp,-16
8110057c:	dfc00315 	stw	ra,12(sp)
81100580:	df000215 	stw	fp,8(sp)
81100584:	df000204 	addi	fp,sp,8
81100588:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
8110058c:	01000284 	movi	r4,10
81100590:	1100d880 	call	81100d88 <read_reg>
81100594:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100598:	e0bfff17 	ldw	r2,-4(fp)
8110059c:	1000061e 	bne	r2,zero,811005b8 <sync_ctr_extn_int+0x40>
	aux &= ~CTR_EXTN_INT_MASK;
811005a0:	e0fffe17 	ldw	r3,-8(fp)
811005a4:	00a00034 	movhi	r2,32768
811005a8:	10bfffc4 	addi	r2,r2,-1
811005ac:	1884703a 	and	r2,r3,r2
811005b0:	e0bffe15 	stw	r2,-8(fp)
811005b4:	00000306 	br	811005c4 <sync_ctr_extn_int+0x4c>
	}
	else {
	aux |= CTR_EXTN_INT_MASK;
811005b8:	e0bffe17 	ldw	r2,-8(fp)
811005bc:	10a00034 	orhi	r2,r2,32768
811005c0:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
811005c4:	e17ffe17 	ldw	r5,-8(fp)
811005c8:	01000284 	movi	r4,10
811005cc:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811005d0:	00800044 	movi	r2,1
}
811005d4:	e037883a 	mov	sp,fp
811005d8:	dfc00117 	ldw	ra,4(sp)
811005dc:	df000017 	ldw	fp,0(sp)
811005e0:	dec00204 	addi	sp,sp,8
811005e4:	f800283a 	ret

811005e8 <sync_ctr_start>:
 * @param [in] void
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_start(void)
{
811005e8:	defffd04 	addi	sp,sp,-12
811005ec:	dfc00215 	stw	ra,8(sp)
811005f0:	df000115 	stw	fp,4(sp)
811005f4:	df000104 	addi	fp,sp,4
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
811005f8:	01000284 	movi	r4,10
811005fc:	1100d880 	call	81100d88 <read_reg>
81100600:	e0bfff15 	stw	r2,-4(fp)

	aux |= CTR_START_MASK;
81100604:	e0bfff17 	ldw	r2,-4(fp)
81100608:	10800234 	orhi	r2,r2,8
8110060c:	e0bfff15 	stw	r2,-4(fp)

	write_reg(SYNC_CTR_REG_OFFSET, aux);
81100610:	e17fff17 	ldw	r5,-4(fp)
81100614:	01000284 	movi	r4,10
81100618:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
8110061c:	00800044 	movi	r2,1
}
81100620:	e037883a 	mov	sp,fp
81100624:	dfc00117 	ldw	ra,4(sp)
81100628:	df000017 	ldw	fp,0(sp)
8110062c:	dec00204 	addi	sp,sp,8
81100630:	f800283a 	ret

81100634 <sync_ctr_reset>:
 * @param [in] void
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_reset(void)
{
81100634:	defffd04 	addi	sp,sp,-12
81100638:	dfc00215 	stw	ra,8(sp)
8110063c:	df000115 	stw	fp,4(sp)
81100640:	df000104 	addi	fp,sp,4
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100644:	01000284 	movi	r4,10
81100648:	1100d880 	call	81100d88 <read_reg>
8110064c:	e0bfff15 	stw	r2,-4(fp)

	aux |= CTR_RESET_MASK;
81100650:	e0bfff17 	ldw	r2,-4(fp)
81100654:	10800134 	orhi	r2,r2,4
81100658:	e0bfff15 	stw	r2,-4(fp)

	write_reg(SYNC_CTR_REG_OFFSET, aux);
8110065c:	e17fff17 	ldw	r5,-4(fp)
81100660:	01000284 	movi	r4,10
81100664:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100668:	00800044 	movi	r2,1
}
8110066c:	e037883a 	mov	sp,fp
81100670:	dfc00117 	ldw	ra,4(sp)
81100674:	df000017 	ldw	fp,0(sp)
81100678:	dec00204 	addi	sp,sp,8
8110067c:	f800283a 	ret

81100680 <sync_ctr_one_shot>:
 * @param [in] void
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_one_shot(void)
{
81100680:	defffd04 	addi	sp,sp,-12
81100684:	dfc00215 	stw	ra,8(sp)
81100688:	df000115 	stw	fp,4(sp)
8110068c:	df000104 	addi	fp,sp,4
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100690:	01000284 	movi	r4,10
81100694:	1100d880 	call	81100d88 <read_reg>
81100698:	e0bfff15 	stw	r2,-4(fp)

	aux |= CTR_ONE_SHOT_MASK;
8110069c:	e0bfff17 	ldw	r2,-4(fp)
811006a0:	108000b4 	orhi	r2,r2,2
811006a4:	e0bfff15 	stw	r2,-4(fp)

	write_reg(SYNC_CTR_REG_OFFSET, aux);
811006a8:	e17fff17 	ldw	r5,-4(fp)
811006ac:	01000284 	movi	r4,10
811006b0:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811006b4:	00800044 	movi	r2,1
}
811006b8:	e037883a 	mov	sp,fp
811006bc:	dfc00117 	ldw	ra,4(sp)
811006c0:	df000017 	ldw	fp,0(sp)
811006c4:	dec00204 	addi	sp,sp,8
811006c8:	f800283a 	ret

811006cc <sync_ctr_err_inj>:
 * @param [in] void
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_err_inj(void)
{
811006cc:	defffd04 	addi	sp,sp,-12
811006d0:	dfc00215 	stw	ra,8(sp)
811006d4:	df000115 	stw	fp,4(sp)
811006d8:	df000104 	addi	fp,sp,4
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
811006dc:	01000284 	movi	r4,10
811006e0:	1100d880 	call	81100d88 <read_reg>
811006e4:	e0bfff15 	stw	r2,-4(fp)

	aux |= CTR_ERR_INJ_MASK;
811006e8:	e0bfff17 	ldw	r2,-4(fp)
811006ec:	10800074 	orhi	r2,r2,1
811006f0:	e0bfff15 	stw	r2,-4(fp)

	write_reg(SYNC_CTR_REG_OFFSET, aux);
811006f4:	e17fff17 	ldw	r5,-4(fp)
811006f8:	01000284 	movi	r4,10
811006fc:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100700:	00800044 	movi	r2,1
}
81100704:	e037883a 	mov	sp,fp
81100708:	dfc00117 	ldw	ra,4(sp)
8110070c:	df000017 	ldw	fp,0(sp)
81100710:	dec00204 	addi	sp,sp,8
81100714:	f800283a 	ret

81100718 <sync_ctr_sync_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_sync_out_enable(bool value)
{
81100718:	defffc04 	addi	sp,sp,-16
8110071c:	dfc00315 	stw	ra,12(sp)
81100720:	df000215 	stw	fp,8(sp)
81100724:	df000204 	addi	fp,sp,8
81100728:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
8110072c:	01000284 	movi	r4,10
81100730:	1100d880 	call	81100d88 <read_reg>
81100734:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100738:	e0bfff17 	ldw	r2,-4(fp)
8110073c:	1000051e 	bne	r2,zero,81100754 <sync_ctr_sync_out_enable+0x3c>
	aux &= ~CTR_SYNC_OUT_EN_MASK;
81100740:	e0fffe17 	ldw	r3,-8(fp)
81100744:	00bfbfc4 	movi	r2,-257
81100748:	1884703a 	and	r2,r3,r2
8110074c:	e0bffe15 	stw	r2,-8(fp)
81100750:	00000306 	br	81100760 <sync_ctr_sync_out_enable+0x48>
	}
	else {
	aux |= CTR_SYNC_OUT_EN_MASK;
81100754:	e0bffe17 	ldw	r2,-8(fp)
81100758:	10804014 	ori	r2,r2,256
8110075c:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
81100760:	e17ffe17 	ldw	r5,-8(fp)
81100764:	01000284 	movi	r4,10
81100768:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
8110076c:	00800044 	movi	r2,1
}
81100770:	e037883a 	mov	sp,fp
81100774:	dfc00117 	ldw	ra,4(sp)
81100778:	df000017 	ldw	fp,0(sp)
8110077c:	dec00204 	addi	sp,sp,8
81100780:	f800283a 	ret

81100784 <sync_ctr_cha_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_cha_out_enable(bool value)
{
81100784:	defffc04 	addi	sp,sp,-16
81100788:	dfc00315 	stw	ra,12(sp)
8110078c:	df000215 	stw	fp,8(sp)
81100790:	df000204 	addi	fp,sp,8
81100794:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100798:	01000284 	movi	r4,10
8110079c:	1100d880 	call	81100d88 <read_reg>
811007a0:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
811007a4:	e0bfff17 	ldw	r2,-4(fp)
811007a8:	1000051e 	bne	r2,zero,811007c0 <sync_ctr_cha_out_enable+0x3c>
	aux &= ~CTR_CHA_EN_MASK;
811007ac:	e0fffe17 	ldw	r3,-8(fp)
811007b0:	00bfff84 	movi	r2,-2
811007b4:	1884703a 	and	r2,r3,r2
811007b8:	e0bffe15 	stw	r2,-8(fp)
811007bc:	00000306 	br	811007cc <sync_ctr_cha_out_enable+0x48>
	}
	else {
	aux |= CTR_CHA_EN_MASK;
811007c0:	e0bffe17 	ldw	r2,-8(fp)
811007c4:	10800054 	ori	r2,r2,1
811007c8:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
811007cc:	e17ffe17 	ldw	r5,-8(fp)
811007d0:	01000284 	movi	r4,10
811007d4:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811007d8:	00800044 	movi	r2,1
}
811007dc:	e037883a 	mov	sp,fp
811007e0:	dfc00117 	ldw	ra,4(sp)
811007e4:	df000017 	ldw	fp,0(sp)
811007e8:	dec00204 	addi	sp,sp,8
811007ec:	f800283a 	ret

811007f0 <sync_ctr_chb_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_chb_out_enable(bool value)
{
811007f0:	defffc04 	addi	sp,sp,-16
811007f4:	dfc00315 	stw	ra,12(sp)
811007f8:	df000215 	stw	fp,8(sp)
811007fc:	df000204 	addi	fp,sp,8
81100800:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100804:	01000284 	movi	r4,10
81100808:	1100d880 	call	81100d88 <read_reg>
8110080c:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100810:	e0bfff17 	ldw	r2,-4(fp)
81100814:	1000051e 	bne	r2,zero,8110082c <sync_ctr_chb_out_enable+0x3c>
	aux &= ~CTR_CHB_EN_MASK;
81100818:	e0fffe17 	ldw	r3,-8(fp)
8110081c:	00bfff44 	movi	r2,-3
81100820:	1884703a 	and	r2,r3,r2
81100824:	e0bffe15 	stw	r2,-8(fp)
81100828:	00000306 	br	81100838 <sync_ctr_chb_out_enable+0x48>
	}
	else {
	aux |= CTR_CHB_EN_MASK;
8110082c:	e0bffe17 	ldw	r2,-8(fp)
81100830:	10800094 	ori	r2,r2,2
81100834:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
81100838:	e17ffe17 	ldw	r5,-8(fp)
8110083c:	01000284 	movi	r4,10
81100840:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100844:	00800044 	movi	r2,1
}
81100848:	e037883a 	mov	sp,fp
8110084c:	dfc00117 	ldw	ra,4(sp)
81100850:	df000017 	ldw	fp,0(sp)
81100854:	dec00204 	addi	sp,sp,8
81100858:	f800283a 	ret

8110085c <sync_ctr_chc_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_chc_out_enable(bool value)
{
8110085c:	defffc04 	addi	sp,sp,-16
81100860:	dfc00315 	stw	ra,12(sp)
81100864:	df000215 	stw	fp,8(sp)
81100868:	df000204 	addi	fp,sp,8
8110086c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100870:	01000284 	movi	r4,10
81100874:	1100d880 	call	81100d88 <read_reg>
81100878:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
8110087c:	e0bfff17 	ldw	r2,-4(fp)
81100880:	1000051e 	bne	r2,zero,81100898 <sync_ctr_chc_out_enable+0x3c>
	aux &= ~CTR_CHC_EN_MASK;
81100884:	e0fffe17 	ldw	r3,-8(fp)
81100888:	00bffec4 	movi	r2,-5
8110088c:	1884703a 	and	r2,r3,r2
81100890:	e0bffe15 	stw	r2,-8(fp)
81100894:	00000306 	br	811008a4 <sync_ctr_chc_out_enable+0x48>
	}
	else {
	aux |= CTR_CHC_EN_MASK;
81100898:	e0bffe17 	ldw	r2,-8(fp)
8110089c:	10800114 	ori	r2,r2,4
811008a0:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
811008a4:	e17ffe17 	ldw	r5,-8(fp)
811008a8:	01000284 	movi	r4,10
811008ac:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811008b0:	00800044 	movi	r2,1
}
811008b4:	e037883a 	mov	sp,fp
811008b8:	dfc00117 	ldw	ra,4(sp)
811008bc:	df000017 	ldw	fp,0(sp)
811008c0:	dec00204 	addi	sp,sp,8
811008c4:	f800283a 	ret

811008c8 <sync_ctr_chd_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_chd_out_enable(bool value)
{
811008c8:	defffc04 	addi	sp,sp,-16
811008cc:	dfc00315 	stw	ra,12(sp)
811008d0:	df000215 	stw	fp,8(sp)
811008d4:	df000204 	addi	fp,sp,8
811008d8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
811008dc:	01000284 	movi	r4,10
811008e0:	1100d880 	call	81100d88 <read_reg>
811008e4:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
811008e8:	e0bfff17 	ldw	r2,-4(fp)
811008ec:	1000051e 	bne	r2,zero,81100904 <sync_ctr_chd_out_enable+0x3c>
	aux &= ~CTR_CHD_EN_MASK;
811008f0:	e0fffe17 	ldw	r3,-8(fp)
811008f4:	00bffdc4 	movi	r2,-9
811008f8:	1884703a 	and	r2,r3,r2
811008fc:	e0bffe15 	stw	r2,-8(fp)
81100900:	00000306 	br	81100910 <sync_ctr_chd_out_enable+0x48>
	}
	else {
	aux |= CTR_CHD_EN_MASK;
81100904:	e0bffe17 	ldw	r2,-8(fp)
81100908:	10800214 	ori	r2,r2,8
8110090c:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
81100910:	e17ffe17 	ldw	r5,-8(fp)
81100914:	01000284 	movi	r4,10
81100918:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
8110091c:	00800044 	movi	r2,1
}
81100920:	e037883a 	mov	sp,fp
81100924:	dfc00117 	ldw	ra,4(sp)
81100928:	df000017 	ldw	fp,0(sp)
8110092c:	dec00204 	addi	sp,sp,8
81100930:	f800283a 	ret

81100934 <sync_ctr_che_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_che_out_enable(bool value)
{
81100934:	defffc04 	addi	sp,sp,-16
81100938:	dfc00315 	stw	ra,12(sp)
8110093c:	df000215 	stw	fp,8(sp)
81100940:	df000204 	addi	fp,sp,8
81100944:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100948:	01000284 	movi	r4,10
8110094c:	1100d880 	call	81100d88 <read_reg>
81100950:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100954:	e0bfff17 	ldw	r2,-4(fp)
81100958:	1000051e 	bne	r2,zero,81100970 <sync_ctr_che_out_enable+0x3c>
	aux &= ~CTR_CHE_EN_MASK;
8110095c:	e0fffe17 	ldw	r3,-8(fp)
81100960:	00bffbc4 	movi	r2,-17
81100964:	1884703a 	and	r2,r3,r2
81100968:	e0bffe15 	stw	r2,-8(fp)
8110096c:	00000306 	br	8110097c <sync_ctr_che_out_enable+0x48>
	}
	else {
	aux |= CTR_CHE_EN_MASK;
81100970:	e0bffe17 	ldw	r2,-8(fp)
81100974:	10800414 	ori	r2,r2,16
81100978:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
8110097c:	e17ffe17 	ldw	r5,-8(fp)
81100980:	01000284 	movi	r4,10
81100984:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100988:	00800044 	movi	r2,1
}
8110098c:	e037883a 	mov	sp,fp
81100990:	dfc00117 	ldw	ra,4(sp)
81100994:	df000017 	ldw	fp,0(sp)
81100998:	dec00204 	addi	sp,sp,8
8110099c:	f800283a 	ret

811009a0 <sync_ctr_chf_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_chf_out_enable(bool value)
{
811009a0:	defffc04 	addi	sp,sp,-16
811009a4:	dfc00315 	stw	ra,12(sp)
811009a8:	df000215 	stw	fp,8(sp)
811009ac:	df000204 	addi	fp,sp,8
811009b0:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
811009b4:	01000284 	movi	r4,10
811009b8:	1100d880 	call	81100d88 <read_reg>
811009bc:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
811009c0:	e0bfff17 	ldw	r2,-4(fp)
811009c4:	1000051e 	bne	r2,zero,811009dc <sync_ctr_chf_out_enable+0x3c>
	aux &= ~CTR_CHF_EN_MASK;
811009c8:	e0fffe17 	ldw	r3,-8(fp)
811009cc:	00bff7c4 	movi	r2,-33
811009d0:	1884703a 	and	r2,r3,r2
811009d4:	e0bffe15 	stw	r2,-8(fp)
811009d8:	00000306 	br	811009e8 <sync_ctr_chf_out_enable+0x48>
	}
	else {
	aux |= CTR_CHF_EN_MASK;
811009dc:	e0bffe17 	ldw	r2,-8(fp)
811009e0:	10800814 	ori	r2,r2,32
811009e4:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
811009e8:	e17ffe17 	ldw	r5,-8(fp)
811009ec:	01000284 	movi	r4,10
811009f0:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
811009f4:	00800044 	movi	r2,1
}
811009f8:	e037883a 	mov	sp,fp
811009fc:	dfc00117 	ldw	ra,4(sp)
81100a00:	df000017 	ldw	fp,0(sp)
81100a04:	dec00204 	addi	sp,sp,8
81100a08:	f800283a 	ret

81100a0c <sync_ctr_chg_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_chg_out_enable(bool value)
{
81100a0c:	defffc04 	addi	sp,sp,-16
81100a10:	dfc00315 	stw	ra,12(sp)
81100a14:	df000215 	stw	fp,8(sp)
81100a18:	df000204 	addi	fp,sp,8
81100a1c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100a20:	01000284 	movi	r4,10
81100a24:	1100d880 	call	81100d88 <read_reg>
81100a28:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100a2c:	e0bfff17 	ldw	r2,-4(fp)
81100a30:	1000051e 	bne	r2,zero,81100a48 <sync_ctr_chg_out_enable+0x3c>
	aux &= ~CTR_CHG_EN_MASK;
81100a34:	e0fffe17 	ldw	r3,-8(fp)
81100a38:	00bfefc4 	movi	r2,-65
81100a3c:	1884703a 	and	r2,r3,r2
81100a40:	e0bffe15 	stw	r2,-8(fp)
81100a44:	00000306 	br	81100a54 <sync_ctr_chg_out_enable+0x48>
	}
	else {
	aux |= CTR_CHG_EN_MASK;
81100a48:	e0bffe17 	ldw	r2,-8(fp)
81100a4c:	10801014 	ori	r2,r2,64
81100a50:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
81100a54:	e17ffe17 	ldw	r5,-8(fp)
81100a58:	01000284 	movi	r4,10
81100a5c:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100a60:	00800044 	movi	r2,1
}
81100a64:	e037883a 	mov	sp,fp
81100a68:	dfc00117 	ldw	ra,4(sp)
81100a6c:	df000017 	ldw	fp,0(sp)
81100a70:	dec00204 	addi	sp,sp,8
81100a74:	f800283a 	ret

81100a78 <sync_ctr_chh_out_enable>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_ctr_chh_out_enable(bool value)
{
81100a78:	defffc04 	addi	sp,sp,-16
81100a7c:	dfc00315 	stw	ra,12(sp)
81100a80:	df000215 	stw	fp,8(sp)
81100a84:	df000204 	addi	fp,sp,8
81100a88:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_CTR_REG_OFFSET);
81100a8c:	01000284 	movi	r4,10
81100a90:	1100d880 	call	81100d88 <read_reg>
81100a94:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100a98:	e0bfff17 	ldw	r2,-4(fp)
81100a9c:	1000051e 	bne	r2,zero,81100ab4 <sync_ctr_chh_out_enable+0x3c>
	aux &= ~CTR_CHH_EN_MASK;
81100aa0:	e0fffe17 	ldw	r3,-8(fp)
81100aa4:	00bfdfc4 	movi	r2,-129
81100aa8:	1884703a 	and	r2,r3,r2
81100aac:	e0bffe15 	stw	r2,-8(fp)
81100ab0:	00000306 	br	81100ac0 <sync_ctr_chh_out_enable+0x48>
	}
	else {
	aux |= CTR_CHH_EN_MASK;
81100ab4:	e0bffe17 	ldw	r2,-8(fp)
81100ab8:	10802014 	ori	r2,r2,128
81100abc:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_CTR_REG_OFFSET, aux);
81100ac0:	e17ffe17 	ldw	r5,-8(fp)
81100ac4:	01000284 	movi	r4,10
81100ac8:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100acc:	00800044 	movi	r2,1
}
81100ad0:	e037883a 	mov	sp,fp
81100ad4:	dfc00117 	ldw	ra,4(sp)
81100ad8:	df000017 	ldw	fp,0(sp)
81100adc:	dec00204 	addi	sp,sp,8
81100ae0:	f800283a 	ret

81100ae4 <sync_int_enable_error>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_int_enable_error(bool value)
{
81100ae4:	defffc04 	addi	sp,sp,-16
81100ae8:	dfc00315 	stw	ra,12(sp)
81100aec:	df000215 	stw	fp,8(sp)
81100af0:	df000204 	addi	fp,sp,8
81100af4:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_INT_ENABLE_REG_OFFSET);
81100af8:	01000044 	movi	r4,1
81100afc:	1100d880 	call	81100d88 <read_reg>
81100b00:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100b04:	e0bfff17 	ldw	r2,-4(fp)
81100b08:	1000051e 	bne	r2,zero,81100b20 <sync_int_enable_error+0x3c>
	aux &= ~INT_ENABLE_ERROR_MASK;
81100b0c:	e0fffe17 	ldw	r3,-8(fp)
81100b10:	00bfff44 	movi	r2,-3
81100b14:	1884703a 	and	r2,r3,r2
81100b18:	e0bffe15 	stw	r2,-8(fp)
81100b1c:	00000306 	br	81100b2c <sync_int_enable_error+0x48>
	}
	else {
	aux |= INT_ENABLE_ERROR_MASK;
81100b20:	e0bffe17 	ldw	r2,-8(fp)
81100b24:	10800094 	ori	r2,r2,2
81100b28:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_INT_ENABLE_REG_OFFSET, aux);
81100b2c:	e17ffe17 	ldw	r5,-8(fp)
81100b30:	01000044 	movi	r4,1
81100b34:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100b38:	00800044 	movi	r2,1
}
81100b3c:	e037883a 	mov	sp,fp
81100b40:	dfc00117 	ldw	ra,4(sp)
81100b44:	df000017 	ldw	fp,0(sp)
81100b48:	dec00204 	addi	sp,sp,8
81100b4c:	f800283a 	ret

81100b50 <sync_int_enable_blank>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_int_enable_blank(bool value)
{
81100b50:	defffc04 	addi	sp,sp,-16
81100b54:	dfc00315 	stw	ra,12(sp)
81100b58:	df000215 	stw	fp,8(sp)
81100b5c:	df000204 	addi	fp,sp,8
81100b60:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_INT_ENABLE_REG_OFFSET);
81100b64:	01000044 	movi	r4,1
81100b68:	1100d880 	call	81100d88 <read_reg>
81100b6c:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100b70:	e0bfff17 	ldw	r2,-4(fp)
81100b74:	1000051e 	bne	r2,zero,81100b8c <sync_int_enable_blank+0x3c>
	aux &= ~INT_ENABLE_BLANK_MASK;
81100b78:	e0fffe17 	ldw	r3,-8(fp)
81100b7c:	00bfff84 	movi	r2,-2
81100b80:	1884703a 	and	r2,r3,r2
81100b84:	e0bffe15 	stw	r2,-8(fp)
81100b88:	00000306 	br	81100b98 <sync_int_enable_blank+0x48>
	}
	else {
	aux |= INT_ENABLE_BLANK_MASK;
81100b8c:	e0bffe17 	ldw	r2,-8(fp)
81100b90:	10800054 	ori	r2,r2,1
81100b94:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_INT_ENABLE_REG_OFFSET, aux);
81100b98:	e17ffe17 	ldw	r5,-8(fp)
81100b9c:	01000044 	movi	r4,1
81100ba0:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100ba4:	00800044 	movi	r2,1
}
81100ba8:	e037883a 	mov	sp,fp
81100bac:	dfc00117 	ldw	ra,4(sp)
81100bb0:	df000017 	ldw	fp,0(sp)
81100bb4:	dec00204 	addi	sp,sp,8
81100bb8:	f800283a 	ret

81100bbc <sync_int_flag_clear_error>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_int_flag_clear_error(bool value)
{
81100bbc:	defffc04 	addi	sp,sp,-16
81100bc0:	dfc00315 	stw	ra,12(sp)
81100bc4:	df000215 	stw	fp,8(sp)
81100bc8:	df000204 	addi	fp,sp,8
81100bcc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_INT_FLAG_CLEAR_REG_OFFSET);
81100bd0:	01000084 	movi	r4,2
81100bd4:	1100d880 	call	81100d88 <read_reg>
81100bd8:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100bdc:	e0bfff17 	ldw	r2,-4(fp)
81100be0:	1000051e 	bne	r2,zero,81100bf8 <sync_int_flag_clear_error+0x3c>
	aux &= ~INT_FLAG_CLEAR_ERROR_MASK;
81100be4:	e0fffe17 	ldw	r3,-8(fp)
81100be8:	00bfff44 	movi	r2,-3
81100bec:	1884703a 	and	r2,r3,r2
81100bf0:	e0bffe15 	stw	r2,-8(fp)
81100bf4:	00000306 	br	81100c04 <sync_int_flag_clear_error+0x48>
	}
	else {
	aux |= INT_FLAG_CLEAR_ERROR_MASK;
81100bf8:	e0bffe17 	ldw	r2,-8(fp)
81100bfc:	10800094 	ori	r2,r2,2
81100c00:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_INT_FLAG_CLEAR_REG_OFFSET, aux);
81100c04:	e17ffe17 	ldw	r5,-8(fp)
81100c08:	01000084 	movi	r4,2
81100c0c:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100c10:	00800044 	movi	r2,1
}
81100c14:	e037883a 	mov	sp,fp
81100c18:	dfc00117 	ldw	ra,4(sp)
81100c1c:	df000017 	ldw	fp,0(sp)
81100c20:	dec00204 	addi	sp,sp,8
81100c24:	f800283a 	ret

81100c28 <sync_int_flag_clear_blank>:
 * @param [in] bool value
 *
 * @retval bool TRUE
 */
PUBLIC bool sync_int_flag_clear_blank(bool value)
{
81100c28:	defffc04 	addi	sp,sp,-16
81100c2c:	dfc00315 	stw	ra,12(sp)
81100c30:	df000215 	stw	fp,8(sp)
81100c34:	df000204 	addi	fp,sp,8
81100c38:	e13fff15 	stw	r4,-4(fp)
	alt_u32 aux;

	aux = read_reg(SYNC_INT_FLAG_CLEAR_REG_OFFSET);
81100c3c:	01000084 	movi	r4,2
81100c40:	1100d880 	call	81100d88 <read_reg>
81100c44:	e0bffe15 	stw	r2,-8(fp)

	if (value == BIT_OFF) {
81100c48:	e0bfff17 	ldw	r2,-4(fp)
81100c4c:	1000051e 	bne	r2,zero,81100c64 <sync_int_flag_clear_blank+0x3c>
	aux &= ~INT_FLAG_CLEAR_BLANK_MASK;
81100c50:	e0fffe17 	ldw	r3,-8(fp)
81100c54:	00bfff84 	movi	r2,-2
81100c58:	1884703a 	and	r2,r3,r2
81100c5c:	e0bffe15 	stw	r2,-8(fp)
81100c60:	00000306 	br	81100c70 <sync_int_flag_clear_blank+0x48>
	}
	else {
	aux |= INT_FLAG_CLEAR_BLANK_MASK;
81100c64:	e0bffe17 	ldw	r2,-8(fp)
81100c68:	10800054 	ori	r2,r2,1
81100c6c:	e0bffe15 	stw	r2,-8(fp)
	}

	write_reg(SYNC_INT_FLAG_CLEAR_REG_OFFSET, aux);
81100c70:	e17ffe17 	ldw	r5,-8(fp)
81100c74:	01000084 	movi	r4,2
81100c78:	1100d340 	call	81100d34 <write_reg>
 	return  TRUE;
81100c7c:	00800044 	movi	r2,1
}
81100c80:	e037883a 	mov	sp,fp
81100c84:	dfc00117 	ldw	ra,4(sp)
81100c88:	df000017 	ldw	fp,0(sp)
81100c8c:	dec00204 	addi	sp,sp,8
81100c90:	f800283a 	ret

81100c94 <sync_int_flag_error>:
 * @param [in] void
 *
 * @retval bool result
 */
PUBLIC bool sync_int_flag_error(void)
{
81100c94:	defffc04 	addi	sp,sp,-16
81100c98:	dfc00315 	stw	ra,12(sp)
81100c9c:	df000215 	stw	fp,8(sp)
81100ca0:	df000204 	addi	fp,sp,8
	alt_u32 aux;
	bool result;

	aux = read_reg(SYNC_INT_FLAG_REG_OFFSET);
81100ca4:	010000c4 	movi	r4,3
81100ca8:	1100d880 	call	81100d88 <read_reg>
81100cac:	e0bfff15 	stw	r2,-4(fp)

	if (aux & INT_FLAG_ERROR_MASK) {
81100cb0:	e0bfff17 	ldw	r2,-4(fp)
81100cb4:	1080008c 	andi	r2,r2,2
81100cb8:	10000326 	beq	r2,zero,81100cc8 <sync_int_flag_error+0x34>
		result = TRUE;
81100cbc:	00800044 	movi	r2,1
81100cc0:	e0bffe15 	stw	r2,-8(fp)
81100cc4:	00000106 	br	81100ccc <sync_int_flag_error+0x38>
	}
	else {
		result = FALSE;
81100cc8:	e03ffe15 	stw	zero,-8(fp)
	}
	return result;
81100ccc:	e0bffe17 	ldw	r2,-8(fp)
}
81100cd0:	e037883a 	mov	sp,fp
81100cd4:	dfc00117 	ldw	ra,4(sp)
81100cd8:	df000017 	ldw	fp,0(sp)
81100cdc:	dec00204 	addi	sp,sp,8
81100ce0:	f800283a 	ret

81100ce4 <sync_int_flag_blank>:
 * @param [in] void
 *
 * @retval bool result
 */
PUBLIC bool sync_int_flag_blank(void)
{
81100ce4:	defffc04 	addi	sp,sp,-16
81100ce8:	dfc00315 	stw	ra,12(sp)
81100cec:	df000215 	stw	fp,8(sp)
81100cf0:	df000204 	addi	fp,sp,8
	alt_u32 aux;
	bool result;

	aux = read_reg(SYNC_INT_FLAG_REG_OFFSET);
81100cf4:	010000c4 	movi	r4,3
81100cf8:	1100d880 	call	81100d88 <read_reg>
81100cfc:	e0bfff15 	stw	r2,-4(fp)

	if (aux & INT_FLAG_BLANK_MASK) {
81100d00:	e0bfff17 	ldw	r2,-4(fp)
81100d04:	1080004c 	andi	r2,r2,1
81100d08:	10000326 	beq	r2,zero,81100d18 <sync_int_flag_blank+0x34>
		result = TRUE;
81100d0c:	00800044 	movi	r2,1
81100d10:	e0bffe15 	stw	r2,-8(fp)
81100d14:	00000106 	br	81100d1c <sync_int_flag_blank+0x38>
	}
	else {
		result = FALSE;
81100d18:	e03ffe15 	stw	zero,-8(fp)
	}
	return result;
81100d1c:	e0bffe17 	ldw	r2,-8(fp)
}
81100d20:	e037883a 	mov	sp,fp
81100d24:	dfc00117 	ldw	ra,4(sp)
81100d28:	df000017 	ldw	fp,0(sp)
81100d2c:	dec00204 	addi	sp,sp,8
81100d30:	f800283a 	ret

81100d34 <write_reg>:
 * @param [in] alt_u32 value
 *
 * @retval TRUE -> success
 */
PRIVATE bool write_reg(alt_u32 offset, alt_u32 value)
{
81100d34:	defffc04 	addi	sp,sp,-16
81100d38:	df000315 	stw	fp,12(sp)
81100d3c:	df000304 	addi	fp,sp,12
81100d40:	e13ffe15 	stw	r4,-8(fp)
81100d44:	e17fff15 	stw	r5,-4(fp)
	alt_u32 *p_addr = (alt_u32 *) SYNC_BASE_ADDR;
81100d48:	00a00034 	movhi	r2,32768
81100d4c:	10810004 	addi	r2,r2,1024
81100d50:	e0bffd15 	stw	r2,-12(fp)
	*(p_addr + offset) = value;
81100d54:	e0bffe17 	ldw	r2,-8(fp)
81100d58:	1085883a 	add	r2,r2,r2
81100d5c:	1085883a 	add	r2,r2,r2
81100d60:	1007883a 	mov	r3,r2
81100d64:	e0bffd17 	ldw	r2,-12(fp)
81100d68:	10c5883a 	add	r2,r2,r3
81100d6c:	e0ffff17 	ldw	r3,-4(fp)
81100d70:	10c00015 	stw	r3,0(r2)
	return  TRUE;
81100d74:	00800044 	movi	r2,1
}
81100d78:	e037883a 	mov	sp,fp
81100d7c:	df000017 	ldw	fp,0(sp)
81100d80:	dec00104 	addi	sp,sp,4
81100d84:	f800283a 	ret

81100d88 <read_reg>:
 * @param [in] alt_u32 offset
  *
 * @retval alt_u32 value -> reg
 */
PRIVATE alt_u32 read_reg(alt_u32 offset)
{
81100d88:	defffc04 	addi	sp,sp,-16
81100d8c:	df000315 	stw	fp,12(sp)
81100d90:	df000304 	addi	fp,sp,12
81100d94:	e13fff15 	stw	r4,-4(fp)
	alt_u32 value;

    alt_u32 *p_addr = (alt_u32 *) SYNC_BASE_ADDR;
81100d98:	00a00034 	movhi	r2,32768
81100d9c:	10810004 	addi	r2,r2,1024
81100da0:	e0bffd15 	stw	r2,-12(fp)
 	value = *(p_addr + offset);
81100da4:	e0bfff17 	ldw	r2,-4(fp)
81100da8:	1085883a 	add	r2,r2,r2
81100dac:	1085883a 	add	r2,r2,r2
81100db0:	1007883a 	mov	r3,r2
81100db4:	e0bffd17 	ldw	r2,-12(fp)
81100db8:	10c5883a 	add	r2,r2,r3
81100dbc:	10800017 	ldw	r2,0(r2)
81100dc0:	e0bffe15 	stw	r2,-8(fp)
	return value;
81100dc4:	e0bffe17 	ldw	r2,-8(fp)
}
81100dc8:	e037883a 	mov	sp,fp
81100dcc:	df000017 	ldw	fp,0(sp)
81100dd0:	dec00104 	addi	sp,sp,4
81100dd4:	f800283a 	ret

81100dd8 <main>:

#include <stdio.h>
#include "driver/sync/sync.h"

int main()
{
81100dd8:	defffd04 	addi	sp,sp,-12
81100ddc:	dfc00215 	stw	ra,8(sp)
81100de0:	df000115 	stw	fp,4(sp)
81100de4:	df000104 	addi	fp,sp,4
  bool flag;

  printf("Hello from Nios II!\n");
81100de8:	01204474 	movhi	r4,33041
81100dec:	21251d04 	addi	r4,r4,-27532
81100df0:	1100ed40 	call	81100ed4 <puts>

  flag = sync_status_extn_int();
81100df4:	110027c0 	call	8110027c <sync_status_extn_int>
81100df8:	e0bfff15 	stw	r2,-4(fp)

  return 0;
81100dfc:	0005883a 	mov	r2,zero
}
81100e00:	e037883a 	mov	sp,fp
81100e04:	dfc00117 	ldw	ra,4(sp)
81100e08:	df000017 	ldw	fp,0(sp)
81100e0c:	dec00204 	addi	sp,sp,8
81100e10:	f800283a 	ret

81100e14 <_puts_r>:
81100e14:	defff604 	addi	sp,sp,-40
81100e18:	dc000715 	stw	r16,28(sp)
81100e1c:	2021883a 	mov	r16,r4
81100e20:	2809883a 	mov	r4,r5
81100e24:	dc400815 	stw	r17,32(sp)
81100e28:	dfc00915 	stw	ra,36(sp)
81100e2c:	2823883a 	mov	r17,r5
81100e30:	1100ee80 	call	81100ee8 <strlen>
81100e34:	10c00044 	addi	r3,r2,1
81100e38:	d8800115 	stw	r2,4(sp)
81100e3c:	00a04474 	movhi	r2,33041
81100e40:	10a52204 	addi	r2,r2,-27512
81100e44:	d8800215 	stw	r2,8(sp)
81100e48:	00800044 	movi	r2,1
81100e4c:	d8800315 	stw	r2,12(sp)
81100e50:	00800084 	movi	r2,2
81100e54:	dc400015 	stw	r17,0(sp)
81100e58:	d8c00615 	stw	r3,24(sp)
81100e5c:	dec00415 	stw	sp,16(sp)
81100e60:	d8800515 	stw	r2,20(sp)
81100e64:	80000226 	beq	r16,zero,81100e70 <_puts_r+0x5c>
81100e68:	80800e17 	ldw	r2,56(r16)
81100e6c:	10001426 	beq	r2,zero,81100ec0 <_puts_r+0xac>
81100e70:	81400217 	ldw	r5,8(r16)
81100e74:	2880030b 	ldhu	r2,12(r5)
81100e78:	10c8000c 	andi	r3,r2,8192
81100e7c:	1800061e 	bne	r3,zero,81100e98 <_puts_r+0x84>
81100e80:	29001917 	ldw	r4,100(r5)
81100e84:	00f7ffc4 	movi	r3,-8193
81100e88:	10880014 	ori	r2,r2,8192
81100e8c:	20c6703a 	and	r3,r4,r3
81100e90:	2880030d 	sth	r2,12(r5)
81100e94:	28c01915 	stw	r3,100(r5)
81100e98:	d9800404 	addi	r6,sp,16
81100e9c:	8009883a 	mov	r4,r16
81100ea0:	11013200 	call	81101320 <__sfvwrite_r>
81100ea4:	1000091e 	bne	r2,zero,81100ecc <_puts_r+0xb8>
81100ea8:	00800284 	movi	r2,10
81100eac:	dfc00917 	ldw	ra,36(sp)
81100eb0:	dc400817 	ldw	r17,32(sp)
81100eb4:	dc000717 	ldw	r16,28(sp)
81100eb8:	dec00a04 	addi	sp,sp,40
81100ebc:	f800283a 	ret
81100ec0:	8009883a 	mov	r4,r16
81100ec4:	11012d00 	call	811012d0 <__sinit>
81100ec8:	003fe906 	br	81100e70 <__reset+0xfb0e0e70>
81100ecc:	00bfffc4 	movi	r2,-1
81100ed0:	003ff606 	br	81100eac <__reset+0xfb0e0eac>

81100ed4 <puts>:
81100ed4:	00a04474 	movhi	r2,33041
81100ed8:	10ac7d04 	addi	r2,r2,-19980
81100edc:	200b883a 	mov	r5,r4
81100ee0:	11000017 	ldw	r4,0(r2)
81100ee4:	1100e141 	jmpi	81100e14 <_puts_r>

81100ee8 <strlen>:
81100ee8:	208000cc 	andi	r2,r4,3
81100eec:	10002026 	beq	r2,zero,81100f70 <strlen+0x88>
81100ef0:	20800007 	ldb	r2,0(r4)
81100ef4:	10002026 	beq	r2,zero,81100f78 <strlen+0x90>
81100ef8:	2005883a 	mov	r2,r4
81100efc:	00000206 	br	81100f08 <strlen+0x20>
81100f00:	10c00007 	ldb	r3,0(r2)
81100f04:	18001826 	beq	r3,zero,81100f68 <strlen+0x80>
81100f08:	10800044 	addi	r2,r2,1
81100f0c:	10c000cc 	andi	r3,r2,3
81100f10:	183ffb1e 	bne	r3,zero,81100f00 <__reset+0xfb0e0f00>
81100f14:	10c00017 	ldw	r3,0(r2)
81100f18:	01ffbff4 	movhi	r7,65279
81100f1c:	39ffbfc4 	addi	r7,r7,-257
81100f20:	00ca303a 	nor	r5,zero,r3
81100f24:	01a02074 	movhi	r6,32897
81100f28:	19c7883a 	add	r3,r3,r7
81100f2c:	31a02004 	addi	r6,r6,-32640
81100f30:	1946703a 	and	r3,r3,r5
81100f34:	1986703a 	and	r3,r3,r6
81100f38:	1800091e 	bne	r3,zero,81100f60 <strlen+0x78>
81100f3c:	10800104 	addi	r2,r2,4
81100f40:	10c00017 	ldw	r3,0(r2)
81100f44:	19cb883a 	add	r5,r3,r7
81100f48:	00c6303a 	nor	r3,zero,r3
81100f4c:	28c6703a 	and	r3,r5,r3
81100f50:	1986703a 	and	r3,r3,r6
81100f54:	183ff926 	beq	r3,zero,81100f3c <__reset+0xfb0e0f3c>
81100f58:	00000106 	br	81100f60 <strlen+0x78>
81100f5c:	10800044 	addi	r2,r2,1
81100f60:	10c00007 	ldb	r3,0(r2)
81100f64:	183ffd1e 	bne	r3,zero,81100f5c <__reset+0xfb0e0f5c>
81100f68:	1105c83a 	sub	r2,r2,r4
81100f6c:	f800283a 	ret
81100f70:	2005883a 	mov	r2,r4
81100f74:	003fe706 	br	81100f14 <__reset+0xfb0e0f14>
81100f78:	0005883a 	mov	r2,zero
81100f7c:	f800283a 	ret

81100f80 <__fp_unlock>:
81100f80:	0005883a 	mov	r2,zero
81100f84:	f800283a 	ret

81100f88 <_cleanup_r>:
81100f88:	01604434 	movhi	r5,33040
81100f8c:	294bc704 	addi	r5,r5,12060
81100f90:	11018a01 	jmpi	811018a0 <_fwalk_reent>

81100f94 <__sinit.part.1>:
81100f94:	defff704 	addi	sp,sp,-36
81100f98:	00e04434 	movhi	r3,33040
81100f9c:	dfc00815 	stw	ra,32(sp)
81100fa0:	ddc00715 	stw	r23,28(sp)
81100fa4:	dd800615 	stw	r22,24(sp)
81100fa8:	dd400515 	stw	r21,20(sp)
81100fac:	dd000415 	stw	r20,16(sp)
81100fb0:	dcc00315 	stw	r19,12(sp)
81100fb4:	dc800215 	stw	r18,8(sp)
81100fb8:	dc400115 	stw	r17,4(sp)
81100fbc:	dc000015 	stw	r16,0(sp)
81100fc0:	18c3e204 	addi	r3,r3,3976
81100fc4:	24000117 	ldw	r16,4(r4)
81100fc8:	20c00f15 	stw	r3,60(r4)
81100fcc:	2080bb04 	addi	r2,r4,748
81100fd0:	00c000c4 	movi	r3,3
81100fd4:	20c0b915 	stw	r3,740(r4)
81100fd8:	2080ba15 	stw	r2,744(r4)
81100fdc:	2000b815 	stw	zero,736(r4)
81100fe0:	05c00204 	movi	r23,8
81100fe4:	00800104 	movi	r2,4
81100fe8:	2025883a 	mov	r18,r4
81100fec:	b80d883a 	mov	r6,r23
81100ff0:	81001704 	addi	r4,r16,92
81100ff4:	000b883a 	mov	r5,zero
81100ff8:	80000015 	stw	zero,0(r16)
81100ffc:	80000115 	stw	zero,4(r16)
81101000:	80000215 	stw	zero,8(r16)
81101004:	8080030d 	sth	r2,12(r16)
81101008:	80001915 	stw	zero,100(r16)
8110100c:	8000038d 	sth	zero,14(r16)
81101010:	80000415 	stw	zero,16(r16)
81101014:	80000515 	stw	zero,20(r16)
81101018:	80000615 	stw	zero,24(r16)
8110101c:	11024f80 	call	811024f8 <memset>
81101020:	05a04434 	movhi	r22,33040
81101024:	94400217 	ldw	r17,8(r18)
81101028:	05604434 	movhi	r21,33040
8110102c:	05204434 	movhi	r20,33040
81101030:	04e04434 	movhi	r19,33040
81101034:	b58af604 	addi	r22,r22,11224
81101038:	ad4b0d04 	addi	r21,r21,11316
8110103c:	a50b2c04 	addi	r20,r20,11440
81101040:	9ccb4304 	addi	r19,r19,11532
81101044:	85800815 	stw	r22,32(r16)
81101048:	85400915 	stw	r21,36(r16)
8110104c:	85000a15 	stw	r20,40(r16)
81101050:	84c00b15 	stw	r19,44(r16)
81101054:	84000715 	stw	r16,28(r16)
81101058:	00800284 	movi	r2,10
8110105c:	8880030d 	sth	r2,12(r17)
81101060:	00800044 	movi	r2,1
81101064:	b80d883a 	mov	r6,r23
81101068:	89001704 	addi	r4,r17,92
8110106c:	000b883a 	mov	r5,zero
81101070:	88000015 	stw	zero,0(r17)
81101074:	88000115 	stw	zero,4(r17)
81101078:	88000215 	stw	zero,8(r17)
8110107c:	88001915 	stw	zero,100(r17)
81101080:	8880038d 	sth	r2,14(r17)
81101084:	88000415 	stw	zero,16(r17)
81101088:	88000515 	stw	zero,20(r17)
8110108c:	88000615 	stw	zero,24(r17)
81101090:	11024f80 	call	811024f8 <memset>
81101094:	94000317 	ldw	r16,12(r18)
81101098:	00800484 	movi	r2,18
8110109c:	8c400715 	stw	r17,28(r17)
811010a0:	8d800815 	stw	r22,32(r17)
811010a4:	8d400915 	stw	r21,36(r17)
811010a8:	8d000a15 	stw	r20,40(r17)
811010ac:	8cc00b15 	stw	r19,44(r17)
811010b0:	8080030d 	sth	r2,12(r16)
811010b4:	00800084 	movi	r2,2
811010b8:	80000015 	stw	zero,0(r16)
811010bc:	80000115 	stw	zero,4(r16)
811010c0:	80000215 	stw	zero,8(r16)
811010c4:	80001915 	stw	zero,100(r16)
811010c8:	8080038d 	sth	r2,14(r16)
811010cc:	80000415 	stw	zero,16(r16)
811010d0:	80000515 	stw	zero,20(r16)
811010d4:	80000615 	stw	zero,24(r16)
811010d8:	b80d883a 	mov	r6,r23
811010dc:	000b883a 	mov	r5,zero
811010e0:	81001704 	addi	r4,r16,92
811010e4:	11024f80 	call	811024f8 <memset>
811010e8:	00800044 	movi	r2,1
811010ec:	84000715 	stw	r16,28(r16)
811010f0:	85800815 	stw	r22,32(r16)
811010f4:	85400915 	stw	r21,36(r16)
811010f8:	85000a15 	stw	r20,40(r16)
811010fc:	84c00b15 	stw	r19,44(r16)
81101100:	90800e15 	stw	r2,56(r18)
81101104:	dfc00817 	ldw	ra,32(sp)
81101108:	ddc00717 	ldw	r23,28(sp)
8110110c:	dd800617 	ldw	r22,24(sp)
81101110:	dd400517 	ldw	r21,20(sp)
81101114:	dd000417 	ldw	r20,16(sp)
81101118:	dcc00317 	ldw	r19,12(sp)
8110111c:	dc800217 	ldw	r18,8(sp)
81101120:	dc400117 	ldw	r17,4(sp)
81101124:	dc000017 	ldw	r16,0(sp)
81101128:	dec00904 	addi	sp,sp,36
8110112c:	f800283a 	ret

81101130 <__fp_lock>:
81101130:	0005883a 	mov	r2,zero
81101134:	f800283a 	ret

81101138 <__sfmoreglue>:
81101138:	defffc04 	addi	sp,sp,-16
8110113c:	dc400115 	stw	r17,4(sp)
81101140:	2c7fffc4 	addi	r17,r5,-1
81101144:	8c401a24 	muli	r17,r17,104
81101148:	dc800215 	stw	r18,8(sp)
8110114c:	2825883a 	mov	r18,r5
81101150:	89401d04 	addi	r5,r17,116
81101154:	dc000015 	stw	r16,0(sp)
81101158:	dfc00315 	stw	ra,12(sp)
8110115c:	11019640 	call	81101964 <_malloc_r>
81101160:	1021883a 	mov	r16,r2
81101164:	10000726 	beq	r2,zero,81101184 <__sfmoreglue+0x4c>
81101168:	11000304 	addi	r4,r2,12
8110116c:	10000015 	stw	zero,0(r2)
81101170:	14800115 	stw	r18,4(r2)
81101174:	11000215 	stw	r4,8(r2)
81101178:	89801a04 	addi	r6,r17,104
8110117c:	000b883a 	mov	r5,zero
81101180:	11024f80 	call	811024f8 <memset>
81101184:	8005883a 	mov	r2,r16
81101188:	dfc00317 	ldw	ra,12(sp)
8110118c:	dc800217 	ldw	r18,8(sp)
81101190:	dc400117 	ldw	r17,4(sp)
81101194:	dc000017 	ldw	r16,0(sp)
81101198:	dec00404 	addi	sp,sp,16
8110119c:	f800283a 	ret

811011a0 <__sfp>:
811011a0:	defffb04 	addi	sp,sp,-20
811011a4:	dc000015 	stw	r16,0(sp)
811011a8:	04204474 	movhi	r16,33041
811011ac:	842c7c04 	addi	r16,r16,-19984
811011b0:	dcc00315 	stw	r19,12(sp)
811011b4:	2027883a 	mov	r19,r4
811011b8:	81000017 	ldw	r4,0(r16)
811011bc:	dfc00415 	stw	ra,16(sp)
811011c0:	dc800215 	stw	r18,8(sp)
811011c4:	20800e17 	ldw	r2,56(r4)
811011c8:	dc400115 	stw	r17,4(sp)
811011cc:	1000021e 	bne	r2,zero,811011d8 <__sfp+0x38>
811011d0:	1100f940 	call	81100f94 <__sinit.part.1>
811011d4:	81000017 	ldw	r4,0(r16)
811011d8:	2480b804 	addi	r18,r4,736
811011dc:	047fffc4 	movi	r17,-1
811011e0:	91000117 	ldw	r4,4(r18)
811011e4:	94000217 	ldw	r16,8(r18)
811011e8:	213fffc4 	addi	r4,r4,-1
811011ec:	20000a16 	blt	r4,zero,81101218 <__sfp+0x78>
811011f0:	8080030f 	ldh	r2,12(r16)
811011f4:	10000c26 	beq	r2,zero,81101228 <__sfp+0x88>
811011f8:	80c01d04 	addi	r3,r16,116
811011fc:	00000206 	br	81101208 <__sfp+0x68>
81101200:	18bfe60f 	ldh	r2,-104(r3)
81101204:	10000826 	beq	r2,zero,81101228 <__sfp+0x88>
81101208:	213fffc4 	addi	r4,r4,-1
8110120c:	1c3ffd04 	addi	r16,r3,-12
81101210:	18c01a04 	addi	r3,r3,104
81101214:	247ffa1e 	bne	r4,r17,81101200 <__reset+0xfb0e1200>
81101218:	90800017 	ldw	r2,0(r18)
8110121c:	10001d26 	beq	r2,zero,81101294 <__sfp+0xf4>
81101220:	1025883a 	mov	r18,r2
81101224:	003fee06 	br	811011e0 <__reset+0xfb0e11e0>
81101228:	00bfffc4 	movi	r2,-1
8110122c:	8080038d 	sth	r2,14(r16)
81101230:	00800044 	movi	r2,1
81101234:	8080030d 	sth	r2,12(r16)
81101238:	80001915 	stw	zero,100(r16)
8110123c:	80000015 	stw	zero,0(r16)
81101240:	80000215 	stw	zero,8(r16)
81101244:	80000115 	stw	zero,4(r16)
81101248:	80000415 	stw	zero,16(r16)
8110124c:	80000515 	stw	zero,20(r16)
81101250:	80000615 	stw	zero,24(r16)
81101254:	01800204 	movi	r6,8
81101258:	000b883a 	mov	r5,zero
8110125c:	81001704 	addi	r4,r16,92
81101260:	11024f80 	call	811024f8 <memset>
81101264:	8005883a 	mov	r2,r16
81101268:	80000c15 	stw	zero,48(r16)
8110126c:	80000d15 	stw	zero,52(r16)
81101270:	80001115 	stw	zero,68(r16)
81101274:	80001215 	stw	zero,72(r16)
81101278:	dfc00417 	ldw	ra,16(sp)
8110127c:	dcc00317 	ldw	r19,12(sp)
81101280:	dc800217 	ldw	r18,8(sp)
81101284:	dc400117 	ldw	r17,4(sp)
81101288:	dc000017 	ldw	r16,0(sp)
8110128c:	dec00504 	addi	sp,sp,20
81101290:	f800283a 	ret
81101294:	01400104 	movi	r5,4
81101298:	9809883a 	mov	r4,r19
8110129c:	11011380 	call	81101138 <__sfmoreglue>
811012a0:	90800015 	stw	r2,0(r18)
811012a4:	103fde1e 	bne	r2,zero,81101220 <__reset+0xfb0e1220>
811012a8:	00800304 	movi	r2,12
811012ac:	98800015 	stw	r2,0(r19)
811012b0:	0005883a 	mov	r2,zero
811012b4:	003ff006 	br	81101278 <__reset+0xfb0e1278>

811012b8 <_cleanup>:
811012b8:	00a04474 	movhi	r2,33041
811012bc:	10ac7c04 	addi	r2,r2,-19984
811012c0:	11000017 	ldw	r4,0(r2)
811012c4:	01604434 	movhi	r5,33040
811012c8:	294bc704 	addi	r5,r5,12060
811012cc:	11018a01 	jmpi	811018a0 <_fwalk_reent>

811012d0 <__sinit>:
811012d0:	20800e17 	ldw	r2,56(r4)
811012d4:	10000126 	beq	r2,zero,811012dc <__sinit+0xc>
811012d8:	f800283a 	ret
811012dc:	1100f941 	jmpi	81100f94 <__sinit.part.1>

811012e0 <__sfp_lock_acquire>:
811012e0:	f800283a 	ret

811012e4 <__sfp_lock_release>:
811012e4:	f800283a 	ret

811012e8 <__sinit_lock_acquire>:
811012e8:	f800283a 	ret

811012ec <__sinit_lock_release>:
811012ec:	f800283a 	ret

811012f0 <__fp_lock_all>:
811012f0:	00a04474 	movhi	r2,33041
811012f4:	10ac7d04 	addi	r2,r2,-19980
811012f8:	11000017 	ldw	r4,0(r2)
811012fc:	01604434 	movhi	r5,33040
81101300:	29444c04 	addi	r5,r5,4400
81101304:	11017dc1 	jmpi	811017dc <_fwalk>

81101308 <__fp_unlock_all>:
81101308:	00a04474 	movhi	r2,33041
8110130c:	10ac7d04 	addi	r2,r2,-19980
81101310:	11000017 	ldw	r4,0(r2)
81101314:	01604434 	movhi	r5,33040
81101318:	2943e004 	addi	r5,r5,3968
8110131c:	11017dc1 	jmpi	811017dc <_fwalk>

81101320 <__sfvwrite_r>:
81101320:	30800217 	ldw	r2,8(r6)
81101324:	10006726 	beq	r2,zero,811014c4 <__sfvwrite_r+0x1a4>
81101328:	28c0030b 	ldhu	r3,12(r5)
8110132c:	defff404 	addi	sp,sp,-48
81101330:	dd400715 	stw	r21,28(sp)
81101334:	dd000615 	stw	r20,24(sp)
81101338:	dc000215 	stw	r16,8(sp)
8110133c:	dfc00b15 	stw	ra,44(sp)
81101340:	df000a15 	stw	fp,40(sp)
81101344:	ddc00915 	stw	r23,36(sp)
81101348:	dd800815 	stw	r22,32(sp)
8110134c:	dcc00515 	stw	r19,20(sp)
81101350:	dc800415 	stw	r18,16(sp)
81101354:	dc400315 	stw	r17,12(sp)
81101358:	1880020c 	andi	r2,r3,8
8110135c:	2821883a 	mov	r16,r5
81101360:	202b883a 	mov	r21,r4
81101364:	3029883a 	mov	r20,r6
81101368:	10002726 	beq	r2,zero,81101408 <__sfvwrite_r+0xe8>
8110136c:	28800417 	ldw	r2,16(r5)
81101370:	10002526 	beq	r2,zero,81101408 <__sfvwrite_r+0xe8>
81101374:	1880008c 	andi	r2,r3,2
81101378:	a4400017 	ldw	r17,0(r20)
8110137c:	10002a26 	beq	r2,zero,81101428 <__sfvwrite_r+0x108>
81101380:	05a00034 	movhi	r22,32768
81101384:	0027883a 	mov	r19,zero
81101388:	0025883a 	mov	r18,zero
8110138c:	b5bf0004 	addi	r22,r22,-1024
81101390:	980d883a 	mov	r6,r19
81101394:	a809883a 	mov	r4,r21
81101398:	90004626 	beq	r18,zero,811014b4 <__sfvwrite_r+0x194>
8110139c:	900f883a 	mov	r7,r18
811013a0:	b480022e 	bgeu	r22,r18,811013ac <__sfvwrite_r+0x8c>
811013a4:	01e00034 	movhi	r7,32768
811013a8:	39ff0004 	addi	r7,r7,-1024
811013ac:	80800917 	ldw	r2,36(r16)
811013b0:	81400717 	ldw	r5,28(r16)
811013b4:	103ee83a 	callr	r2
811013b8:	0080570e 	bge	zero,r2,81101518 <__sfvwrite_r+0x1f8>
811013bc:	a0c00217 	ldw	r3,8(r20)
811013c0:	98a7883a 	add	r19,r19,r2
811013c4:	90a5c83a 	sub	r18,r18,r2
811013c8:	1885c83a 	sub	r2,r3,r2
811013cc:	a0800215 	stw	r2,8(r20)
811013d0:	103fef1e 	bne	r2,zero,81101390 <__reset+0xfb0e1390>
811013d4:	0005883a 	mov	r2,zero
811013d8:	dfc00b17 	ldw	ra,44(sp)
811013dc:	df000a17 	ldw	fp,40(sp)
811013e0:	ddc00917 	ldw	r23,36(sp)
811013e4:	dd800817 	ldw	r22,32(sp)
811013e8:	dd400717 	ldw	r21,28(sp)
811013ec:	dd000617 	ldw	r20,24(sp)
811013f0:	dcc00517 	ldw	r19,20(sp)
811013f4:	dc800417 	ldw	r18,16(sp)
811013f8:	dc400317 	ldw	r17,12(sp)
811013fc:	dc000217 	ldw	r16,8(sp)
81101400:	dec00c04 	addi	sp,sp,48
81101404:	f800283a 	ret
81101408:	800b883a 	mov	r5,r16
8110140c:	a809883a 	mov	r4,r21
81101410:	1102d740 	call	81102d74 <__swsetup_r>
81101414:	1000eb1e 	bne	r2,zero,811017c4 <__sfvwrite_r+0x4a4>
81101418:	80c0030b 	ldhu	r3,12(r16)
8110141c:	a4400017 	ldw	r17,0(r20)
81101420:	1880008c 	andi	r2,r3,2
81101424:	103fd61e 	bne	r2,zero,81101380 <__reset+0xfb0e1380>
81101428:	1880004c 	andi	r2,r3,1
8110142c:	10003f1e 	bne	r2,zero,8110152c <__sfvwrite_r+0x20c>
81101430:	0039883a 	mov	fp,zero
81101434:	0025883a 	mov	r18,zero
81101438:	90001a26 	beq	r18,zero,811014a4 <__sfvwrite_r+0x184>
8110143c:	1880800c 	andi	r2,r3,512
81101440:	84c00217 	ldw	r19,8(r16)
81101444:	10002126 	beq	r2,zero,811014cc <__sfvwrite_r+0x1ac>
81101448:	982f883a 	mov	r23,r19
8110144c:	94c09336 	bltu	r18,r19,8110169c <__sfvwrite_r+0x37c>
81101450:	1881200c 	andi	r2,r3,1152
81101454:	10009e1e 	bne	r2,zero,811016d0 <__sfvwrite_r+0x3b0>
81101458:	81000017 	ldw	r4,0(r16)
8110145c:	b80d883a 	mov	r6,r23
81101460:	e00b883a 	mov	r5,fp
81101464:	110239c0 	call	8110239c <memmove>
81101468:	80c00217 	ldw	r3,8(r16)
8110146c:	81000017 	ldw	r4,0(r16)
81101470:	9005883a 	mov	r2,r18
81101474:	1ce7c83a 	sub	r19,r3,r19
81101478:	25cf883a 	add	r7,r4,r23
8110147c:	84c00215 	stw	r19,8(r16)
81101480:	81c00015 	stw	r7,0(r16)
81101484:	a0c00217 	ldw	r3,8(r20)
81101488:	e0b9883a 	add	fp,fp,r2
8110148c:	90a5c83a 	sub	r18,r18,r2
81101490:	18a7c83a 	sub	r19,r3,r2
81101494:	a4c00215 	stw	r19,8(r20)
81101498:	983fce26 	beq	r19,zero,811013d4 <__reset+0xfb0e13d4>
8110149c:	80c0030b 	ldhu	r3,12(r16)
811014a0:	903fe61e 	bne	r18,zero,8110143c <__reset+0xfb0e143c>
811014a4:	8f000017 	ldw	fp,0(r17)
811014a8:	8c800117 	ldw	r18,4(r17)
811014ac:	8c400204 	addi	r17,r17,8
811014b0:	003fe106 	br	81101438 <__reset+0xfb0e1438>
811014b4:	8cc00017 	ldw	r19,0(r17)
811014b8:	8c800117 	ldw	r18,4(r17)
811014bc:	8c400204 	addi	r17,r17,8
811014c0:	003fb306 	br	81101390 <__reset+0xfb0e1390>
811014c4:	0005883a 	mov	r2,zero
811014c8:	f800283a 	ret
811014cc:	81000017 	ldw	r4,0(r16)
811014d0:	80800417 	ldw	r2,16(r16)
811014d4:	11005736 	bltu	r2,r4,81101634 <__sfvwrite_r+0x314>
811014d8:	85c00517 	ldw	r23,20(r16)
811014dc:	95c05536 	bltu	r18,r23,81101634 <__sfvwrite_r+0x314>
811014e0:	00a00034 	movhi	r2,32768
811014e4:	10bfffc4 	addi	r2,r2,-1
811014e8:	9009883a 	mov	r4,r18
811014ec:	1480012e 	bgeu	r2,r18,811014f4 <__sfvwrite_r+0x1d4>
811014f0:	1009883a 	mov	r4,r2
811014f4:	b80b883a 	mov	r5,r23
811014f8:	1103a280 	call	81103a28 <__divsi3>
811014fc:	15cf383a 	mul	r7,r2,r23
81101500:	81400717 	ldw	r5,28(r16)
81101504:	80800917 	ldw	r2,36(r16)
81101508:	e00d883a 	mov	r6,fp
8110150c:	a809883a 	mov	r4,r21
81101510:	103ee83a 	callr	r2
81101514:	00bfdb16 	blt	zero,r2,81101484 <__reset+0xfb0e1484>
81101518:	8080030b 	ldhu	r2,12(r16)
8110151c:	10801014 	ori	r2,r2,64
81101520:	8080030d 	sth	r2,12(r16)
81101524:	00bfffc4 	movi	r2,-1
81101528:	003fab06 	br	811013d8 <__reset+0xfb0e13d8>
8110152c:	0027883a 	mov	r19,zero
81101530:	0011883a 	mov	r8,zero
81101534:	0039883a 	mov	fp,zero
81101538:	0025883a 	mov	r18,zero
8110153c:	90001f26 	beq	r18,zero,811015bc <__sfvwrite_r+0x29c>
81101540:	40005a26 	beq	r8,zero,811016ac <__sfvwrite_r+0x38c>
81101544:	982d883a 	mov	r22,r19
81101548:	94c0012e 	bgeu	r18,r19,81101550 <__sfvwrite_r+0x230>
8110154c:	902d883a 	mov	r22,r18
81101550:	81000017 	ldw	r4,0(r16)
81101554:	80800417 	ldw	r2,16(r16)
81101558:	b02f883a 	mov	r23,r22
8110155c:	81c00517 	ldw	r7,20(r16)
81101560:	1100032e 	bgeu	r2,r4,81101570 <__sfvwrite_r+0x250>
81101564:	80c00217 	ldw	r3,8(r16)
81101568:	38c7883a 	add	r3,r7,r3
8110156c:	1d801816 	blt	r3,r22,811015d0 <__sfvwrite_r+0x2b0>
81101570:	b1c03e16 	blt	r22,r7,8110166c <__sfvwrite_r+0x34c>
81101574:	80800917 	ldw	r2,36(r16)
81101578:	81400717 	ldw	r5,28(r16)
8110157c:	e00d883a 	mov	r6,fp
81101580:	da000115 	stw	r8,4(sp)
81101584:	a809883a 	mov	r4,r21
81101588:	103ee83a 	callr	r2
8110158c:	102f883a 	mov	r23,r2
81101590:	da000117 	ldw	r8,4(sp)
81101594:	00bfe00e 	bge	zero,r2,81101518 <__reset+0xfb0e1518>
81101598:	9de7c83a 	sub	r19,r19,r23
8110159c:	98001f26 	beq	r19,zero,8110161c <__sfvwrite_r+0x2fc>
811015a0:	a0800217 	ldw	r2,8(r20)
811015a4:	e5f9883a 	add	fp,fp,r23
811015a8:	95e5c83a 	sub	r18,r18,r23
811015ac:	15efc83a 	sub	r23,r2,r23
811015b0:	a5c00215 	stw	r23,8(r20)
811015b4:	b83f8726 	beq	r23,zero,811013d4 <__reset+0xfb0e13d4>
811015b8:	903fe11e 	bne	r18,zero,81101540 <__reset+0xfb0e1540>
811015bc:	8f000017 	ldw	fp,0(r17)
811015c0:	8c800117 	ldw	r18,4(r17)
811015c4:	0011883a 	mov	r8,zero
811015c8:	8c400204 	addi	r17,r17,8
811015cc:	003fdb06 	br	8110153c <__reset+0xfb0e153c>
811015d0:	180d883a 	mov	r6,r3
811015d4:	e00b883a 	mov	r5,fp
811015d8:	da000115 	stw	r8,4(sp)
811015dc:	d8c00015 	stw	r3,0(sp)
811015e0:	110239c0 	call	8110239c <memmove>
811015e4:	d8c00017 	ldw	r3,0(sp)
811015e8:	80800017 	ldw	r2,0(r16)
811015ec:	800b883a 	mov	r5,r16
811015f0:	a809883a 	mov	r4,r21
811015f4:	10c5883a 	add	r2,r2,r3
811015f8:	80800015 	stw	r2,0(r16)
811015fc:	d8c00015 	stw	r3,0(sp)
81101600:	110323c0 	call	8110323c <_fflush_r>
81101604:	d8c00017 	ldw	r3,0(sp)
81101608:	da000117 	ldw	r8,4(sp)
8110160c:	103fc21e 	bne	r2,zero,81101518 <__reset+0xfb0e1518>
81101610:	182f883a 	mov	r23,r3
81101614:	9de7c83a 	sub	r19,r19,r23
81101618:	983fe11e 	bne	r19,zero,811015a0 <__reset+0xfb0e15a0>
8110161c:	800b883a 	mov	r5,r16
81101620:	a809883a 	mov	r4,r21
81101624:	110323c0 	call	8110323c <_fflush_r>
81101628:	103fbb1e 	bne	r2,zero,81101518 <__reset+0xfb0e1518>
8110162c:	0011883a 	mov	r8,zero
81101630:	003fdb06 	br	811015a0 <__reset+0xfb0e15a0>
81101634:	94c0012e 	bgeu	r18,r19,8110163c <__sfvwrite_r+0x31c>
81101638:	9027883a 	mov	r19,r18
8110163c:	980d883a 	mov	r6,r19
81101640:	e00b883a 	mov	r5,fp
81101644:	110239c0 	call	8110239c <memmove>
81101648:	80800217 	ldw	r2,8(r16)
8110164c:	80c00017 	ldw	r3,0(r16)
81101650:	14c5c83a 	sub	r2,r2,r19
81101654:	1cc7883a 	add	r3,r3,r19
81101658:	80800215 	stw	r2,8(r16)
8110165c:	80c00015 	stw	r3,0(r16)
81101660:	10004326 	beq	r2,zero,81101770 <__sfvwrite_r+0x450>
81101664:	9805883a 	mov	r2,r19
81101668:	003f8606 	br	81101484 <__reset+0xfb0e1484>
8110166c:	b00d883a 	mov	r6,r22
81101670:	e00b883a 	mov	r5,fp
81101674:	da000115 	stw	r8,4(sp)
81101678:	110239c0 	call	8110239c <memmove>
8110167c:	80800217 	ldw	r2,8(r16)
81101680:	80c00017 	ldw	r3,0(r16)
81101684:	da000117 	ldw	r8,4(sp)
81101688:	1585c83a 	sub	r2,r2,r22
8110168c:	1dad883a 	add	r22,r3,r22
81101690:	80800215 	stw	r2,8(r16)
81101694:	85800015 	stw	r22,0(r16)
81101698:	003fbf06 	br	81101598 <__reset+0xfb0e1598>
8110169c:	81000017 	ldw	r4,0(r16)
811016a0:	9027883a 	mov	r19,r18
811016a4:	902f883a 	mov	r23,r18
811016a8:	003f6c06 	br	8110145c <__reset+0xfb0e145c>
811016ac:	900d883a 	mov	r6,r18
811016b0:	01400284 	movi	r5,10
811016b4:	e009883a 	mov	r4,fp
811016b8:	11021700 	call	81102170 <memchr>
811016bc:	10003e26 	beq	r2,zero,811017b8 <__sfvwrite_r+0x498>
811016c0:	10800044 	addi	r2,r2,1
811016c4:	1727c83a 	sub	r19,r2,fp
811016c8:	02000044 	movi	r8,1
811016cc:	003f9d06 	br	81101544 <__reset+0xfb0e1544>
811016d0:	80800517 	ldw	r2,20(r16)
811016d4:	81400417 	ldw	r5,16(r16)
811016d8:	81c00017 	ldw	r7,0(r16)
811016dc:	10a7883a 	add	r19,r2,r2
811016e0:	9885883a 	add	r2,r19,r2
811016e4:	1026d7fa 	srli	r19,r2,31
811016e8:	396dc83a 	sub	r22,r7,r5
811016ec:	b1000044 	addi	r4,r22,1
811016f0:	9885883a 	add	r2,r19,r2
811016f4:	1027d07a 	srai	r19,r2,1
811016f8:	2485883a 	add	r2,r4,r18
811016fc:	980d883a 	mov	r6,r19
81101700:	9880022e 	bgeu	r19,r2,8110170c <__sfvwrite_r+0x3ec>
81101704:	1027883a 	mov	r19,r2
81101708:	100d883a 	mov	r6,r2
8110170c:	18c1000c 	andi	r3,r3,1024
81101710:	18001c26 	beq	r3,zero,81101784 <__sfvwrite_r+0x464>
81101714:	300b883a 	mov	r5,r6
81101718:	a809883a 	mov	r4,r21
8110171c:	11019640 	call	81101964 <_malloc_r>
81101720:	102f883a 	mov	r23,r2
81101724:	10002926 	beq	r2,zero,811017cc <__sfvwrite_r+0x4ac>
81101728:	81400417 	ldw	r5,16(r16)
8110172c:	b00d883a 	mov	r6,r22
81101730:	1009883a 	mov	r4,r2
81101734:	11022540 	call	81102254 <memcpy>
81101738:	8080030b 	ldhu	r2,12(r16)
8110173c:	00fedfc4 	movi	r3,-1153
81101740:	10c4703a 	and	r2,r2,r3
81101744:	10802014 	ori	r2,r2,128
81101748:	8080030d 	sth	r2,12(r16)
8110174c:	bd89883a 	add	r4,r23,r22
81101750:	9d8fc83a 	sub	r7,r19,r22
81101754:	85c00415 	stw	r23,16(r16)
81101758:	84c00515 	stw	r19,20(r16)
8110175c:	81000015 	stw	r4,0(r16)
81101760:	9027883a 	mov	r19,r18
81101764:	81c00215 	stw	r7,8(r16)
81101768:	902f883a 	mov	r23,r18
8110176c:	003f3b06 	br	8110145c <__reset+0xfb0e145c>
81101770:	800b883a 	mov	r5,r16
81101774:	a809883a 	mov	r4,r21
81101778:	110323c0 	call	8110323c <_fflush_r>
8110177c:	103fb926 	beq	r2,zero,81101664 <__reset+0xfb0e1664>
81101780:	003f6506 	br	81101518 <__reset+0xfb0e1518>
81101784:	a809883a 	mov	r4,r21
81101788:	11026200 	call	81102620 <_realloc_r>
8110178c:	102f883a 	mov	r23,r2
81101790:	103fee1e 	bne	r2,zero,8110174c <__reset+0xfb0e174c>
81101794:	81400417 	ldw	r5,16(r16)
81101798:	a809883a 	mov	r4,r21
8110179c:	11033ec0 	call	811033ec <_free_r>
811017a0:	8080030b 	ldhu	r2,12(r16)
811017a4:	00ffdfc4 	movi	r3,-129
811017a8:	1884703a 	and	r2,r3,r2
811017ac:	00c00304 	movi	r3,12
811017b0:	a8c00015 	stw	r3,0(r21)
811017b4:	003f5906 	br	8110151c <__reset+0xfb0e151c>
811017b8:	94c00044 	addi	r19,r18,1
811017bc:	02000044 	movi	r8,1
811017c0:	003f6006 	br	81101544 <__reset+0xfb0e1544>
811017c4:	00bfffc4 	movi	r2,-1
811017c8:	003f0306 	br	811013d8 <__reset+0xfb0e13d8>
811017cc:	00800304 	movi	r2,12
811017d0:	a8800015 	stw	r2,0(r21)
811017d4:	8080030b 	ldhu	r2,12(r16)
811017d8:	003f5006 	br	8110151c <__reset+0xfb0e151c>

811017dc <_fwalk>:
811017dc:	defff704 	addi	sp,sp,-36
811017e0:	dd000415 	stw	r20,16(sp)
811017e4:	dfc00815 	stw	ra,32(sp)
811017e8:	ddc00715 	stw	r23,28(sp)
811017ec:	dd800615 	stw	r22,24(sp)
811017f0:	dd400515 	stw	r21,20(sp)
811017f4:	dcc00315 	stw	r19,12(sp)
811017f8:	dc800215 	stw	r18,8(sp)
811017fc:	dc400115 	stw	r17,4(sp)
81101800:	dc000015 	stw	r16,0(sp)
81101804:	2500b804 	addi	r20,r4,736
81101808:	a0002326 	beq	r20,zero,81101898 <_fwalk+0xbc>
8110180c:	282b883a 	mov	r21,r5
81101810:	002f883a 	mov	r23,zero
81101814:	05800044 	movi	r22,1
81101818:	04ffffc4 	movi	r19,-1
8110181c:	a4400117 	ldw	r17,4(r20)
81101820:	a4800217 	ldw	r18,8(r20)
81101824:	8c7fffc4 	addi	r17,r17,-1
81101828:	88000d16 	blt	r17,zero,81101860 <_fwalk+0x84>
8110182c:	94000304 	addi	r16,r18,12
81101830:	94800384 	addi	r18,r18,14
81101834:	8080000b 	ldhu	r2,0(r16)
81101838:	8c7fffc4 	addi	r17,r17,-1
8110183c:	813ffd04 	addi	r4,r16,-12
81101840:	b080042e 	bgeu	r22,r2,81101854 <_fwalk+0x78>
81101844:	9080000f 	ldh	r2,0(r18)
81101848:	14c00226 	beq	r2,r19,81101854 <_fwalk+0x78>
8110184c:	a83ee83a 	callr	r21
81101850:	b8aeb03a 	or	r23,r23,r2
81101854:	84001a04 	addi	r16,r16,104
81101858:	94801a04 	addi	r18,r18,104
8110185c:	8cfff51e 	bne	r17,r19,81101834 <__reset+0xfb0e1834>
81101860:	a5000017 	ldw	r20,0(r20)
81101864:	a03fed1e 	bne	r20,zero,8110181c <__reset+0xfb0e181c>
81101868:	b805883a 	mov	r2,r23
8110186c:	dfc00817 	ldw	ra,32(sp)
81101870:	ddc00717 	ldw	r23,28(sp)
81101874:	dd800617 	ldw	r22,24(sp)
81101878:	dd400517 	ldw	r21,20(sp)
8110187c:	dd000417 	ldw	r20,16(sp)
81101880:	dcc00317 	ldw	r19,12(sp)
81101884:	dc800217 	ldw	r18,8(sp)
81101888:	dc400117 	ldw	r17,4(sp)
8110188c:	dc000017 	ldw	r16,0(sp)
81101890:	dec00904 	addi	sp,sp,36
81101894:	f800283a 	ret
81101898:	002f883a 	mov	r23,zero
8110189c:	003ff206 	br	81101868 <__reset+0xfb0e1868>

811018a0 <_fwalk_reent>:
811018a0:	defff704 	addi	sp,sp,-36
811018a4:	dd000415 	stw	r20,16(sp)
811018a8:	dfc00815 	stw	ra,32(sp)
811018ac:	ddc00715 	stw	r23,28(sp)
811018b0:	dd800615 	stw	r22,24(sp)
811018b4:	dd400515 	stw	r21,20(sp)
811018b8:	dcc00315 	stw	r19,12(sp)
811018bc:	dc800215 	stw	r18,8(sp)
811018c0:	dc400115 	stw	r17,4(sp)
811018c4:	dc000015 	stw	r16,0(sp)
811018c8:	2500b804 	addi	r20,r4,736
811018cc:	a0002326 	beq	r20,zero,8110195c <_fwalk_reent+0xbc>
811018d0:	282b883a 	mov	r21,r5
811018d4:	2027883a 	mov	r19,r4
811018d8:	002f883a 	mov	r23,zero
811018dc:	05800044 	movi	r22,1
811018e0:	04bfffc4 	movi	r18,-1
811018e4:	a4400117 	ldw	r17,4(r20)
811018e8:	a4000217 	ldw	r16,8(r20)
811018ec:	8c7fffc4 	addi	r17,r17,-1
811018f0:	88000c16 	blt	r17,zero,81101924 <_fwalk_reent+0x84>
811018f4:	84000304 	addi	r16,r16,12
811018f8:	8080000b 	ldhu	r2,0(r16)
811018fc:	8c7fffc4 	addi	r17,r17,-1
81101900:	817ffd04 	addi	r5,r16,-12
81101904:	b080052e 	bgeu	r22,r2,8110191c <_fwalk_reent+0x7c>
81101908:	8080008f 	ldh	r2,2(r16)
8110190c:	9809883a 	mov	r4,r19
81101910:	14800226 	beq	r2,r18,8110191c <_fwalk_reent+0x7c>
81101914:	a83ee83a 	callr	r21
81101918:	b8aeb03a 	or	r23,r23,r2
8110191c:	84001a04 	addi	r16,r16,104
81101920:	8cbff51e 	bne	r17,r18,811018f8 <__reset+0xfb0e18f8>
81101924:	a5000017 	ldw	r20,0(r20)
81101928:	a03fee1e 	bne	r20,zero,811018e4 <__reset+0xfb0e18e4>
8110192c:	b805883a 	mov	r2,r23
81101930:	dfc00817 	ldw	ra,32(sp)
81101934:	ddc00717 	ldw	r23,28(sp)
81101938:	dd800617 	ldw	r22,24(sp)
8110193c:	dd400517 	ldw	r21,20(sp)
81101940:	dd000417 	ldw	r20,16(sp)
81101944:	dcc00317 	ldw	r19,12(sp)
81101948:	dc800217 	ldw	r18,8(sp)
8110194c:	dc400117 	ldw	r17,4(sp)
81101950:	dc000017 	ldw	r16,0(sp)
81101954:	dec00904 	addi	sp,sp,36
81101958:	f800283a 	ret
8110195c:	002f883a 	mov	r23,zero
81101960:	003ff206 	br	8110192c <__reset+0xfb0e192c>

81101964 <_malloc_r>:
81101964:	defff504 	addi	sp,sp,-44
81101968:	dc800315 	stw	r18,12(sp)
8110196c:	dfc00a15 	stw	ra,40(sp)
81101970:	df000915 	stw	fp,36(sp)
81101974:	ddc00815 	stw	r23,32(sp)
81101978:	dd800715 	stw	r22,28(sp)
8110197c:	dd400615 	stw	r21,24(sp)
81101980:	dd000515 	stw	r20,20(sp)
81101984:	dcc00415 	stw	r19,16(sp)
81101988:	dc400215 	stw	r17,8(sp)
8110198c:	dc000115 	stw	r16,4(sp)
81101990:	288002c4 	addi	r2,r5,11
81101994:	00c00584 	movi	r3,22
81101998:	2025883a 	mov	r18,r4
8110199c:	18807f2e 	bgeu	r3,r2,81101b9c <_malloc_r+0x238>
811019a0:	047ffe04 	movi	r17,-8
811019a4:	1462703a 	and	r17,r2,r17
811019a8:	8800a316 	blt	r17,zero,81101c38 <_malloc_r+0x2d4>
811019ac:	8940a236 	bltu	r17,r5,81101c38 <_malloc_r+0x2d4>
811019b0:	110406c0 	call	8110406c <__malloc_lock>
811019b4:	00807dc4 	movi	r2,503
811019b8:	1441e92e 	bgeu	r2,r17,81102160 <_malloc_r+0x7fc>
811019bc:	8804d27a 	srli	r2,r17,9
811019c0:	1000a126 	beq	r2,zero,81101c48 <_malloc_r+0x2e4>
811019c4:	00c00104 	movi	r3,4
811019c8:	18811e36 	bltu	r3,r2,81101e44 <_malloc_r+0x4e0>
811019cc:	8804d1ba 	srli	r2,r17,6
811019d0:	12000e44 	addi	r8,r2,57
811019d4:	11c00e04 	addi	r7,r2,56
811019d8:	4209883a 	add	r4,r8,r8
811019dc:	04e04474 	movhi	r19,33041
811019e0:	2109883a 	add	r4,r4,r4
811019e4:	9ce6c804 	addi	r19,r19,-25824
811019e8:	2109883a 	add	r4,r4,r4
811019ec:	9909883a 	add	r4,r19,r4
811019f0:	24000117 	ldw	r16,4(r4)
811019f4:	213ffe04 	addi	r4,r4,-8
811019f8:	24009726 	beq	r4,r16,81101c58 <_malloc_r+0x2f4>
811019fc:	80800117 	ldw	r2,4(r16)
81101a00:	01bfff04 	movi	r6,-4
81101a04:	014003c4 	movi	r5,15
81101a08:	1184703a 	and	r2,r2,r6
81101a0c:	1447c83a 	sub	r3,r2,r17
81101a10:	28c00716 	blt	r5,r3,81101a30 <_malloc_r+0xcc>
81101a14:	1800920e 	bge	r3,zero,81101c60 <_malloc_r+0x2fc>
81101a18:	84000317 	ldw	r16,12(r16)
81101a1c:	24008e26 	beq	r4,r16,81101c58 <_malloc_r+0x2f4>
81101a20:	80800117 	ldw	r2,4(r16)
81101a24:	1184703a 	and	r2,r2,r6
81101a28:	1447c83a 	sub	r3,r2,r17
81101a2c:	28fff90e 	bge	r5,r3,81101a14 <__reset+0xfb0e1a14>
81101a30:	3809883a 	mov	r4,r7
81101a34:	01a04474 	movhi	r6,33041
81101a38:	9c000417 	ldw	r16,16(r19)
81101a3c:	31a6c804 	addi	r6,r6,-25824
81101a40:	32000204 	addi	r8,r6,8
81101a44:	82013426 	beq	r16,r8,81101f18 <_malloc_r+0x5b4>
81101a48:	80c00117 	ldw	r3,4(r16)
81101a4c:	00bfff04 	movi	r2,-4
81101a50:	188e703a 	and	r7,r3,r2
81101a54:	3c45c83a 	sub	r2,r7,r17
81101a58:	00c003c4 	movi	r3,15
81101a5c:	18811f16 	blt	r3,r2,81101edc <_malloc_r+0x578>
81101a60:	32000515 	stw	r8,20(r6)
81101a64:	32000415 	stw	r8,16(r6)
81101a68:	10007f0e 	bge	r2,zero,81101c68 <_malloc_r+0x304>
81101a6c:	00807fc4 	movi	r2,511
81101a70:	11c0fd36 	bltu	r2,r7,81101e68 <_malloc_r+0x504>
81101a74:	3806d0fa 	srli	r3,r7,3
81101a78:	01c00044 	movi	r7,1
81101a7c:	30800117 	ldw	r2,4(r6)
81101a80:	19400044 	addi	r5,r3,1
81101a84:	294b883a 	add	r5,r5,r5
81101a88:	1807d0ba 	srai	r3,r3,2
81101a8c:	294b883a 	add	r5,r5,r5
81101a90:	294b883a 	add	r5,r5,r5
81101a94:	298b883a 	add	r5,r5,r6
81101a98:	38c6983a 	sll	r3,r7,r3
81101a9c:	29c00017 	ldw	r7,0(r5)
81101aa0:	2a7ffe04 	addi	r9,r5,-8
81101aa4:	1886b03a 	or	r3,r3,r2
81101aa8:	82400315 	stw	r9,12(r16)
81101aac:	81c00215 	stw	r7,8(r16)
81101ab0:	30c00115 	stw	r3,4(r6)
81101ab4:	2c000015 	stw	r16,0(r5)
81101ab8:	3c000315 	stw	r16,12(r7)
81101abc:	2005d0ba 	srai	r2,r4,2
81101ac0:	01400044 	movi	r5,1
81101ac4:	288a983a 	sll	r5,r5,r2
81101ac8:	19406f36 	bltu	r3,r5,81101c88 <_malloc_r+0x324>
81101acc:	28c4703a 	and	r2,r5,r3
81101ad0:	10000a1e 	bne	r2,zero,81101afc <_malloc_r+0x198>
81101ad4:	00bfff04 	movi	r2,-4
81101ad8:	294b883a 	add	r5,r5,r5
81101adc:	2088703a 	and	r4,r4,r2
81101ae0:	28c4703a 	and	r2,r5,r3
81101ae4:	21000104 	addi	r4,r4,4
81101ae8:	1000041e 	bne	r2,zero,81101afc <_malloc_r+0x198>
81101aec:	294b883a 	add	r5,r5,r5
81101af0:	28c4703a 	and	r2,r5,r3
81101af4:	21000104 	addi	r4,r4,4
81101af8:	103ffc26 	beq	r2,zero,81101aec <__reset+0xfb0e1aec>
81101afc:	02bfff04 	movi	r10,-4
81101b00:	024003c4 	movi	r9,15
81101b04:	21800044 	addi	r6,r4,1
81101b08:	318d883a 	add	r6,r6,r6
81101b0c:	318d883a 	add	r6,r6,r6
81101b10:	318d883a 	add	r6,r6,r6
81101b14:	998d883a 	add	r6,r19,r6
81101b18:	333ffe04 	addi	r12,r6,-8
81101b1c:	2017883a 	mov	r11,r4
81101b20:	31800104 	addi	r6,r6,4
81101b24:	34000017 	ldw	r16,0(r6)
81101b28:	31fffd04 	addi	r7,r6,-12
81101b2c:	81c0041e 	bne	r16,r7,81101b40 <_malloc_r+0x1dc>
81101b30:	0000fb06 	br	81101f20 <_malloc_r+0x5bc>
81101b34:	1801030e 	bge	r3,zero,81101f44 <_malloc_r+0x5e0>
81101b38:	84000317 	ldw	r16,12(r16)
81101b3c:	81c0f826 	beq	r16,r7,81101f20 <_malloc_r+0x5bc>
81101b40:	80800117 	ldw	r2,4(r16)
81101b44:	1284703a 	and	r2,r2,r10
81101b48:	1447c83a 	sub	r3,r2,r17
81101b4c:	48fff90e 	bge	r9,r3,81101b34 <__reset+0xfb0e1b34>
81101b50:	80800317 	ldw	r2,12(r16)
81101b54:	81000217 	ldw	r4,8(r16)
81101b58:	89400054 	ori	r5,r17,1
81101b5c:	81400115 	stw	r5,4(r16)
81101b60:	20800315 	stw	r2,12(r4)
81101b64:	11000215 	stw	r4,8(r2)
81101b68:	8463883a 	add	r17,r16,r17
81101b6c:	9c400515 	stw	r17,20(r19)
81101b70:	9c400415 	stw	r17,16(r19)
81101b74:	18800054 	ori	r2,r3,1
81101b78:	88800115 	stw	r2,4(r17)
81101b7c:	8a000315 	stw	r8,12(r17)
81101b80:	8a000215 	stw	r8,8(r17)
81101b84:	88e3883a 	add	r17,r17,r3
81101b88:	88c00015 	stw	r3,0(r17)
81101b8c:	9009883a 	mov	r4,r18
81101b90:	11040900 	call	81104090 <__malloc_unlock>
81101b94:	80800204 	addi	r2,r16,8
81101b98:	00001b06 	br	81101c08 <_malloc_r+0x2a4>
81101b9c:	04400404 	movi	r17,16
81101ba0:	89402536 	bltu	r17,r5,81101c38 <_malloc_r+0x2d4>
81101ba4:	110406c0 	call	8110406c <__malloc_lock>
81101ba8:	00800184 	movi	r2,6
81101bac:	01000084 	movi	r4,2
81101bb0:	04e04474 	movhi	r19,33041
81101bb4:	1085883a 	add	r2,r2,r2
81101bb8:	9ce6c804 	addi	r19,r19,-25824
81101bbc:	1085883a 	add	r2,r2,r2
81101bc0:	9885883a 	add	r2,r19,r2
81101bc4:	14000117 	ldw	r16,4(r2)
81101bc8:	10fffe04 	addi	r3,r2,-8
81101bcc:	80c0d926 	beq	r16,r3,81101f34 <_malloc_r+0x5d0>
81101bd0:	80c00117 	ldw	r3,4(r16)
81101bd4:	81000317 	ldw	r4,12(r16)
81101bd8:	00bfff04 	movi	r2,-4
81101bdc:	1884703a 	and	r2,r3,r2
81101be0:	81400217 	ldw	r5,8(r16)
81101be4:	8085883a 	add	r2,r16,r2
81101be8:	10c00117 	ldw	r3,4(r2)
81101bec:	29000315 	stw	r4,12(r5)
81101bf0:	21400215 	stw	r5,8(r4)
81101bf4:	18c00054 	ori	r3,r3,1
81101bf8:	10c00115 	stw	r3,4(r2)
81101bfc:	9009883a 	mov	r4,r18
81101c00:	11040900 	call	81104090 <__malloc_unlock>
81101c04:	80800204 	addi	r2,r16,8
81101c08:	dfc00a17 	ldw	ra,40(sp)
81101c0c:	df000917 	ldw	fp,36(sp)
81101c10:	ddc00817 	ldw	r23,32(sp)
81101c14:	dd800717 	ldw	r22,28(sp)
81101c18:	dd400617 	ldw	r21,24(sp)
81101c1c:	dd000517 	ldw	r20,20(sp)
81101c20:	dcc00417 	ldw	r19,16(sp)
81101c24:	dc800317 	ldw	r18,12(sp)
81101c28:	dc400217 	ldw	r17,8(sp)
81101c2c:	dc000117 	ldw	r16,4(sp)
81101c30:	dec00b04 	addi	sp,sp,44
81101c34:	f800283a 	ret
81101c38:	00800304 	movi	r2,12
81101c3c:	90800015 	stw	r2,0(r18)
81101c40:	0005883a 	mov	r2,zero
81101c44:	003ff006 	br	81101c08 <__reset+0xfb0e1c08>
81101c48:	01002004 	movi	r4,128
81101c4c:	02001004 	movi	r8,64
81101c50:	01c00fc4 	movi	r7,63
81101c54:	003f6106 	br	811019dc <__reset+0xfb0e19dc>
81101c58:	4009883a 	mov	r4,r8
81101c5c:	003f7506 	br	81101a34 <__reset+0xfb0e1a34>
81101c60:	81000317 	ldw	r4,12(r16)
81101c64:	003fde06 	br	81101be0 <__reset+0xfb0e1be0>
81101c68:	81c5883a 	add	r2,r16,r7
81101c6c:	11400117 	ldw	r5,4(r2)
81101c70:	9009883a 	mov	r4,r18
81101c74:	29400054 	ori	r5,r5,1
81101c78:	11400115 	stw	r5,4(r2)
81101c7c:	11040900 	call	81104090 <__malloc_unlock>
81101c80:	80800204 	addi	r2,r16,8
81101c84:	003fe006 	br	81101c08 <__reset+0xfb0e1c08>
81101c88:	9c000217 	ldw	r16,8(r19)
81101c8c:	00bfff04 	movi	r2,-4
81101c90:	85800117 	ldw	r22,4(r16)
81101c94:	b0ac703a 	and	r22,r22,r2
81101c98:	b4400336 	bltu	r22,r17,81101ca8 <_malloc_r+0x344>
81101c9c:	b445c83a 	sub	r2,r22,r17
81101ca0:	00c003c4 	movi	r3,15
81101ca4:	18805d16 	blt	r3,r2,81101e1c <_malloc_r+0x4b8>
81101ca8:	05e04474 	movhi	r23,33041
81101cac:	00a04474 	movhi	r2,33041
81101cb0:	10ac9004 	addi	r2,r2,-19904
81101cb4:	bdec7e04 	addi	r23,r23,-19976
81101cb8:	15400017 	ldw	r21,0(r2)
81101cbc:	b8c00017 	ldw	r3,0(r23)
81101cc0:	00bfffc4 	movi	r2,-1
81101cc4:	858d883a 	add	r6,r16,r22
81101cc8:	8d6b883a 	add	r21,r17,r21
81101ccc:	1880ea26 	beq	r3,r2,81102078 <_malloc_r+0x714>
81101cd0:	ad4403c4 	addi	r21,r21,4111
81101cd4:	00bc0004 	movi	r2,-4096
81101cd8:	a8aa703a 	and	r21,r21,r2
81101cdc:	a80b883a 	mov	r5,r21
81101ce0:	9009883a 	mov	r4,r18
81101ce4:	d9800015 	stw	r6,0(sp)
81101ce8:	1102b840 	call	81102b84 <_sbrk_r>
81101cec:	1029883a 	mov	r20,r2
81101cf0:	00bfffc4 	movi	r2,-1
81101cf4:	d9800017 	ldw	r6,0(sp)
81101cf8:	a080e826 	beq	r20,r2,8110209c <_malloc_r+0x738>
81101cfc:	a180a636 	bltu	r20,r6,81101f98 <_malloc_r+0x634>
81101d00:	07204474 	movhi	fp,33041
81101d04:	e72c9904 	addi	fp,fp,-19868
81101d08:	e0800017 	ldw	r2,0(fp)
81101d0c:	a887883a 	add	r3,r21,r2
81101d10:	e0c00015 	stw	r3,0(fp)
81101d14:	3500e626 	beq	r6,r20,811020b0 <_malloc_r+0x74c>
81101d18:	b9000017 	ldw	r4,0(r23)
81101d1c:	00bfffc4 	movi	r2,-1
81101d20:	2080ee26 	beq	r4,r2,811020dc <_malloc_r+0x778>
81101d24:	a185c83a 	sub	r2,r20,r6
81101d28:	10c5883a 	add	r2,r2,r3
81101d2c:	e0800015 	stw	r2,0(fp)
81101d30:	a0c001cc 	andi	r3,r20,7
81101d34:	1800bc26 	beq	r3,zero,81102028 <_malloc_r+0x6c4>
81101d38:	a0e9c83a 	sub	r20,r20,r3
81101d3c:	00840204 	movi	r2,4104
81101d40:	a5000204 	addi	r20,r20,8
81101d44:	10c7c83a 	sub	r3,r2,r3
81101d48:	a545883a 	add	r2,r20,r21
81101d4c:	1083ffcc 	andi	r2,r2,4095
81101d50:	18abc83a 	sub	r21,r3,r2
81101d54:	a80b883a 	mov	r5,r21
81101d58:	9009883a 	mov	r4,r18
81101d5c:	1102b840 	call	81102b84 <_sbrk_r>
81101d60:	00ffffc4 	movi	r3,-1
81101d64:	10c0e126 	beq	r2,r3,811020ec <_malloc_r+0x788>
81101d68:	1505c83a 	sub	r2,r2,r20
81101d6c:	1545883a 	add	r2,r2,r21
81101d70:	10800054 	ori	r2,r2,1
81101d74:	e0c00017 	ldw	r3,0(fp)
81101d78:	9d000215 	stw	r20,8(r19)
81101d7c:	a0800115 	stw	r2,4(r20)
81101d80:	a8c7883a 	add	r3,r21,r3
81101d84:	e0c00015 	stw	r3,0(fp)
81101d88:	84c00e26 	beq	r16,r19,81101dc4 <_malloc_r+0x460>
81101d8c:	018003c4 	movi	r6,15
81101d90:	3580a72e 	bgeu	r6,r22,81102030 <_malloc_r+0x6cc>
81101d94:	81400117 	ldw	r5,4(r16)
81101d98:	013ffe04 	movi	r4,-8
81101d9c:	b0bffd04 	addi	r2,r22,-12
81101da0:	1104703a 	and	r2,r2,r4
81101da4:	2900004c 	andi	r4,r5,1
81101da8:	2088b03a 	or	r4,r4,r2
81101dac:	81000115 	stw	r4,4(r16)
81101db0:	01400144 	movi	r5,5
81101db4:	8089883a 	add	r4,r16,r2
81101db8:	21400115 	stw	r5,4(r4)
81101dbc:	21400215 	stw	r5,8(r4)
81101dc0:	3080cd36 	bltu	r6,r2,811020f8 <_malloc_r+0x794>
81101dc4:	00a04474 	movhi	r2,33041
81101dc8:	10ac8f04 	addi	r2,r2,-19908
81101dcc:	11000017 	ldw	r4,0(r2)
81101dd0:	20c0012e 	bgeu	r4,r3,81101dd8 <_malloc_r+0x474>
81101dd4:	10c00015 	stw	r3,0(r2)
81101dd8:	00a04474 	movhi	r2,33041
81101ddc:	10ac8e04 	addi	r2,r2,-19912
81101de0:	11000017 	ldw	r4,0(r2)
81101de4:	9c000217 	ldw	r16,8(r19)
81101de8:	20c0012e 	bgeu	r4,r3,81101df0 <_malloc_r+0x48c>
81101dec:	10c00015 	stw	r3,0(r2)
81101df0:	80c00117 	ldw	r3,4(r16)
81101df4:	00bfff04 	movi	r2,-4
81101df8:	1886703a 	and	r3,r3,r2
81101dfc:	1c45c83a 	sub	r2,r3,r17
81101e00:	1c400236 	bltu	r3,r17,81101e0c <_malloc_r+0x4a8>
81101e04:	00c003c4 	movi	r3,15
81101e08:	18800416 	blt	r3,r2,81101e1c <_malloc_r+0x4b8>
81101e0c:	9009883a 	mov	r4,r18
81101e10:	11040900 	call	81104090 <__malloc_unlock>
81101e14:	0005883a 	mov	r2,zero
81101e18:	003f7b06 	br	81101c08 <__reset+0xfb0e1c08>
81101e1c:	88c00054 	ori	r3,r17,1
81101e20:	80c00115 	stw	r3,4(r16)
81101e24:	8463883a 	add	r17,r16,r17
81101e28:	10800054 	ori	r2,r2,1
81101e2c:	9c400215 	stw	r17,8(r19)
81101e30:	88800115 	stw	r2,4(r17)
81101e34:	9009883a 	mov	r4,r18
81101e38:	11040900 	call	81104090 <__malloc_unlock>
81101e3c:	80800204 	addi	r2,r16,8
81101e40:	003f7106 	br	81101c08 <__reset+0xfb0e1c08>
81101e44:	00c00504 	movi	r3,20
81101e48:	18804a2e 	bgeu	r3,r2,81101f74 <_malloc_r+0x610>
81101e4c:	00c01504 	movi	r3,84
81101e50:	18806e36 	bltu	r3,r2,8110200c <_malloc_r+0x6a8>
81101e54:	8804d33a 	srli	r2,r17,12
81101e58:	12001bc4 	addi	r8,r2,111
81101e5c:	11c01b84 	addi	r7,r2,110
81101e60:	4209883a 	add	r4,r8,r8
81101e64:	003edd06 	br	811019dc <__reset+0xfb0e19dc>
81101e68:	3804d27a 	srli	r2,r7,9
81101e6c:	00c00104 	movi	r3,4
81101e70:	1880442e 	bgeu	r3,r2,81101f84 <_malloc_r+0x620>
81101e74:	00c00504 	movi	r3,20
81101e78:	18808136 	bltu	r3,r2,81102080 <_malloc_r+0x71c>
81101e7c:	11401704 	addi	r5,r2,92
81101e80:	10c016c4 	addi	r3,r2,91
81101e84:	294b883a 	add	r5,r5,r5
81101e88:	294b883a 	add	r5,r5,r5
81101e8c:	294b883a 	add	r5,r5,r5
81101e90:	994b883a 	add	r5,r19,r5
81101e94:	28800017 	ldw	r2,0(r5)
81101e98:	01a04474 	movhi	r6,33041
81101e9c:	297ffe04 	addi	r5,r5,-8
81101ea0:	31a6c804 	addi	r6,r6,-25824
81101ea4:	28806526 	beq	r5,r2,8110203c <_malloc_r+0x6d8>
81101ea8:	01bfff04 	movi	r6,-4
81101eac:	10c00117 	ldw	r3,4(r2)
81101eb0:	1986703a 	and	r3,r3,r6
81101eb4:	38c0022e 	bgeu	r7,r3,81101ec0 <_malloc_r+0x55c>
81101eb8:	10800217 	ldw	r2,8(r2)
81101ebc:	28bffb1e 	bne	r5,r2,81101eac <__reset+0xfb0e1eac>
81101ec0:	11400317 	ldw	r5,12(r2)
81101ec4:	98c00117 	ldw	r3,4(r19)
81101ec8:	81400315 	stw	r5,12(r16)
81101ecc:	80800215 	stw	r2,8(r16)
81101ed0:	2c000215 	stw	r16,8(r5)
81101ed4:	14000315 	stw	r16,12(r2)
81101ed8:	003ef806 	br	81101abc <__reset+0xfb0e1abc>
81101edc:	88c00054 	ori	r3,r17,1
81101ee0:	80c00115 	stw	r3,4(r16)
81101ee4:	8463883a 	add	r17,r16,r17
81101ee8:	34400515 	stw	r17,20(r6)
81101eec:	34400415 	stw	r17,16(r6)
81101ef0:	10c00054 	ori	r3,r2,1
81101ef4:	8a000315 	stw	r8,12(r17)
81101ef8:	8a000215 	stw	r8,8(r17)
81101efc:	88c00115 	stw	r3,4(r17)
81101f00:	88a3883a 	add	r17,r17,r2
81101f04:	88800015 	stw	r2,0(r17)
81101f08:	9009883a 	mov	r4,r18
81101f0c:	11040900 	call	81104090 <__malloc_unlock>
81101f10:	80800204 	addi	r2,r16,8
81101f14:	003f3c06 	br	81101c08 <__reset+0xfb0e1c08>
81101f18:	30c00117 	ldw	r3,4(r6)
81101f1c:	003ee706 	br	81101abc <__reset+0xfb0e1abc>
81101f20:	5ac00044 	addi	r11,r11,1
81101f24:	588000cc 	andi	r2,r11,3
81101f28:	31800204 	addi	r6,r6,8
81101f2c:	103efd1e 	bne	r2,zero,81101b24 <__reset+0xfb0e1b24>
81101f30:	00002406 	br	81101fc4 <_malloc_r+0x660>
81101f34:	14000317 	ldw	r16,12(r2)
81101f38:	143f251e 	bne	r2,r16,81101bd0 <__reset+0xfb0e1bd0>
81101f3c:	21000084 	addi	r4,r4,2
81101f40:	003ebc06 	br	81101a34 <__reset+0xfb0e1a34>
81101f44:	8085883a 	add	r2,r16,r2
81101f48:	10c00117 	ldw	r3,4(r2)
81101f4c:	81000317 	ldw	r4,12(r16)
81101f50:	81400217 	ldw	r5,8(r16)
81101f54:	18c00054 	ori	r3,r3,1
81101f58:	10c00115 	stw	r3,4(r2)
81101f5c:	29000315 	stw	r4,12(r5)
81101f60:	21400215 	stw	r5,8(r4)
81101f64:	9009883a 	mov	r4,r18
81101f68:	11040900 	call	81104090 <__malloc_unlock>
81101f6c:	80800204 	addi	r2,r16,8
81101f70:	003f2506 	br	81101c08 <__reset+0xfb0e1c08>
81101f74:	12001704 	addi	r8,r2,92
81101f78:	11c016c4 	addi	r7,r2,91
81101f7c:	4209883a 	add	r4,r8,r8
81101f80:	003e9606 	br	811019dc <__reset+0xfb0e19dc>
81101f84:	3804d1ba 	srli	r2,r7,6
81101f88:	11400e44 	addi	r5,r2,57
81101f8c:	10c00e04 	addi	r3,r2,56
81101f90:	294b883a 	add	r5,r5,r5
81101f94:	003fbc06 	br	81101e88 <__reset+0xfb0e1e88>
81101f98:	84ff5926 	beq	r16,r19,81101d00 <__reset+0xfb0e1d00>
81101f9c:	00a04474 	movhi	r2,33041
81101fa0:	10a6c804 	addi	r2,r2,-25824
81101fa4:	14000217 	ldw	r16,8(r2)
81101fa8:	00bfff04 	movi	r2,-4
81101fac:	80c00117 	ldw	r3,4(r16)
81101fb0:	1886703a 	and	r3,r3,r2
81101fb4:	003f9106 	br	81101dfc <__reset+0xfb0e1dfc>
81101fb8:	60800217 	ldw	r2,8(r12)
81101fbc:	213fffc4 	addi	r4,r4,-1
81101fc0:	1300651e 	bne	r2,r12,81102158 <_malloc_r+0x7f4>
81101fc4:	208000cc 	andi	r2,r4,3
81101fc8:	633ffe04 	addi	r12,r12,-8
81101fcc:	103ffa1e 	bne	r2,zero,81101fb8 <__reset+0xfb0e1fb8>
81101fd0:	98800117 	ldw	r2,4(r19)
81101fd4:	0146303a 	nor	r3,zero,r5
81101fd8:	1884703a 	and	r2,r3,r2
81101fdc:	98800115 	stw	r2,4(r19)
81101fe0:	294b883a 	add	r5,r5,r5
81101fe4:	117f2836 	bltu	r2,r5,81101c88 <__reset+0xfb0e1c88>
81101fe8:	283f2726 	beq	r5,zero,81101c88 <__reset+0xfb0e1c88>
81101fec:	2886703a 	and	r3,r5,r2
81101ff0:	5809883a 	mov	r4,r11
81101ff4:	183ec31e 	bne	r3,zero,81101b04 <__reset+0xfb0e1b04>
81101ff8:	294b883a 	add	r5,r5,r5
81101ffc:	2886703a 	and	r3,r5,r2
81102000:	21000104 	addi	r4,r4,4
81102004:	183ffc26 	beq	r3,zero,81101ff8 <__reset+0xfb0e1ff8>
81102008:	003ebe06 	br	81101b04 <__reset+0xfb0e1b04>
8110200c:	00c05504 	movi	r3,340
81102010:	18801236 	bltu	r3,r2,8110205c <_malloc_r+0x6f8>
81102014:	8804d3fa 	srli	r2,r17,15
81102018:	12001e04 	addi	r8,r2,120
8110201c:	11c01dc4 	addi	r7,r2,119
81102020:	4209883a 	add	r4,r8,r8
81102024:	003e6d06 	br	811019dc <__reset+0xfb0e19dc>
81102028:	00c40004 	movi	r3,4096
8110202c:	003f4606 	br	81101d48 <__reset+0xfb0e1d48>
81102030:	00800044 	movi	r2,1
81102034:	a0800115 	stw	r2,4(r20)
81102038:	003f7406 	br	81101e0c <__reset+0xfb0e1e0c>
8110203c:	1805d0ba 	srai	r2,r3,2
81102040:	01c00044 	movi	r7,1
81102044:	30c00117 	ldw	r3,4(r6)
81102048:	388e983a 	sll	r7,r7,r2
8110204c:	2805883a 	mov	r2,r5
81102050:	38c6b03a 	or	r3,r7,r3
81102054:	30c00115 	stw	r3,4(r6)
81102058:	003f9b06 	br	81101ec8 <__reset+0xfb0e1ec8>
8110205c:	00c15504 	movi	r3,1364
81102060:	18801a36 	bltu	r3,r2,811020cc <_malloc_r+0x768>
81102064:	8804d4ba 	srli	r2,r17,18
81102068:	12001f44 	addi	r8,r2,125
8110206c:	11c01f04 	addi	r7,r2,124
81102070:	4209883a 	add	r4,r8,r8
81102074:	003e5906 	br	811019dc <__reset+0xfb0e19dc>
81102078:	ad400404 	addi	r21,r21,16
8110207c:	003f1706 	br	81101cdc <__reset+0xfb0e1cdc>
81102080:	00c01504 	movi	r3,84
81102084:	18802336 	bltu	r3,r2,81102114 <_malloc_r+0x7b0>
81102088:	3804d33a 	srli	r2,r7,12
8110208c:	11401bc4 	addi	r5,r2,111
81102090:	10c01b84 	addi	r3,r2,110
81102094:	294b883a 	add	r5,r5,r5
81102098:	003f7b06 	br	81101e88 <__reset+0xfb0e1e88>
8110209c:	9c000217 	ldw	r16,8(r19)
811020a0:	00bfff04 	movi	r2,-4
811020a4:	80c00117 	ldw	r3,4(r16)
811020a8:	1886703a 	and	r3,r3,r2
811020ac:	003f5306 	br	81101dfc <__reset+0xfb0e1dfc>
811020b0:	3083ffcc 	andi	r2,r6,4095
811020b4:	103f181e 	bne	r2,zero,81101d18 <__reset+0xfb0e1d18>
811020b8:	99000217 	ldw	r4,8(r19)
811020bc:	b545883a 	add	r2,r22,r21
811020c0:	10800054 	ori	r2,r2,1
811020c4:	20800115 	stw	r2,4(r4)
811020c8:	003f3e06 	br	81101dc4 <__reset+0xfb0e1dc4>
811020cc:	01003f84 	movi	r4,254
811020d0:	02001fc4 	movi	r8,127
811020d4:	01c01f84 	movi	r7,126
811020d8:	003e4006 	br	811019dc <__reset+0xfb0e19dc>
811020dc:	00a04474 	movhi	r2,33041
811020e0:	10ac7e04 	addi	r2,r2,-19976
811020e4:	15000015 	stw	r20,0(r2)
811020e8:	003f1106 	br	81101d30 <__reset+0xfb0e1d30>
811020ec:	00800044 	movi	r2,1
811020f0:	002b883a 	mov	r21,zero
811020f4:	003f1f06 	br	81101d74 <__reset+0xfb0e1d74>
811020f8:	81400204 	addi	r5,r16,8
811020fc:	9009883a 	mov	r4,r18
81102100:	11033ec0 	call	811033ec <_free_r>
81102104:	00a04474 	movhi	r2,33041
81102108:	10ac9904 	addi	r2,r2,-19868
8110210c:	10c00017 	ldw	r3,0(r2)
81102110:	003f2c06 	br	81101dc4 <__reset+0xfb0e1dc4>
81102114:	00c05504 	movi	r3,340
81102118:	18800536 	bltu	r3,r2,81102130 <_malloc_r+0x7cc>
8110211c:	3804d3fa 	srli	r2,r7,15
81102120:	11401e04 	addi	r5,r2,120
81102124:	10c01dc4 	addi	r3,r2,119
81102128:	294b883a 	add	r5,r5,r5
8110212c:	003f5606 	br	81101e88 <__reset+0xfb0e1e88>
81102130:	00c15504 	movi	r3,1364
81102134:	18800536 	bltu	r3,r2,8110214c <_malloc_r+0x7e8>
81102138:	3804d4ba 	srli	r2,r7,18
8110213c:	11401f44 	addi	r5,r2,125
81102140:	10c01f04 	addi	r3,r2,124
81102144:	294b883a 	add	r5,r5,r5
81102148:	003f4f06 	br	81101e88 <__reset+0xfb0e1e88>
8110214c:	01403f84 	movi	r5,254
81102150:	00c01f84 	movi	r3,126
81102154:	003f4c06 	br	81101e88 <__reset+0xfb0e1e88>
81102158:	98800117 	ldw	r2,4(r19)
8110215c:	003fa006 	br	81101fe0 <__reset+0xfb0e1fe0>
81102160:	8808d0fa 	srli	r4,r17,3
81102164:	20800044 	addi	r2,r4,1
81102168:	1085883a 	add	r2,r2,r2
8110216c:	003e9006 	br	81101bb0 <__reset+0xfb0e1bb0>

81102170 <memchr>:
81102170:	208000cc 	andi	r2,r4,3
81102174:	280f883a 	mov	r7,r5
81102178:	10003426 	beq	r2,zero,8110224c <memchr+0xdc>
8110217c:	30bfffc4 	addi	r2,r6,-1
81102180:	30001a26 	beq	r6,zero,811021ec <memchr+0x7c>
81102184:	20c00003 	ldbu	r3,0(r4)
81102188:	29803fcc 	andi	r6,r5,255
8110218c:	30c0051e 	bne	r6,r3,811021a4 <memchr+0x34>
81102190:	00001806 	br	811021f4 <memchr+0x84>
81102194:	10001526 	beq	r2,zero,811021ec <memchr+0x7c>
81102198:	20c00003 	ldbu	r3,0(r4)
8110219c:	10bfffc4 	addi	r2,r2,-1
811021a0:	30c01426 	beq	r6,r3,811021f4 <memchr+0x84>
811021a4:	21000044 	addi	r4,r4,1
811021a8:	20c000cc 	andi	r3,r4,3
811021ac:	183ff91e 	bne	r3,zero,81102194 <__reset+0xfb0e2194>
811021b0:	020000c4 	movi	r8,3
811021b4:	40801136 	bltu	r8,r2,811021fc <memchr+0x8c>
811021b8:	10000c26 	beq	r2,zero,811021ec <memchr+0x7c>
811021bc:	20c00003 	ldbu	r3,0(r4)
811021c0:	29403fcc 	andi	r5,r5,255
811021c4:	28c00b26 	beq	r5,r3,811021f4 <memchr+0x84>
811021c8:	20c00044 	addi	r3,r4,1
811021cc:	39803fcc 	andi	r6,r7,255
811021d0:	2089883a 	add	r4,r4,r2
811021d4:	00000306 	br	811021e4 <memchr+0x74>
811021d8:	18c00044 	addi	r3,r3,1
811021dc:	197fffc3 	ldbu	r5,-1(r3)
811021e0:	31400526 	beq	r6,r5,811021f8 <memchr+0x88>
811021e4:	1805883a 	mov	r2,r3
811021e8:	20fffb1e 	bne	r4,r3,811021d8 <__reset+0xfb0e21d8>
811021ec:	0005883a 	mov	r2,zero
811021f0:	f800283a 	ret
811021f4:	2005883a 	mov	r2,r4
811021f8:	f800283a 	ret
811021fc:	28c03fcc 	andi	r3,r5,255
81102200:	1812923a 	slli	r9,r3,8
81102204:	02ffbff4 	movhi	r11,65279
81102208:	02a02074 	movhi	r10,32897
8110220c:	48d2b03a 	or	r9,r9,r3
81102210:	4806943a 	slli	r3,r9,16
81102214:	5affbfc4 	addi	r11,r11,-257
81102218:	52a02004 	addi	r10,r10,-32640
8110221c:	48d2b03a 	or	r9,r9,r3
81102220:	20c00017 	ldw	r3,0(r4)
81102224:	48c6f03a 	xor	r3,r9,r3
81102228:	1acd883a 	add	r6,r3,r11
8110222c:	00c6303a 	nor	r3,zero,r3
81102230:	30c6703a 	and	r3,r6,r3
81102234:	1a86703a 	and	r3,r3,r10
81102238:	183fe01e 	bne	r3,zero,811021bc <__reset+0xfb0e21bc>
8110223c:	10bfff04 	addi	r2,r2,-4
81102240:	21000104 	addi	r4,r4,4
81102244:	40bff636 	bltu	r8,r2,81102220 <__reset+0xfb0e2220>
81102248:	003fdb06 	br	811021b8 <__reset+0xfb0e21b8>
8110224c:	3005883a 	mov	r2,r6
81102250:	003fd706 	br	811021b0 <__reset+0xfb0e21b0>

81102254 <memcpy>:
81102254:	defffd04 	addi	sp,sp,-12
81102258:	dfc00215 	stw	ra,8(sp)
8110225c:	dc400115 	stw	r17,4(sp)
81102260:	dc000015 	stw	r16,0(sp)
81102264:	00c003c4 	movi	r3,15
81102268:	2005883a 	mov	r2,r4
8110226c:	1980452e 	bgeu	r3,r6,81102384 <memcpy+0x130>
81102270:	2906b03a 	or	r3,r5,r4
81102274:	18c000cc 	andi	r3,r3,3
81102278:	1800441e 	bne	r3,zero,8110238c <memcpy+0x138>
8110227c:	347ffc04 	addi	r17,r6,-16
81102280:	8822d13a 	srli	r17,r17,4
81102284:	28c00104 	addi	r3,r5,4
81102288:	23400104 	addi	r13,r4,4
8110228c:	8820913a 	slli	r16,r17,4
81102290:	2b000204 	addi	r12,r5,8
81102294:	22c00204 	addi	r11,r4,8
81102298:	84000504 	addi	r16,r16,20
8110229c:	2a800304 	addi	r10,r5,12
811022a0:	22400304 	addi	r9,r4,12
811022a4:	2c21883a 	add	r16,r5,r16
811022a8:	2811883a 	mov	r8,r5
811022ac:	200f883a 	mov	r7,r4
811022b0:	41000017 	ldw	r4,0(r8)
811022b4:	1fc00017 	ldw	ra,0(r3)
811022b8:	63c00017 	ldw	r15,0(r12)
811022bc:	39000015 	stw	r4,0(r7)
811022c0:	53800017 	ldw	r14,0(r10)
811022c4:	6fc00015 	stw	ra,0(r13)
811022c8:	5bc00015 	stw	r15,0(r11)
811022cc:	4b800015 	stw	r14,0(r9)
811022d0:	18c00404 	addi	r3,r3,16
811022d4:	39c00404 	addi	r7,r7,16
811022d8:	42000404 	addi	r8,r8,16
811022dc:	6b400404 	addi	r13,r13,16
811022e0:	63000404 	addi	r12,r12,16
811022e4:	5ac00404 	addi	r11,r11,16
811022e8:	52800404 	addi	r10,r10,16
811022ec:	4a400404 	addi	r9,r9,16
811022f0:	1c3fef1e 	bne	r3,r16,811022b0 <__reset+0xfb0e22b0>
811022f4:	89c00044 	addi	r7,r17,1
811022f8:	380e913a 	slli	r7,r7,4
811022fc:	310003cc 	andi	r4,r6,15
81102300:	02c000c4 	movi	r11,3
81102304:	11c7883a 	add	r3,r2,r7
81102308:	29cb883a 	add	r5,r5,r7
8110230c:	5900212e 	bgeu	r11,r4,81102394 <memcpy+0x140>
81102310:	1813883a 	mov	r9,r3
81102314:	2811883a 	mov	r8,r5
81102318:	200f883a 	mov	r7,r4
8110231c:	42800017 	ldw	r10,0(r8)
81102320:	4a400104 	addi	r9,r9,4
81102324:	39ffff04 	addi	r7,r7,-4
81102328:	4abfff15 	stw	r10,-4(r9)
8110232c:	42000104 	addi	r8,r8,4
81102330:	59fffa36 	bltu	r11,r7,8110231c <__reset+0xfb0e231c>
81102334:	213fff04 	addi	r4,r4,-4
81102338:	2008d0ba 	srli	r4,r4,2
8110233c:	318000cc 	andi	r6,r6,3
81102340:	21000044 	addi	r4,r4,1
81102344:	2109883a 	add	r4,r4,r4
81102348:	2109883a 	add	r4,r4,r4
8110234c:	1907883a 	add	r3,r3,r4
81102350:	290b883a 	add	r5,r5,r4
81102354:	30000626 	beq	r6,zero,81102370 <memcpy+0x11c>
81102358:	198d883a 	add	r6,r3,r6
8110235c:	29c00003 	ldbu	r7,0(r5)
81102360:	18c00044 	addi	r3,r3,1
81102364:	29400044 	addi	r5,r5,1
81102368:	19ffffc5 	stb	r7,-1(r3)
8110236c:	19bffb1e 	bne	r3,r6,8110235c <__reset+0xfb0e235c>
81102370:	dfc00217 	ldw	ra,8(sp)
81102374:	dc400117 	ldw	r17,4(sp)
81102378:	dc000017 	ldw	r16,0(sp)
8110237c:	dec00304 	addi	sp,sp,12
81102380:	f800283a 	ret
81102384:	2007883a 	mov	r3,r4
81102388:	003ff206 	br	81102354 <__reset+0xfb0e2354>
8110238c:	2007883a 	mov	r3,r4
81102390:	003ff106 	br	81102358 <__reset+0xfb0e2358>
81102394:	200d883a 	mov	r6,r4
81102398:	003fee06 	br	81102354 <__reset+0xfb0e2354>

8110239c <memmove>:
8110239c:	2005883a 	mov	r2,r4
811023a0:	29000b2e 	bgeu	r5,r4,811023d0 <memmove+0x34>
811023a4:	298f883a 	add	r7,r5,r6
811023a8:	21c0092e 	bgeu	r4,r7,811023d0 <memmove+0x34>
811023ac:	2187883a 	add	r3,r4,r6
811023b0:	198bc83a 	sub	r5,r3,r6
811023b4:	30004826 	beq	r6,zero,811024d8 <memmove+0x13c>
811023b8:	39ffffc4 	addi	r7,r7,-1
811023bc:	39000003 	ldbu	r4,0(r7)
811023c0:	18ffffc4 	addi	r3,r3,-1
811023c4:	19000005 	stb	r4,0(r3)
811023c8:	28fffb1e 	bne	r5,r3,811023b8 <__reset+0xfb0e23b8>
811023cc:	f800283a 	ret
811023d0:	00c003c4 	movi	r3,15
811023d4:	1980412e 	bgeu	r3,r6,811024dc <memmove+0x140>
811023d8:	2886b03a 	or	r3,r5,r2
811023dc:	18c000cc 	andi	r3,r3,3
811023e0:	1800401e 	bne	r3,zero,811024e4 <memmove+0x148>
811023e4:	33fffc04 	addi	r15,r6,-16
811023e8:	781ed13a 	srli	r15,r15,4
811023ec:	28c00104 	addi	r3,r5,4
811023f0:	13400104 	addi	r13,r2,4
811023f4:	781c913a 	slli	r14,r15,4
811023f8:	2b000204 	addi	r12,r5,8
811023fc:	12c00204 	addi	r11,r2,8
81102400:	73800504 	addi	r14,r14,20
81102404:	2a800304 	addi	r10,r5,12
81102408:	12400304 	addi	r9,r2,12
8110240c:	2b9d883a 	add	r14,r5,r14
81102410:	2811883a 	mov	r8,r5
81102414:	100f883a 	mov	r7,r2
81102418:	41000017 	ldw	r4,0(r8)
8110241c:	39c00404 	addi	r7,r7,16
81102420:	18c00404 	addi	r3,r3,16
81102424:	393ffc15 	stw	r4,-16(r7)
81102428:	193ffc17 	ldw	r4,-16(r3)
8110242c:	6b400404 	addi	r13,r13,16
81102430:	5ac00404 	addi	r11,r11,16
81102434:	693ffc15 	stw	r4,-16(r13)
81102438:	61000017 	ldw	r4,0(r12)
8110243c:	4a400404 	addi	r9,r9,16
81102440:	42000404 	addi	r8,r8,16
81102444:	593ffc15 	stw	r4,-16(r11)
81102448:	51000017 	ldw	r4,0(r10)
8110244c:	63000404 	addi	r12,r12,16
81102450:	52800404 	addi	r10,r10,16
81102454:	493ffc15 	stw	r4,-16(r9)
81102458:	1bbfef1e 	bne	r3,r14,81102418 <__reset+0xfb0e2418>
8110245c:	79000044 	addi	r4,r15,1
81102460:	2008913a 	slli	r4,r4,4
81102464:	328003cc 	andi	r10,r6,15
81102468:	02c000c4 	movi	r11,3
8110246c:	1107883a 	add	r3,r2,r4
81102470:	290b883a 	add	r5,r5,r4
81102474:	5a801e2e 	bgeu	r11,r10,811024f0 <memmove+0x154>
81102478:	1813883a 	mov	r9,r3
8110247c:	2811883a 	mov	r8,r5
81102480:	500f883a 	mov	r7,r10
81102484:	41000017 	ldw	r4,0(r8)
81102488:	4a400104 	addi	r9,r9,4
8110248c:	39ffff04 	addi	r7,r7,-4
81102490:	493fff15 	stw	r4,-4(r9)
81102494:	42000104 	addi	r8,r8,4
81102498:	59fffa36 	bltu	r11,r7,81102484 <__reset+0xfb0e2484>
8110249c:	513fff04 	addi	r4,r10,-4
811024a0:	2008d0ba 	srli	r4,r4,2
811024a4:	318000cc 	andi	r6,r6,3
811024a8:	21000044 	addi	r4,r4,1
811024ac:	2109883a 	add	r4,r4,r4
811024b0:	2109883a 	add	r4,r4,r4
811024b4:	1907883a 	add	r3,r3,r4
811024b8:	290b883a 	add	r5,r5,r4
811024bc:	30000b26 	beq	r6,zero,811024ec <memmove+0x150>
811024c0:	198d883a 	add	r6,r3,r6
811024c4:	29c00003 	ldbu	r7,0(r5)
811024c8:	18c00044 	addi	r3,r3,1
811024cc:	29400044 	addi	r5,r5,1
811024d0:	19ffffc5 	stb	r7,-1(r3)
811024d4:	19bffb1e 	bne	r3,r6,811024c4 <__reset+0xfb0e24c4>
811024d8:	f800283a 	ret
811024dc:	1007883a 	mov	r3,r2
811024e0:	003ff606 	br	811024bc <__reset+0xfb0e24bc>
811024e4:	1007883a 	mov	r3,r2
811024e8:	003ff506 	br	811024c0 <__reset+0xfb0e24c0>
811024ec:	f800283a 	ret
811024f0:	500d883a 	mov	r6,r10
811024f4:	003ff106 	br	811024bc <__reset+0xfb0e24bc>

811024f8 <memset>:
811024f8:	20c000cc 	andi	r3,r4,3
811024fc:	2005883a 	mov	r2,r4
81102500:	18004426 	beq	r3,zero,81102614 <memset+0x11c>
81102504:	31ffffc4 	addi	r7,r6,-1
81102508:	30004026 	beq	r6,zero,8110260c <memset+0x114>
8110250c:	2813883a 	mov	r9,r5
81102510:	200d883a 	mov	r6,r4
81102514:	2007883a 	mov	r3,r4
81102518:	00000406 	br	8110252c <memset+0x34>
8110251c:	3a3fffc4 	addi	r8,r7,-1
81102520:	31800044 	addi	r6,r6,1
81102524:	38003926 	beq	r7,zero,8110260c <memset+0x114>
81102528:	400f883a 	mov	r7,r8
8110252c:	18c00044 	addi	r3,r3,1
81102530:	32400005 	stb	r9,0(r6)
81102534:	1a0000cc 	andi	r8,r3,3
81102538:	403ff81e 	bne	r8,zero,8110251c <__reset+0xfb0e251c>
8110253c:	010000c4 	movi	r4,3
81102540:	21c02d2e 	bgeu	r4,r7,811025f8 <memset+0x100>
81102544:	29003fcc 	andi	r4,r5,255
81102548:	200c923a 	slli	r6,r4,8
8110254c:	3108b03a 	or	r4,r6,r4
81102550:	200c943a 	slli	r6,r4,16
81102554:	218cb03a 	or	r6,r4,r6
81102558:	010003c4 	movi	r4,15
8110255c:	21c0182e 	bgeu	r4,r7,811025c0 <memset+0xc8>
81102560:	3b3ffc04 	addi	r12,r7,-16
81102564:	6018d13a 	srli	r12,r12,4
81102568:	1a000104 	addi	r8,r3,4
8110256c:	1ac00204 	addi	r11,r3,8
81102570:	6008913a 	slli	r4,r12,4
81102574:	1a800304 	addi	r10,r3,12
81102578:	1813883a 	mov	r9,r3
8110257c:	21000504 	addi	r4,r4,20
81102580:	1909883a 	add	r4,r3,r4
81102584:	49800015 	stw	r6,0(r9)
81102588:	41800015 	stw	r6,0(r8)
8110258c:	59800015 	stw	r6,0(r11)
81102590:	51800015 	stw	r6,0(r10)
81102594:	42000404 	addi	r8,r8,16
81102598:	4a400404 	addi	r9,r9,16
8110259c:	5ac00404 	addi	r11,r11,16
811025a0:	52800404 	addi	r10,r10,16
811025a4:	413ff71e 	bne	r8,r4,81102584 <__reset+0xfb0e2584>
811025a8:	63000044 	addi	r12,r12,1
811025ac:	6018913a 	slli	r12,r12,4
811025b0:	39c003cc 	andi	r7,r7,15
811025b4:	010000c4 	movi	r4,3
811025b8:	1b07883a 	add	r3,r3,r12
811025bc:	21c00e2e 	bgeu	r4,r7,811025f8 <memset+0x100>
811025c0:	1813883a 	mov	r9,r3
811025c4:	3811883a 	mov	r8,r7
811025c8:	010000c4 	movi	r4,3
811025cc:	49800015 	stw	r6,0(r9)
811025d0:	423fff04 	addi	r8,r8,-4
811025d4:	4a400104 	addi	r9,r9,4
811025d8:	223ffc36 	bltu	r4,r8,811025cc <__reset+0xfb0e25cc>
811025dc:	393fff04 	addi	r4,r7,-4
811025e0:	2008d0ba 	srli	r4,r4,2
811025e4:	39c000cc 	andi	r7,r7,3
811025e8:	21000044 	addi	r4,r4,1
811025ec:	2109883a 	add	r4,r4,r4
811025f0:	2109883a 	add	r4,r4,r4
811025f4:	1907883a 	add	r3,r3,r4
811025f8:	38000526 	beq	r7,zero,81102610 <memset+0x118>
811025fc:	19cf883a 	add	r7,r3,r7
81102600:	19400005 	stb	r5,0(r3)
81102604:	18c00044 	addi	r3,r3,1
81102608:	38fffd1e 	bne	r7,r3,81102600 <__reset+0xfb0e2600>
8110260c:	f800283a 	ret
81102610:	f800283a 	ret
81102614:	2007883a 	mov	r3,r4
81102618:	300f883a 	mov	r7,r6
8110261c:	003fc706 	br	8110253c <__reset+0xfb0e253c>

81102620 <_realloc_r>:
81102620:	defff604 	addi	sp,sp,-40
81102624:	dc800215 	stw	r18,8(sp)
81102628:	dfc00915 	stw	ra,36(sp)
8110262c:	df000815 	stw	fp,32(sp)
81102630:	ddc00715 	stw	r23,28(sp)
81102634:	dd800615 	stw	r22,24(sp)
81102638:	dd400515 	stw	r21,20(sp)
8110263c:	dd000415 	stw	r20,16(sp)
81102640:	dcc00315 	stw	r19,12(sp)
81102644:	dc400115 	stw	r17,4(sp)
81102648:	dc000015 	stw	r16,0(sp)
8110264c:	3025883a 	mov	r18,r6
81102650:	2800b726 	beq	r5,zero,81102930 <_realloc_r+0x310>
81102654:	282b883a 	mov	r21,r5
81102658:	2029883a 	mov	r20,r4
8110265c:	110406c0 	call	8110406c <__malloc_lock>
81102660:	a8bfff17 	ldw	r2,-4(r21)
81102664:	043fff04 	movi	r16,-4
81102668:	90c002c4 	addi	r3,r18,11
8110266c:	01000584 	movi	r4,22
81102670:	acfffe04 	addi	r19,r21,-8
81102674:	1420703a 	and	r16,r2,r16
81102678:	20c0332e 	bgeu	r4,r3,81102748 <_realloc_r+0x128>
8110267c:	047ffe04 	movi	r17,-8
81102680:	1c62703a 	and	r17,r3,r17
81102684:	8807883a 	mov	r3,r17
81102688:	88005816 	blt	r17,zero,811027ec <_realloc_r+0x1cc>
8110268c:	8c805736 	bltu	r17,r18,811027ec <_realloc_r+0x1cc>
81102690:	80c0300e 	bge	r16,r3,81102754 <_realloc_r+0x134>
81102694:	07204474 	movhi	fp,33041
81102698:	e726c804 	addi	fp,fp,-25824
8110269c:	e1c00217 	ldw	r7,8(fp)
811026a0:	9c09883a 	add	r4,r19,r16
811026a4:	22000117 	ldw	r8,4(r4)
811026a8:	21c06326 	beq	r4,r7,81102838 <_realloc_r+0x218>
811026ac:	017fff84 	movi	r5,-2
811026b0:	414a703a 	and	r5,r8,r5
811026b4:	214b883a 	add	r5,r4,r5
811026b8:	29800117 	ldw	r6,4(r5)
811026bc:	3180004c 	andi	r6,r6,1
811026c0:	30003f26 	beq	r6,zero,811027c0 <_realloc_r+0x1a0>
811026c4:	1080004c 	andi	r2,r2,1
811026c8:	10008326 	beq	r2,zero,811028d8 <_realloc_r+0x2b8>
811026cc:	900b883a 	mov	r5,r18
811026d0:	a009883a 	mov	r4,r20
811026d4:	11019640 	call	81101964 <_malloc_r>
811026d8:	1025883a 	mov	r18,r2
811026dc:	10011e26 	beq	r2,zero,81102b58 <_realloc_r+0x538>
811026e0:	a93fff17 	ldw	r4,-4(r21)
811026e4:	10fffe04 	addi	r3,r2,-8
811026e8:	00bfff84 	movi	r2,-2
811026ec:	2084703a 	and	r2,r4,r2
811026f0:	9885883a 	add	r2,r19,r2
811026f4:	1880ee26 	beq	r3,r2,81102ab0 <_realloc_r+0x490>
811026f8:	81bfff04 	addi	r6,r16,-4
811026fc:	00800904 	movi	r2,36
81102700:	1180b836 	bltu	r2,r6,811029e4 <_realloc_r+0x3c4>
81102704:	00c004c4 	movi	r3,19
81102708:	19809636 	bltu	r3,r6,81102964 <_realloc_r+0x344>
8110270c:	9005883a 	mov	r2,r18
81102710:	a807883a 	mov	r3,r21
81102714:	19000017 	ldw	r4,0(r3)
81102718:	11000015 	stw	r4,0(r2)
8110271c:	19000117 	ldw	r4,4(r3)
81102720:	11000115 	stw	r4,4(r2)
81102724:	18c00217 	ldw	r3,8(r3)
81102728:	10c00215 	stw	r3,8(r2)
8110272c:	a80b883a 	mov	r5,r21
81102730:	a009883a 	mov	r4,r20
81102734:	11033ec0 	call	811033ec <_free_r>
81102738:	a009883a 	mov	r4,r20
8110273c:	11040900 	call	81104090 <__malloc_unlock>
81102740:	9005883a 	mov	r2,r18
81102744:	00001206 	br	81102790 <_realloc_r+0x170>
81102748:	00c00404 	movi	r3,16
8110274c:	1823883a 	mov	r17,r3
81102750:	003fce06 	br	8110268c <__reset+0xfb0e268c>
81102754:	a825883a 	mov	r18,r21
81102758:	8445c83a 	sub	r2,r16,r17
8110275c:	00c003c4 	movi	r3,15
81102760:	18802636 	bltu	r3,r2,811027fc <_realloc_r+0x1dc>
81102764:	99800117 	ldw	r6,4(r19)
81102768:	9c07883a 	add	r3,r19,r16
8110276c:	3180004c 	andi	r6,r6,1
81102770:	3420b03a 	or	r16,r6,r16
81102774:	9c000115 	stw	r16,4(r19)
81102778:	18800117 	ldw	r2,4(r3)
8110277c:	10800054 	ori	r2,r2,1
81102780:	18800115 	stw	r2,4(r3)
81102784:	a009883a 	mov	r4,r20
81102788:	11040900 	call	81104090 <__malloc_unlock>
8110278c:	9005883a 	mov	r2,r18
81102790:	dfc00917 	ldw	ra,36(sp)
81102794:	df000817 	ldw	fp,32(sp)
81102798:	ddc00717 	ldw	r23,28(sp)
8110279c:	dd800617 	ldw	r22,24(sp)
811027a0:	dd400517 	ldw	r21,20(sp)
811027a4:	dd000417 	ldw	r20,16(sp)
811027a8:	dcc00317 	ldw	r19,12(sp)
811027ac:	dc800217 	ldw	r18,8(sp)
811027b0:	dc400117 	ldw	r17,4(sp)
811027b4:	dc000017 	ldw	r16,0(sp)
811027b8:	dec00a04 	addi	sp,sp,40
811027bc:	f800283a 	ret
811027c0:	017fff04 	movi	r5,-4
811027c4:	414a703a 	and	r5,r8,r5
811027c8:	814d883a 	add	r6,r16,r5
811027cc:	30c01f16 	blt	r6,r3,8110284c <_realloc_r+0x22c>
811027d0:	20800317 	ldw	r2,12(r4)
811027d4:	20c00217 	ldw	r3,8(r4)
811027d8:	a825883a 	mov	r18,r21
811027dc:	3021883a 	mov	r16,r6
811027e0:	18800315 	stw	r2,12(r3)
811027e4:	10c00215 	stw	r3,8(r2)
811027e8:	003fdb06 	br	81102758 <__reset+0xfb0e2758>
811027ec:	00800304 	movi	r2,12
811027f0:	a0800015 	stw	r2,0(r20)
811027f4:	0005883a 	mov	r2,zero
811027f8:	003fe506 	br	81102790 <__reset+0xfb0e2790>
811027fc:	98c00117 	ldw	r3,4(r19)
81102800:	9c4b883a 	add	r5,r19,r17
81102804:	11000054 	ori	r4,r2,1
81102808:	18c0004c 	andi	r3,r3,1
8110280c:	1c62b03a 	or	r17,r3,r17
81102810:	9c400115 	stw	r17,4(r19)
81102814:	29000115 	stw	r4,4(r5)
81102818:	2885883a 	add	r2,r5,r2
8110281c:	10c00117 	ldw	r3,4(r2)
81102820:	29400204 	addi	r5,r5,8
81102824:	a009883a 	mov	r4,r20
81102828:	18c00054 	ori	r3,r3,1
8110282c:	10c00115 	stw	r3,4(r2)
81102830:	11033ec0 	call	811033ec <_free_r>
81102834:	003fd306 	br	81102784 <__reset+0xfb0e2784>
81102838:	017fff04 	movi	r5,-4
8110283c:	414a703a 	and	r5,r8,r5
81102840:	89800404 	addi	r6,r17,16
81102844:	8151883a 	add	r8,r16,r5
81102848:	4180590e 	bge	r8,r6,811029b0 <_realloc_r+0x390>
8110284c:	1080004c 	andi	r2,r2,1
81102850:	103f9e1e 	bne	r2,zero,811026cc <__reset+0xfb0e26cc>
81102854:	adbffe17 	ldw	r22,-8(r21)
81102858:	00bfff04 	movi	r2,-4
8110285c:	9dadc83a 	sub	r22,r19,r22
81102860:	b1800117 	ldw	r6,4(r22)
81102864:	3084703a 	and	r2,r6,r2
81102868:	20002026 	beq	r4,zero,811028ec <_realloc_r+0x2cc>
8110286c:	80af883a 	add	r23,r16,r2
81102870:	b96f883a 	add	r23,r23,r5
81102874:	21c05f26 	beq	r4,r7,811029f4 <_realloc_r+0x3d4>
81102878:	b8c01c16 	blt	r23,r3,811028ec <_realloc_r+0x2cc>
8110287c:	20800317 	ldw	r2,12(r4)
81102880:	20c00217 	ldw	r3,8(r4)
81102884:	81bfff04 	addi	r6,r16,-4
81102888:	01000904 	movi	r4,36
8110288c:	18800315 	stw	r2,12(r3)
81102890:	10c00215 	stw	r3,8(r2)
81102894:	b0c00217 	ldw	r3,8(r22)
81102898:	b0800317 	ldw	r2,12(r22)
8110289c:	b4800204 	addi	r18,r22,8
811028a0:	18800315 	stw	r2,12(r3)
811028a4:	10c00215 	stw	r3,8(r2)
811028a8:	21801b36 	bltu	r4,r6,81102918 <_realloc_r+0x2f8>
811028ac:	008004c4 	movi	r2,19
811028b0:	1180352e 	bgeu	r2,r6,81102988 <_realloc_r+0x368>
811028b4:	a8800017 	ldw	r2,0(r21)
811028b8:	b0800215 	stw	r2,8(r22)
811028bc:	a8800117 	ldw	r2,4(r21)
811028c0:	b0800315 	stw	r2,12(r22)
811028c4:	008006c4 	movi	r2,27
811028c8:	11807f36 	bltu	r2,r6,81102ac8 <_realloc_r+0x4a8>
811028cc:	b0800404 	addi	r2,r22,16
811028d0:	ad400204 	addi	r21,r21,8
811028d4:	00002d06 	br	8110298c <_realloc_r+0x36c>
811028d8:	adbffe17 	ldw	r22,-8(r21)
811028dc:	00bfff04 	movi	r2,-4
811028e0:	9dadc83a 	sub	r22,r19,r22
811028e4:	b1000117 	ldw	r4,4(r22)
811028e8:	2084703a 	and	r2,r4,r2
811028ec:	b03f7726 	beq	r22,zero,811026cc <__reset+0xfb0e26cc>
811028f0:	80af883a 	add	r23,r16,r2
811028f4:	b8ff7516 	blt	r23,r3,811026cc <__reset+0xfb0e26cc>
811028f8:	b0800317 	ldw	r2,12(r22)
811028fc:	b0c00217 	ldw	r3,8(r22)
81102900:	81bfff04 	addi	r6,r16,-4
81102904:	01000904 	movi	r4,36
81102908:	18800315 	stw	r2,12(r3)
8110290c:	10c00215 	stw	r3,8(r2)
81102910:	b4800204 	addi	r18,r22,8
81102914:	21bfe52e 	bgeu	r4,r6,811028ac <__reset+0xfb0e28ac>
81102918:	a80b883a 	mov	r5,r21
8110291c:	9009883a 	mov	r4,r18
81102920:	110239c0 	call	8110239c <memmove>
81102924:	b821883a 	mov	r16,r23
81102928:	b027883a 	mov	r19,r22
8110292c:	003f8a06 	br	81102758 <__reset+0xfb0e2758>
81102930:	300b883a 	mov	r5,r6
81102934:	dfc00917 	ldw	ra,36(sp)
81102938:	df000817 	ldw	fp,32(sp)
8110293c:	ddc00717 	ldw	r23,28(sp)
81102940:	dd800617 	ldw	r22,24(sp)
81102944:	dd400517 	ldw	r21,20(sp)
81102948:	dd000417 	ldw	r20,16(sp)
8110294c:	dcc00317 	ldw	r19,12(sp)
81102950:	dc800217 	ldw	r18,8(sp)
81102954:	dc400117 	ldw	r17,4(sp)
81102958:	dc000017 	ldw	r16,0(sp)
8110295c:	dec00a04 	addi	sp,sp,40
81102960:	11019641 	jmpi	81101964 <_malloc_r>
81102964:	a8c00017 	ldw	r3,0(r21)
81102968:	90c00015 	stw	r3,0(r18)
8110296c:	a8c00117 	ldw	r3,4(r21)
81102970:	90c00115 	stw	r3,4(r18)
81102974:	00c006c4 	movi	r3,27
81102978:	19804536 	bltu	r3,r6,81102a90 <_realloc_r+0x470>
8110297c:	90800204 	addi	r2,r18,8
81102980:	a8c00204 	addi	r3,r21,8
81102984:	003f6306 	br	81102714 <__reset+0xfb0e2714>
81102988:	9005883a 	mov	r2,r18
8110298c:	a8c00017 	ldw	r3,0(r21)
81102990:	b821883a 	mov	r16,r23
81102994:	b027883a 	mov	r19,r22
81102998:	10c00015 	stw	r3,0(r2)
8110299c:	a8c00117 	ldw	r3,4(r21)
811029a0:	10c00115 	stw	r3,4(r2)
811029a4:	a8c00217 	ldw	r3,8(r21)
811029a8:	10c00215 	stw	r3,8(r2)
811029ac:	003f6a06 	br	81102758 <__reset+0xfb0e2758>
811029b0:	9c67883a 	add	r19,r19,r17
811029b4:	4445c83a 	sub	r2,r8,r17
811029b8:	e4c00215 	stw	r19,8(fp)
811029bc:	10800054 	ori	r2,r2,1
811029c0:	98800115 	stw	r2,4(r19)
811029c4:	a8bfff17 	ldw	r2,-4(r21)
811029c8:	a009883a 	mov	r4,r20
811029cc:	1080004c 	andi	r2,r2,1
811029d0:	1462b03a 	or	r17,r2,r17
811029d4:	ac7fff15 	stw	r17,-4(r21)
811029d8:	11040900 	call	81104090 <__malloc_unlock>
811029dc:	a805883a 	mov	r2,r21
811029e0:	003f6b06 	br	81102790 <__reset+0xfb0e2790>
811029e4:	a80b883a 	mov	r5,r21
811029e8:	9009883a 	mov	r4,r18
811029ec:	110239c0 	call	8110239c <memmove>
811029f0:	003f4e06 	br	8110272c <__reset+0xfb0e272c>
811029f4:	89000404 	addi	r4,r17,16
811029f8:	b93fbc16 	blt	r23,r4,811028ec <__reset+0xfb0e28ec>
811029fc:	b0800317 	ldw	r2,12(r22)
81102a00:	b0c00217 	ldw	r3,8(r22)
81102a04:	81bfff04 	addi	r6,r16,-4
81102a08:	01000904 	movi	r4,36
81102a0c:	18800315 	stw	r2,12(r3)
81102a10:	10c00215 	stw	r3,8(r2)
81102a14:	b4800204 	addi	r18,r22,8
81102a18:	21804336 	bltu	r4,r6,81102b28 <_realloc_r+0x508>
81102a1c:	008004c4 	movi	r2,19
81102a20:	11803f2e 	bgeu	r2,r6,81102b20 <_realloc_r+0x500>
81102a24:	a8800017 	ldw	r2,0(r21)
81102a28:	b0800215 	stw	r2,8(r22)
81102a2c:	a8800117 	ldw	r2,4(r21)
81102a30:	b0800315 	stw	r2,12(r22)
81102a34:	008006c4 	movi	r2,27
81102a38:	11803f36 	bltu	r2,r6,81102b38 <_realloc_r+0x518>
81102a3c:	b0800404 	addi	r2,r22,16
81102a40:	ad400204 	addi	r21,r21,8
81102a44:	a8c00017 	ldw	r3,0(r21)
81102a48:	10c00015 	stw	r3,0(r2)
81102a4c:	a8c00117 	ldw	r3,4(r21)
81102a50:	10c00115 	stw	r3,4(r2)
81102a54:	a8c00217 	ldw	r3,8(r21)
81102a58:	10c00215 	stw	r3,8(r2)
81102a5c:	b447883a 	add	r3,r22,r17
81102a60:	bc45c83a 	sub	r2,r23,r17
81102a64:	e0c00215 	stw	r3,8(fp)
81102a68:	10800054 	ori	r2,r2,1
81102a6c:	18800115 	stw	r2,4(r3)
81102a70:	b0800117 	ldw	r2,4(r22)
81102a74:	a009883a 	mov	r4,r20
81102a78:	1080004c 	andi	r2,r2,1
81102a7c:	1462b03a 	or	r17,r2,r17
81102a80:	b4400115 	stw	r17,4(r22)
81102a84:	11040900 	call	81104090 <__malloc_unlock>
81102a88:	9005883a 	mov	r2,r18
81102a8c:	003f4006 	br	81102790 <__reset+0xfb0e2790>
81102a90:	a8c00217 	ldw	r3,8(r21)
81102a94:	90c00215 	stw	r3,8(r18)
81102a98:	a8c00317 	ldw	r3,12(r21)
81102a9c:	90c00315 	stw	r3,12(r18)
81102aa0:	30801126 	beq	r6,r2,81102ae8 <_realloc_r+0x4c8>
81102aa4:	90800404 	addi	r2,r18,16
81102aa8:	a8c00404 	addi	r3,r21,16
81102aac:	003f1906 	br	81102714 <__reset+0xfb0e2714>
81102ab0:	90ffff17 	ldw	r3,-4(r18)
81102ab4:	00bfff04 	movi	r2,-4
81102ab8:	a825883a 	mov	r18,r21
81102abc:	1884703a 	and	r2,r3,r2
81102ac0:	80a1883a 	add	r16,r16,r2
81102ac4:	003f2406 	br	81102758 <__reset+0xfb0e2758>
81102ac8:	a8800217 	ldw	r2,8(r21)
81102acc:	b0800415 	stw	r2,16(r22)
81102ad0:	a8800317 	ldw	r2,12(r21)
81102ad4:	b0800515 	stw	r2,20(r22)
81102ad8:	31000a26 	beq	r6,r4,81102b04 <_realloc_r+0x4e4>
81102adc:	b0800604 	addi	r2,r22,24
81102ae0:	ad400404 	addi	r21,r21,16
81102ae4:	003fa906 	br	8110298c <__reset+0xfb0e298c>
81102ae8:	a9000417 	ldw	r4,16(r21)
81102aec:	90800604 	addi	r2,r18,24
81102af0:	a8c00604 	addi	r3,r21,24
81102af4:	91000415 	stw	r4,16(r18)
81102af8:	a9000517 	ldw	r4,20(r21)
81102afc:	91000515 	stw	r4,20(r18)
81102b00:	003f0406 	br	81102714 <__reset+0xfb0e2714>
81102b04:	a8c00417 	ldw	r3,16(r21)
81102b08:	ad400604 	addi	r21,r21,24
81102b0c:	b0800804 	addi	r2,r22,32
81102b10:	b0c00615 	stw	r3,24(r22)
81102b14:	a8ffff17 	ldw	r3,-4(r21)
81102b18:	b0c00715 	stw	r3,28(r22)
81102b1c:	003f9b06 	br	8110298c <__reset+0xfb0e298c>
81102b20:	9005883a 	mov	r2,r18
81102b24:	003fc706 	br	81102a44 <__reset+0xfb0e2a44>
81102b28:	a80b883a 	mov	r5,r21
81102b2c:	9009883a 	mov	r4,r18
81102b30:	110239c0 	call	8110239c <memmove>
81102b34:	003fc906 	br	81102a5c <__reset+0xfb0e2a5c>
81102b38:	a8800217 	ldw	r2,8(r21)
81102b3c:	b0800415 	stw	r2,16(r22)
81102b40:	a8800317 	ldw	r2,12(r21)
81102b44:	b0800515 	stw	r2,20(r22)
81102b48:	31000726 	beq	r6,r4,81102b68 <_realloc_r+0x548>
81102b4c:	b0800604 	addi	r2,r22,24
81102b50:	ad400404 	addi	r21,r21,16
81102b54:	003fbb06 	br	81102a44 <__reset+0xfb0e2a44>
81102b58:	a009883a 	mov	r4,r20
81102b5c:	11040900 	call	81104090 <__malloc_unlock>
81102b60:	0005883a 	mov	r2,zero
81102b64:	003f0a06 	br	81102790 <__reset+0xfb0e2790>
81102b68:	a8c00417 	ldw	r3,16(r21)
81102b6c:	ad400604 	addi	r21,r21,24
81102b70:	b0800804 	addi	r2,r22,32
81102b74:	b0c00615 	stw	r3,24(r22)
81102b78:	a8ffff17 	ldw	r3,-4(r21)
81102b7c:	b0c00715 	stw	r3,28(r22)
81102b80:	003fb006 	br	81102a44 <__reset+0xfb0e2a44>

81102b84 <_sbrk_r>:
81102b84:	defffd04 	addi	sp,sp,-12
81102b88:	dc000015 	stw	r16,0(sp)
81102b8c:	04204474 	movhi	r16,33041
81102b90:	dc400115 	stw	r17,4(sp)
81102b94:	842c9104 	addi	r16,r16,-19900
81102b98:	2023883a 	mov	r17,r4
81102b9c:	2809883a 	mov	r4,r5
81102ba0:	dfc00215 	stw	ra,8(sp)
81102ba4:	80000015 	stw	zero,0(r16)
81102ba8:	11042500 	call	81104250 <sbrk>
81102bac:	00ffffc4 	movi	r3,-1
81102bb0:	10c00526 	beq	r2,r3,81102bc8 <_sbrk_r+0x44>
81102bb4:	dfc00217 	ldw	ra,8(sp)
81102bb8:	dc400117 	ldw	r17,4(sp)
81102bbc:	dc000017 	ldw	r16,0(sp)
81102bc0:	dec00304 	addi	sp,sp,12
81102bc4:	f800283a 	ret
81102bc8:	80c00017 	ldw	r3,0(r16)
81102bcc:	183ff926 	beq	r3,zero,81102bb4 <__reset+0xfb0e2bb4>
81102bd0:	88c00015 	stw	r3,0(r17)
81102bd4:	003ff706 	br	81102bb4 <__reset+0xfb0e2bb4>

81102bd8 <__sread>:
81102bd8:	defffe04 	addi	sp,sp,-8
81102bdc:	dc000015 	stw	r16,0(sp)
81102be0:	2821883a 	mov	r16,r5
81102be4:	2940038f 	ldh	r5,14(r5)
81102be8:	dfc00115 	stw	ra,4(sp)
81102bec:	11039180 	call	81103918 <_read_r>
81102bf0:	10000716 	blt	r2,zero,81102c10 <__sread+0x38>
81102bf4:	80c01417 	ldw	r3,80(r16)
81102bf8:	1887883a 	add	r3,r3,r2
81102bfc:	80c01415 	stw	r3,80(r16)
81102c00:	dfc00117 	ldw	ra,4(sp)
81102c04:	dc000017 	ldw	r16,0(sp)
81102c08:	dec00204 	addi	sp,sp,8
81102c0c:	f800283a 	ret
81102c10:	80c0030b 	ldhu	r3,12(r16)
81102c14:	18fbffcc 	andi	r3,r3,61439
81102c18:	80c0030d 	sth	r3,12(r16)
81102c1c:	dfc00117 	ldw	ra,4(sp)
81102c20:	dc000017 	ldw	r16,0(sp)
81102c24:	dec00204 	addi	sp,sp,8
81102c28:	f800283a 	ret

81102c2c <__seofread>:
81102c2c:	0005883a 	mov	r2,zero
81102c30:	f800283a 	ret

81102c34 <__swrite>:
81102c34:	2880030b 	ldhu	r2,12(r5)
81102c38:	defffb04 	addi	sp,sp,-20
81102c3c:	dcc00315 	stw	r19,12(sp)
81102c40:	dc800215 	stw	r18,8(sp)
81102c44:	dc400115 	stw	r17,4(sp)
81102c48:	dc000015 	stw	r16,0(sp)
81102c4c:	dfc00415 	stw	ra,16(sp)
81102c50:	10c0400c 	andi	r3,r2,256
81102c54:	2821883a 	mov	r16,r5
81102c58:	2023883a 	mov	r17,r4
81102c5c:	3025883a 	mov	r18,r6
81102c60:	3827883a 	mov	r19,r7
81102c64:	18000526 	beq	r3,zero,81102c7c <__swrite+0x48>
81102c68:	2940038f 	ldh	r5,14(r5)
81102c6c:	01c00084 	movi	r7,2
81102c70:	000d883a 	mov	r6,zero
81102c74:	11036fc0 	call	811036fc <_lseek_r>
81102c78:	8080030b 	ldhu	r2,12(r16)
81102c7c:	8140038f 	ldh	r5,14(r16)
81102c80:	10bbffcc 	andi	r2,r2,61439
81102c84:	980f883a 	mov	r7,r19
81102c88:	900d883a 	mov	r6,r18
81102c8c:	8809883a 	mov	r4,r17
81102c90:	8080030d 	sth	r2,12(r16)
81102c94:	dfc00417 	ldw	ra,16(sp)
81102c98:	dcc00317 	ldw	r19,12(sp)
81102c9c:	dc800217 	ldw	r18,8(sp)
81102ca0:	dc400117 	ldw	r17,4(sp)
81102ca4:	dc000017 	ldw	r16,0(sp)
81102ca8:	dec00504 	addi	sp,sp,20
81102cac:	1102d141 	jmpi	81102d14 <_write_r>

81102cb0 <__sseek>:
81102cb0:	defffe04 	addi	sp,sp,-8
81102cb4:	dc000015 	stw	r16,0(sp)
81102cb8:	2821883a 	mov	r16,r5
81102cbc:	2940038f 	ldh	r5,14(r5)
81102cc0:	dfc00115 	stw	ra,4(sp)
81102cc4:	11036fc0 	call	811036fc <_lseek_r>
81102cc8:	00ffffc4 	movi	r3,-1
81102ccc:	10c00826 	beq	r2,r3,81102cf0 <__sseek+0x40>
81102cd0:	80c0030b 	ldhu	r3,12(r16)
81102cd4:	80801415 	stw	r2,80(r16)
81102cd8:	18c40014 	ori	r3,r3,4096
81102cdc:	80c0030d 	sth	r3,12(r16)
81102ce0:	dfc00117 	ldw	ra,4(sp)
81102ce4:	dc000017 	ldw	r16,0(sp)
81102ce8:	dec00204 	addi	sp,sp,8
81102cec:	f800283a 	ret
81102cf0:	80c0030b 	ldhu	r3,12(r16)
81102cf4:	18fbffcc 	andi	r3,r3,61439
81102cf8:	80c0030d 	sth	r3,12(r16)
81102cfc:	dfc00117 	ldw	ra,4(sp)
81102d00:	dc000017 	ldw	r16,0(sp)
81102d04:	dec00204 	addi	sp,sp,8
81102d08:	f800283a 	ret

81102d0c <__sclose>:
81102d0c:	2940038f 	ldh	r5,14(r5)
81102d10:	1102ec81 	jmpi	81102ec8 <_close_r>

81102d14 <_write_r>:
81102d14:	defffd04 	addi	sp,sp,-12
81102d18:	2805883a 	mov	r2,r5
81102d1c:	dc000015 	stw	r16,0(sp)
81102d20:	04204474 	movhi	r16,33041
81102d24:	dc400115 	stw	r17,4(sp)
81102d28:	300b883a 	mov	r5,r6
81102d2c:	842c9104 	addi	r16,r16,-19900
81102d30:	2023883a 	mov	r17,r4
81102d34:	380d883a 	mov	r6,r7
81102d38:	1009883a 	mov	r4,r2
81102d3c:	dfc00215 	stw	ra,8(sp)
81102d40:	80000015 	stw	zero,0(r16)
81102d44:	110433c0 	call	8110433c <write>
81102d48:	00ffffc4 	movi	r3,-1
81102d4c:	10c00526 	beq	r2,r3,81102d64 <_write_r+0x50>
81102d50:	dfc00217 	ldw	ra,8(sp)
81102d54:	dc400117 	ldw	r17,4(sp)
81102d58:	dc000017 	ldw	r16,0(sp)
81102d5c:	dec00304 	addi	sp,sp,12
81102d60:	f800283a 	ret
81102d64:	80c00017 	ldw	r3,0(r16)
81102d68:	183ff926 	beq	r3,zero,81102d50 <__reset+0xfb0e2d50>
81102d6c:	88c00015 	stw	r3,0(r17)
81102d70:	003ff706 	br	81102d50 <__reset+0xfb0e2d50>

81102d74 <__swsetup_r>:
81102d74:	00a04474 	movhi	r2,33041
81102d78:	defffd04 	addi	sp,sp,-12
81102d7c:	10ac7d04 	addi	r2,r2,-19980
81102d80:	dc400115 	stw	r17,4(sp)
81102d84:	2023883a 	mov	r17,r4
81102d88:	11000017 	ldw	r4,0(r2)
81102d8c:	dc000015 	stw	r16,0(sp)
81102d90:	dfc00215 	stw	ra,8(sp)
81102d94:	2821883a 	mov	r16,r5
81102d98:	20000226 	beq	r4,zero,81102da4 <__swsetup_r+0x30>
81102d9c:	20800e17 	ldw	r2,56(r4)
81102da0:	10003126 	beq	r2,zero,81102e68 <__swsetup_r+0xf4>
81102da4:	8080030b 	ldhu	r2,12(r16)
81102da8:	10c0020c 	andi	r3,r2,8
81102dac:	1009883a 	mov	r4,r2
81102db0:	18000f26 	beq	r3,zero,81102df0 <__swsetup_r+0x7c>
81102db4:	80c00417 	ldw	r3,16(r16)
81102db8:	18001526 	beq	r3,zero,81102e10 <__swsetup_r+0x9c>
81102dbc:	1100004c 	andi	r4,r2,1
81102dc0:	20001c1e 	bne	r4,zero,81102e34 <__swsetup_r+0xc0>
81102dc4:	1080008c 	andi	r2,r2,2
81102dc8:	1000291e 	bne	r2,zero,81102e70 <__swsetup_r+0xfc>
81102dcc:	80800517 	ldw	r2,20(r16)
81102dd0:	80800215 	stw	r2,8(r16)
81102dd4:	18001c26 	beq	r3,zero,81102e48 <__swsetup_r+0xd4>
81102dd8:	0005883a 	mov	r2,zero
81102ddc:	dfc00217 	ldw	ra,8(sp)
81102de0:	dc400117 	ldw	r17,4(sp)
81102de4:	dc000017 	ldw	r16,0(sp)
81102de8:	dec00304 	addi	sp,sp,12
81102dec:	f800283a 	ret
81102df0:	2080040c 	andi	r2,r4,16
81102df4:	10002e26 	beq	r2,zero,81102eb0 <__swsetup_r+0x13c>
81102df8:	2080010c 	andi	r2,r4,4
81102dfc:	10001e1e 	bne	r2,zero,81102e78 <__swsetup_r+0x104>
81102e00:	80c00417 	ldw	r3,16(r16)
81102e04:	20800214 	ori	r2,r4,8
81102e08:	8080030d 	sth	r2,12(r16)
81102e0c:	183feb1e 	bne	r3,zero,81102dbc <__reset+0xfb0e2dbc>
81102e10:	1100a00c 	andi	r4,r2,640
81102e14:	01408004 	movi	r5,512
81102e18:	217fe826 	beq	r4,r5,81102dbc <__reset+0xfb0e2dbc>
81102e1c:	800b883a 	mov	r5,r16
81102e20:	8809883a 	mov	r4,r17
81102e24:	110375c0 	call	8110375c <__smakebuf_r>
81102e28:	8080030b 	ldhu	r2,12(r16)
81102e2c:	80c00417 	ldw	r3,16(r16)
81102e30:	003fe206 	br	81102dbc <__reset+0xfb0e2dbc>
81102e34:	80800517 	ldw	r2,20(r16)
81102e38:	80000215 	stw	zero,8(r16)
81102e3c:	0085c83a 	sub	r2,zero,r2
81102e40:	80800615 	stw	r2,24(r16)
81102e44:	183fe41e 	bne	r3,zero,81102dd8 <__reset+0xfb0e2dd8>
81102e48:	80c0030b 	ldhu	r3,12(r16)
81102e4c:	0005883a 	mov	r2,zero
81102e50:	1900200c 	andi	r4,r3,128
81102e54:	203fe126 	beq	r4,zero,81102ddc <__reset+0xfb0e2ddc>
81102e58:	18c01014 	ori	r3,r3,64
81102e5c:	80c0030d 	sth	r3,12(r16)
81102e60:	00bfffc4 	movi	r2,-1
81102e64:	003fdd06 	br	81102ddc <__reset+0xfb0e2ddc>
81102e68:	11012d00 	call	811012d0 <__sinit>
81102e6c:	003fcd06 	br	81102da4 <__reset+0xfb0e2da4>
81102e70:	0005883a 	mov	r2,zero
81102e74:	003fd606 	br	81102dd0 <__reset+0xfb0e2dd0>
81102e78:	81400c17 	ldw	r5,48(r16)
81102e7c:	28000626 	beq	r5,zero,81102e98 <__swsetup_r+0x124>
81102e80:	80801004 	addi	r2,r16,64
81102e84:	28800326 	beq	r5,r2,81102e94 <__swsetup_r+0x120>
81102e88:	8809883a 	mov	r4,r17
81102e8c:	11033ec0 	call	811033ec <_free_r>
81102e90:	8100030b 	ldhu	r4,12(r16)
81102e94:	80000c15 	stw	zero,48(r16)
81102e98:	80c00417 	ldw	r3,16(r16)
81102e9c:	00bff6c4 	movi	r2,-37
81102ea0:	1108703a 	and	r4,r2,r4
81102ea4:	80000115 	stw	zero,4(r16)
81102ea8:	80c00015 	stw	r3,0(r16)
81102eac:	003fd506 	br	81102e04 <__reset+0xfb0e2e04>
81102eb0:	00800244 	movi	r2,9
81102eb4:	88800015 	stw	r2,0(r17)
81102eb8:	20801014 	ori	r2,r4,64
81102ebc:	8080030d 	sth	r2,12(r16)
81102ec0:	00bfffc4 	movi	r2,-1
81102ec4:	003fc506 	br	81102ddc <__reset+0xfb0e2ddc>

81102ec8 <_close_r>:
81102ec8:	defffd04 	addi	sp,sp,-12
81102ecc:	dc000015 	stw	r16,0(sp)
81102ed0:	04204474 	movhi	r16,33041
81102ed4:	dc400115 	stw	r17,4(sp)
81102ed8:	842c9104 	addi	r16,r16,-19900
81102edc:	2023883a 	mov	r17,r4
81102ee0:	2809883a 	mov	r4,r5
81102ee4:	dfc00215 	stw	ra,8(sp)
81102ee8:	80000015 	stw	zero,0(r16)
81102eec:	1103c180 	call	81103c18 <close>
81102ef0:	00ffffc4 	movi	r3,-1
81102ef4:	10c00526 	beq	r2,r3,81102f0c <_close_r+0x44>
81102ef8:	dfc00217 	ldw	ra,8(sp)
81102efc:	dc400117 	ldw	r17,4(sp)
81102f00:	dc000017 	ldw	r16,0(sp)
81102f04:	dec00304 	addi	sp,sp,12
81102f08:	f800283a 	ret
81102f0c:	80c00017 	ldw	r3,0(r16)
81102f10:	183ff926 	beq	r3,zero,81102ef8 <__reset+0xfb0e2ef8>
81102f14:	88c00015 	stw	r3,0(r17)
81102f18:	003ff706 	br	81102ef8 <__reset+0xfb0e2ef8>

81102f1c <_fclose_r>:
81102f1c:	28003926 	beq	r5,zero,81103004 <_fclose_r+0xe8>
81102f20:	defffc04 	addi	sp,sp,-16
81102f24:	dc400115 	stw	r17,4(sp)
81102f28:	dc000015 	stw	r16,0(sp)
81102f2c:	dfc00315 	stw	ra,12(sp)
81102f30:	dc800215 	stw	r18,8(sp)
81102f34:	2023883a 	mov	r17,r4
81102f38:	2821883a 	mov	r16,r5
81102f3c:	20000226 	beq	r4,zero,81102f48 <_fclose_r+0x2c>
81102f40:	20800e17 	ldw	r2,56(r4)
81102f44:	10002726 	beq	r2,zero,81102fe4 <_fclose_r+0xc8>
81102f48:	8080030f 	ldh	r2,12(r16)
81102f4c:	1000071e 	bne	r2,zero,81102f6c <_fclose_r+0x50>
81102f50:	0005883a 	mov	r2,zero
81102f54:	dfc00317 	ldw	ra,12(sp)
81102f58:	dc800217 	ldw	r18,8(sp)
81102f5c:	dc400117 	ldw	r17,4(sp)
81102f60:	dc000017 	ldw	r16,0(sp)
81102f64:	dec00404 	addi	sp,sp,16
81102f68:	f800283a 	ret
81102f6c:	800b883a 	mov	r5,r16
81102f70:	8809883a 	mov	r4,r17
81102f74:	11030200 	call	81103020 <__sflush_r>
81102f78:	1025883a 	mov	r18,r2
81102f7c:	80800b17 	ldw	r2,44(r16)
81102f80:	10000426 	beq	r2,zero,81102f94 <_fclose_r+0x78>
81102f84:	81400717 	ldw	r5,28(r16)
81102f88:	8809883a 	mov	r4,r17
81102f8c:	103ee83a 	callr	r2
81102f90:	10001616 	blt	r2,zero,81102fec <_fclose_r+0xd0>
81102f94:	8080030b 	ldhu	r2,12(r16)
81102f98:	1080200c 	andi	r2,r2,128
81102f9c:	1000151e 	bne	r2,zero,81102ff4 <_fclose_r+0xd8>
81102fa0:	81400c17 	ldw	r5,48(r16)
81102fa4:	28000526 	beq	r5,zero,81102fbc <_fclose_r+0xa0>
81102fa8:	80801004 	addi	r2,r16,64
81102fac:	28800226 	beq	r5,r2,81102fb8 <_fclose_r+0x9c>
81102fb0:	8809883a 	mov	r4,r17
81102fb4:	11033ec0 	call	811033ec <_free_r>
81102fb8:	80000c15 	stw	zero,48(r16)
81102fbc:	81401117 	ldw	r5,68(r16)
81102fc0:	28000326 	beq	r5,zero,81102fd0 <_fclose_r+0xb4>
81102fc4:	8809883a 	mov	r4,r17
81102fc8:	11033ec0 	call	811033ec <_free_r>
81102fcc:	80001115 	stw	zero,68(r16)
81102fd0:	11012e00 	call	811012e0 <__sfp_lock_acquire>
81102fd4:	8000030d 	sth	zero,12(r16)
81102fd8:	11012e40 	call	811012e4 <__sfp_lock_release>
81102fdc:	9005883a 	mov	r2,r18
81102fe0:	003fdc06 	br	81102f54 <__reset+0xfb0e2f54>
81102fe4:	11012d00 	call	811012d0 <__sinit>
81102fe8:	003fd706 	br	81102f48 <__reset+0xfb0e2f48>
81102fec:	04bfffc4 	movi	r18,-1
81102ff0:	003fe806 	br	81102f94 <__reset+0xfb0e2f94>
81102ff4:	81400417 	ldw	r5,16(r16)
81102ff8:	8809883a 	mov	r4,r17
81102ffc:	11033ec0 	call	811033ec <_free_r>
81103000:	003fe706 	br	81102fa0 <__reset+0xfb0e2fa0>
81103004:	0005883a 	mov	r2,zero
81103008:	f800283a 	ret

8110300c <fclose>:
8110300c:	00a04474 	movhi	r2,33041
81103010:	10ac7d04 	addi	r2,r2,-19980
81103014:	200b883a 	mov	r5,r4
81103018:	11000017 	ldw	r4,0(r2)
8110301c:	1102f1c1 	jmpi	81102f1c <_fclose_r>

81103020 <__sflush_r>:
81103020:	2880030b 	ldhu	r2,12(r5)
81103024:	defffb04 	addi	sp,sp,-20
81103028:	dcc00315 	stw	r19,12(sp)
8110302c:	dc400115 	stw	r17,4(sp)
81103030:	dfc00415 	stw	ra,16(sp)
81103034:	dc800215 	stw	r18,8(sp)
81103038:	dc000015 	stw	r16,0(sp)
8110303c:	10c0020c 	andi	r3,r2,8
81103040:	2823883a 	mov	r17,r5
81103044:	2027883a 	mov	r19,r4
81103048:	1800311e 	bne	r3,zero,81103110 <__sflush_r+0xf0>
8110304c:	28c00117 	ldw	r3,4(r5)
81103050:	10820014 	ori	r2,r2,2048
81103054:	2880030d 	sth	r2,12(r5)
81103058:	00c04b0e 	bge	zero,r3,81103188 <__sflush_r+0x168>
8110305c:	8a000a17 	ldw	r8,40(r17)
81103060:	40002326 	beq	r8,zero,811030f0 <__sflush_r+0xd0>
81103064:	9c000017 	ldw	r16,0(r19)
81103068:	10c4000c 	andi	r3,r2,4096
8110306c:	98000015 	stw	zero,0(r19)
81103070:	18004826 	beq	r3,zero,81103194 <__sflush_r+0x174>
81103074:	89801417 	ldw	r6,80(r17)
81103078:	10c0010c 	andi	r3,r2,4
8110307c:	18000626 	beq	r3,zero,81103098 <__sflush_r+0x78>
81103080:	88c00117 	ldw	r3,4(r17)
81103084:	88800c17 	ldw	r2,48(r17)
81103088:	30cdc83a 	sub	r6,r6,r3
8110308c:	10000226 	beq	r2,zero,81103098 <__sflush_r+0x78>
81103090:	88800f17 	ldw	r2,60(r17)
81103094:	308dc83a 	sub	r6,r6,r2
81103098:	89400717 	ldw	r5,28(r17)
8110309c:	000f883a 	mov	r7,zero
811030a0:	9809883a 	mov	r4,r19
811030a4:	403ee83a 	callr	r8
811030a8:	00ffffc4 	movi	r3,-1
811030ac:	10c04426 	beq	r2,r3,811031c0 <__sflush_r+0x1a0>
811030b0:	88c0030b 	ldhu	r3,12(r17)
811030b4:	89000417 	ldw	r4,16(r17)
811030b8:	88000115 	stw	zero,4(r17)
811030bc:	197dffcc 	andi	r5,r3,63487
811030c0:	8940030d 	sth	r5,12(r17)
811030c4:	89000015 	stw	r4,0(r17)
811030c8:	18c4000c 	andi	r3,r3,4096
811030cc:	18002c1e 	bne	r3,zero,81103180 <__sflush_r+0x160>
811030d0:	89400c17 	ldw	r5,48(r17)
811030d4:	9c000015 	stw	r16,0(r19)
811030d8:	28000526 	beq	r5,zero,811030f0 <__sflush_r+0xd0>
811030dc:	88801004 	addi	r2,r17,64
811030e0:	28800226 	beq	r5,r2,811030ec <__sflush_r+0xcc>
811030e4:	9809883a 	mov	r4,r19
811030e8:	11033ec0 	call	811033ec <_free_r>
811030ec:	88000c15 	stw	zero,48(r17)
811030f0:	0005883a 	mov	r2,zero
811030f4:	dfc00417 	ldw	ra,16(sp)
811030f8:	dcc00317 	ldw	r19,12(sp)
811030fc:	dc800217 	ldw	r18,8(sp)
81103100:	dc400117 	ldw	r17,4(sp)
81103104:	dc000017 	ldw	r16,0(sp)
81103108:	dec00504 	addi	sp,sp,20
8110310c:	f800283a 	ret
81103110:	2c800417 	ldw	r18,16(r5)
81103114:	903ff626 	beq	r18,zero,811030f0 <__reset+0xfb0e30f0>
81103118:	2c000017 	ldw	r16,0(r5)
8110311c:	108000cc 	andi	r2,r2,3
81103120:	2c800015 	stw	r18,0(r5)
81103124:	84a1c83a 	sub	r16,r16,r18
81103128:	1000131e 	bne	r2,zero,81103178 <__sflush_r+0x158>
8110312c:	28800517 	ldw	r2,20(r5)
81103130:	88800215 	stw	r2,8(r17)
81103134:	04000316 	blt	zero,r16,81103144 <__sflush_r+0x124>
81103138:	003fed06 	br	811030f0 <__reset+0xfb0e30f0>
8110313c:	90a5883a 	add	r18,r18,r2
81103140:	043feb0e 	bge	zero,r16,811030f0 <__reset+0xfb0e30f0>
81103144:	88800917 	ldw	r2,36(r17)
81103148:	89400717 	ldw	r5,28(r17)
8110314c:	800f883a 	mov	r7,r16
81103150:	900d883a 	mov	r6,r18
81103154:	9809883a 	mov	r4,r19
81103158:	103ee83a 	callr	r2
8110315c:	80a1c83a 	sub	r16,r16,r2
81103160:	00bff616 	blt	zero,r2,8110313c <__reset+0xfb0e313c>
81103164:	88c0030b 	ldhu	r3,12(r17)
81103168:	00bfffc4 	movi	r2,-1
8110316c:	18c01014 	ori	r3,r3,64
81103170:	88c0030d 	sth	r3,12(r17)
81103174:	003fdf06 	br	811030f4 <__reset+0xfb0e30f4>
81103178:	0005883a 	mov	r2,zero
8110317c:	003fec06 	br	81103130 <__reset+0xfb0e3130>
81103180:	88801415 	stw	r2,80(r17)
81103184:	003fd206 	br	811030d0 <__reset+0xfb0e30d0>
81103188:	28c00f17 	ldw	r3,60(r5)
8110318c:	00ffb316 	blt	zero,r3,8110305c <__reset+0xfb0e305c>
81103190:	003fd706 	br	811030f0 <__reset+0xfb0e30f0>
81103194:	89400717 	ldw	r5,28(r17)
81103198:	000d883a 	mov	r6,zero
8110319c:	01c00044 	movi	r7,1
811031a0:	9809883a 	mov	r4,r19
811031a4:	403ee83a 	callr	r8
811031a8:	100d883a 	mov	r6,r2
811031ac:	00bfffc4 	movi	r2,-1
811031b0:	30801426 	beq	r6,r2,81103204 <__sflush_r+0x1e4>
811031b4:	8880030b 	ldhu	r2,12(r17)
811031b8:	8a000a17 	ldw	r8,40(r17)
811031bc:	003fae06 	br	81103078 <__reset+0xfb0e3078>
811031c0:	98c00017 	ldw	r3,0(r19)
811031c4:	183fba26 	beq	r3,zero,811030b0 <__reset+0xfb0e30b0>
811031c8:	01000744 	movi	r4,29
811031cc:	19000626 	beq	r3,r4,811031e8 <__sflush_r+0x1c8>
811031d0:	01000584 	movi	r4,22
811031d4:	19000426 	beq	r3,r4,811031e8 <__sflush_r+0x1c8>
811031d8:	88c0030b 	ldhu	r3,12(r17)
811031dc:	18c01014 	ori	r3,r3,64
811031e0:	88c0030d 	sth	r3,12(r17)
811031e4:	003fc306 	br	811030f4 <__reset+0xfb0e30f4>
811031e8:	8880030b 	ldhu	r2,12(r17)
811031ec:	88c00417 	ldw	r3,16(r17)
811031f0:	88000115 	stw	zero,4(r17)
811031f4:	10bdffcc 	andi	r2,r2,63487
811031f8:	8880030d 	sth	r2,12(r17)
811031fc:	88c00015 	stw	r3,0(r17)
81103200:	003fb306 	br	811030d0 <__reset+0xfb0e30d0>
81103204:	98800017 	ldw	r2,0(r19)
81103208:	103fea26 	beq	r2,zero,811031b4 <__reset+0xfb0e31b4>
8110320c:	00c00744 	movi	r3,29
81103210:	10c00226 	beq	r2,r3,8110321c <__sflush_r+0x1fc>
81103214:	00c00584 	movi	r3,22
81103218:	10c0031e 	bne	r2,r3,81103228 <__sflush_r+0x208>
8110321c:	9c000015 	stw	r16,0(r19)
81103220:	0005883a 	mov	r2,zero
81103224:	003fb306 	br	811030f4 <__reset+0xfb0e30f4>
81103228:	88c0030b 	ldhu	r3,12(r17)
8110322c:	3005883a 	mov	r2,r6
81103230:	18c01014 	ori	r3,r3,64
81103234:	88c0030d 	sth	r3,12(r17)
81103238:	003fae06 	br	811030f4 <__reset+0xfb0e30f4>

8110323c <_fflush_r>:
8110323c:	defffd04 	addi	sp,sp,-12
81103240:	dc000115 	stw	r16,4(sp)
81103244:	dfc00215 	stw	ra,8(sp)
81103248:	2021883a 	mov	r16,r4
8110324c:	20000226 	beq	r4,zero,81103258 <_fflush_r+0x1c>
81103250:	20800e17 	ldw	r2,56(r4)
81103254:	10000c26 	beq	r2,zero,81103288 <_fflush_r+0x4c>
81103258:	2880030f 	ldh	r2,12(r5)
8110325c:	1000051e 	bne	r2,zero,81103274 <_fflush_r+0x38>
81103260:	0005883a 	mov	r2,zero
81103264:	dfc00217 	ldw	ra,8(sp)
81103268:	dc000117 	ldw	r16,4(sp)
8110326c:	dec00304 	addi	sp,sp,12
81103270:	f800283a 	ret
81103274:	8009883a 	mov	r4,r16
81103278:	dfc00217 	ldw	ra,8(sp)
8110327c:	dc000117 	ldw	r16,4(sp)
81103280:	dec00304 	addi	sp,sp,12
81103284:	11030201 	jmpi	81103020 <__sflush_r>
81103288:	d9400015 	stw	r5,0(sp)
8110328c:	11012d00 	call	811012d0 <__sinit>
81103290:	d9400017 	ldw	r5,0(sp)
81103294:	003ff006 	br	81103258 <__reset+0xfb0e3258>

81103298 <fflush>:
81103298:	20000526 	beq	r4,zero,811032b0 <fflush+0x18>
8110329c:	00a04474 	movhi	r2,33041
811032a0:	10ac7d04 	addi	r2,r2,-19980
811032a4:	200b883a 	mov	r5,r4
811032a8:	11000017 	ldw	r4,0(r2)
811032ac:	110323c1 	jmpi	8110323c <_fflush_r>
811032b0:	00a04474 	movhi	r2,33041
811032b4:	10ac7c04 	addi	r2,r2,-19984
811032b8:	11000017 	ldw	r4,0(r2)
811032bc:	01604434 	movhi	r5,33040
811032c0:	294c8f04 	addi	r5,r5,12860
811032c4:	11018a01 	jmpi	811018a0 <_fwalk_reent>

811032c8 <_malloc_trim_r>:
811032c8:	defffb04 	addi	sp,sp,-20
811032cc:	dcc00315 	stw	r19,12(sp)
811032d0:	04e04474 	movhi	r19,33041
811032d4:	dc800215 	stw	r18,8(sp)
811032d8:	dc400115 	stw	r17,4(sp)
811032dc:	dc000015 	stw	r16,0(sp)
811032e0:	dfc00415 	stw	ra,16(sp)
811032e4:	2821883a 	mov	r16,r5
811032e8:	9ce6c804 	addi	r19,r19,-25824
811032ec:	2025883a 	mov	r18,r4
811032f0:	110406c0 	call	8110406c <__malloc_lock>
811032f4:	98800217 	ldw	r2,8(r19)
811032f8:	14400117 	ldw	r17,4(r2)
811032fc:	00bfff04 	movi	r2,-4
81103300:	88a2703a 	and	r17,r17,r2
81103304:	8c21c83a 	sub	r16,r17,r16
81103308:	8403fbc4 	addi	r16,r16,4079
8110330c:	8020d33a 	srli	r16,r16,12
81103310:	0083ffc4 	movi	r2,4095
81103314:	843fffc4 	addi	r16,r16,-1
81103318:	8020933a 	slli	r16,r16,12
8110331c:	1400060e 	bge	r2,r16,81103338 <_malloc_trim_r+0x70>
81103320:	000b883a 	mov	r5,zero
81103324:	9009883a 	mov	r4,r18
81103328:	1102b840 	call	81102b84 <_sbrk_r>
8110332c:	98c00217 	ldw	r3,8(r19)
81103330:	1c47883a 	add	r3,r3,r17
81103334:	10c00a26 	beq	r2,r3,81103360 <_malloc_trim_r+0x98>
81103338:	9009883a 	mov	r4,r18
8110333c:	11040900 	call	81104090 <__malloc_unlock>
81103340:	0005883a 	mov	r2,zero
81103344:	dfc00417 	ldw	ra,16(sp)
81103348:	dcc00317 	ldw	r19,12(sp)
8110334c:	dc800217 	ldw	r18,8(sp)
81103350:	dc400117 	ldw	r17,4(sp)
81103354:	dc000017 	ldw	r16,0(sp)
81103358:	dec00504 	addi	sp,sp,20
8110335c:	f800283a 	ret
81103360:	040bc83a 	sub	r5,zero,r16
81103364:	9009883a 	mov	r4,r18
81103368:	1102b840 	call	81102b84 <_sbrk_r>
8110336c:	00ffffc4 	movi	r3,-1
81103370:	10c00d26 	beq	r2,r3,811033a8 <_malloc_trim_r+0xe0>
81103374:	00e04474 	movhi	r3,33041
81103378:	18ec9904 	addi	r3,r3,-19868
8110337c:	18800017 	ldw	r2,0(r3)
81103380:	99000217 	ldw	r4,8(r19)
81103384:	8c23c83a 	sub	r17,r17,r16
81103388:	8c400054 	ori	r17,r17,1
8110338c:	1421c83a 	sub	r16,r2,r16
81103390:	24400115 	stw	r17,4(r4)
81103394:	9009883a 	mov	r4,r18
81103398:	1c000015 	stw	r16,0(r3)
8110339c:	11040900 	call	81104090 <__malloc_unlock>
811033a0:	00800044 	movi	r2,1
811033a4:	003fe706 	br	81103344 <__reset+0xfb0e3344>
811033a8:	000b883a 	mov	r5,zero
811033ac:	9009883a 	mov	r4,r18
811033b0:	1102b840 	call	81102b84 <_sbrk_r>
811033b4:	99000217 	ldw	r4,8(r19)
811033b8:	014003c4 	movi	r5,15
811033bc:	1107c83a 	sub	r3,r2,r4
811033c0:	28ffdd0e 	bge	r5,r3,81103338 <__reset+0xfb0e3338>
811033c4:	01604474 	movhi	r5,33041
811033c8:	296c7e04 	addi	r5,r5,-19976
811033cc:	29400017 	ldw	r5,0(r5)
811033d0:	18c00054 	ori	r3,r3,1
811033d4:	20c00115 	stw	r3,4(r4)
811033d8:	00e04474 	movhi	r3,33041
811033dc:	1145c83a 	sub	r2,r2,r5
811033e0:	18ec9904 	addi	r3,r3,-19868
811033e4:	18800015 	stw	r2,0(r3)
811033e8:	003fd306 	br	81103338 <__reset+0xfb0e3338>

811033ec <_free_r>:
811033ec:	28004126 	beq	r5,zero,811034f4 <_free_r+0x108>
811033f0:	defffd04 	addi	sp,sp,-12
811033f4:	dc400115 	stw	r17,4(sp)
811033f8:	dc000015 	stw	r16,0(sp)
811033fc:	2023883a 	mov	r17,r4
81103400:	2821883a 	mov	r16,r5
81103404:	dfc00215 	stw	ra,8(sp)
81103408:	110406c0 	call	8110406c <__malloc_lock>
8110340c:	81ffff17 	ldw	r7,-4(r16)
81103410:	00bfff84 	movi	r2,-2
81103414:	01204474 	movhi	r4,33041
81103418:	81bffe04 	addi	r6,r16,-8
8110341c:	3884703a 	and	r2,r7,r2
81103420:	2126c804 	addi	r4,r4,-25824
81103424:	308b883a 	add	r5,r6,r2
81103428:	2a400117 	ldw	r9,4(r5)
8110342c:	22000217 	ldw	r8,8(r4)
81103430:	00ffff04 	movi	r3,-4
81103434:	48c6703a 	and	r3,r9,r3
81103438:	2a005726 	beq	r5,r8,81103598 <_free_r+0x1ac>
8110343c:	28c00115 	stw	r3,4(r5)
81103440:	39c0004c 	andi	r7,r7,1
81103444:	3800091e 	bne	r7,zero,8110346c <_free_r+0x80>
81103448:	823ffe17 	ldw	r8,-8(r16)
8110344c:	22400204 	addi	r9,r4,8
81103450:	320dc83a 	sub	r6,r6,r8
81103454:	31c00217 	ldw	r7,8(r6)
81103458:	1205883a 	add	r2,r2,r8
8110345c:	3a406526 	beq	r7,r9,811035f4 <_free_r+0x208>
81103460:	32000317 	ldw	r8,12(r6)
81103464:	3a000315 	stw	r8,12(r7)
81103468:	41c00215 	stw	r7,8(r8)
8110346c:	28cf883a 	add	r7,r5,r3
81103470:	39c00117 	ldw	r7,4(r7)
81103474:	39c0004c 	andi	r7,r7,1
81103478:	38003a26 	beq	r7,zero,81103564 <_free_r+0x178>
8110347c:	10c00054 	ori	r3,r2,1
81103480:	30c00115 	stw	r3,4(r6)
81103484:	3087883a 	add	r3,r6,r2
81103488:	18800015 	stw	r2,0(r3)
8110348c:	00c07fc4 	movi	r3,511
81103490:	18801936 	bltu	r3,r2,811034f8 <_free_r+0x10c>
81103494:	1004d0fa 	srli	r2,r2,3
81103498:	01c00044 	movi	r7,1
8110349c:	21400117 	ldw	r5,4(r4)
811034a0:	10c00044 	addi	r3,r2,1
811034a4:	18c7883a 	add	r3,r3,r3
811034a8:	1005d0ba 	srai	r2,r2,2
811034ac:	18c7883a 	add	r3,r3,r3
811034b0:	18c7883a 	add	r3,r3,r3
811034b4:	1907883a 	add	r3,r3,r4
811034b8:	3884983a 	sll	r2,r7,r2
811034bc:	19c00017 	ldw	r7,0(r3)
811034c0:	1a3ffe04 	addi	r8,r3,-8
811034c4:	1144b03a 	or	r2,r2,r5
811034c8:	32000315 	stw	r8,12(r6)
811034cc:	31c00215 	stw	r7,8(r6)
811034d0:	20800115 	stw	r2,4(r4)
811034d4:	19800015 	stw	r6,0(r3)
811034d8:	39800315 	stw	r6,12(r7)
811034dc:	8809883a 	mov	r4,r17
811034e0:	dfc00217 	ldw	ra,8(sp)
811034e4:	dc400117 	ldw	r17,4(sp)
811034e8:	dc000017 	ldw	r16,0(sp)
811034ec:	dec00304 	addi	sp,sp,12
811034f0:	11040901 	jmpi	81104090 <__malloc_unlock>
811034f4:	f800283a 	ret
811034f8:	100ad27a 	srli	r5,r2,9
811034fc:	00c00104 	movi	r3,4
81103500:	19404a36 	bltu	r3,r5,8110362c <_free_r+0x240>
81103504:	100ad1ba 	srli	r5,r2,6
81103508:	28c00e44 	addi	r3,r5,57
8110350c:	18c7883a 	add	r3,r3,r3
81103510:	29400e04 	addi	r5,r5,56
81103514:	18c7883a 	add	r3,r3,r3
81103518:	18c7883a 	add	r3,r3,r3
8110351c:	1909883a 	add	r4,r3,r4
81103520:	20c00017 	ldw	r3,0(r4)
81103524:	01e04474 	movhi	r7,33041
81103528:	213ffe04 	addi	r4,r4,-8
8110352c:	39e6c804 	addi	r7,r7,-25824
81103530:	20c04426 	beq	r4,r3,81103644 <_free_r+0x258>
81103534:	01ffff04 	movi	r7,-4
81103538:	19400117 	ldw	r5,4(r3)
8110353c:	29ca703a 	and	r5,r5,r7
81103540:	1140022e 	bgeu	r2,r5,8110354c <_free_r+0x160>
81103544:	18c00217 	ldw	r3,8(r3)
81103548:	20fffb1e 	bne	r4,r3,81103538 <__reset+0xfb0e3538>
8110354c:	19000317 	ldw	r4,12(r3)
81103550:	31000315 	stw	r4,12(r6)
81103554:	30c00215 	stw	r3,8(r6)
81103558:	21800215 	stw	r6,8(r4)
8110355c:	19800315 	stw	r6,12(r3)
81103560:	003fde06 	br	811034dc <__reset+0xfb0e34dc>
81103564:	29c00217 	ldw	r7,8(r5)
81103568:	10c5883a 	add	r2,r2,r3
8110356c:	00e04474 	movhi	r3,33041
81103570:	18e6ca04 	addi	r3,r3,-25816
81103574:	38c03b26 	beq	r7,r3,81103664 <_free_r+0x278>
81103578:	2a000317 	ldw	r8,12(r5)
8110357c:	11400054 	ori	r5,r2,1
81103580:	3087883a 	add	r3,r6,r2
81103584:	3a000315 	stw	r8,12(r7)
81103588:	41c00215 	stw	r7,8(r8)
8110358c:	31400115 	stw	r5,4(r6)
81103590:	18800015 	stw	r2,0(r3)
81103594:	003fbd06 	br	8110348c <__reset+0xfb0e348c>
81103598:	39c0004c 	andi	r7,r7,1
8110359c:	10c5883a 	add	r2,r2,r3
811035a0:	3800071e 	bne	r7,zero,811035c0 <_free_r+0x1d4>
811035a4:	81fffe17 	ldw	r7,-8(r16)
811035a8:	31cdc83a 	sub	r6,r6,r7
811035ac:	30c00317 	ldw	r3,12(r6)
811035b0:	31400217 	ldw	r5,8(r6)
811035b4:	11c5883a 	add	r2,r2,r7
811035b8:	28c00315 	stw	r3,12(r5)
811035bc:	19400215 	stw	r5,8(r3)
811035c0:	10c00054 	ori	r3,r2,1
811035c4:	30c00115 	stw	r3,4(r6)
811035c8:	00e04474 	movhi	r3,33041
811035cc:	18ec7f04 	addi	r3,r3,-19972
811035d0:	18c00017 	ldw	r3,0(r3)
811035d4:	21800215 	stw	r6,8(r4)
811035d8:	10ffc036 	bltu	r2,r3,811034dc <__reset+0xfb0e34dc>
811035dc:	00a04474 	movhi	r2,33041
811035e0:	10ac9004 	addi	r2,r2,-19904
811035e4:	11400017 	ldw	r5,0(r2)
811035e8:	8809883a 	mov	r4,r17
811035ec:	11032c80 	call	811032c8 <_malloc_trim_r>
811035f0:	003fba06 	br	811034dc <__reset+0xfb0e34dc>
811035f4:	28c9883a 	add	r4,r5,r3
811035f8:	21000117 	ldw	r4,4(r4)
811035fc:	2100004c 	andi	r4,r4,1
81103600:	2000391e 	bne	r4,zero,811036e8 <_free_r+0x2fc>
81103604:	29c00217 	ldw	r7,8(r5)
81103608:	29000317 	ldw	r4,12(r5)
8110360c:	1885883a 	add	r2,r3,r2
81103610:	10c00054 	ori	r3,r2,1
81103614:	39000315 	stw	r4,12(r7)
81103618:	21c00215 	stw	r7,8(r4)
8110361c:	30c00115 	stw	r3,4(r6)
81103620:	308d883a 	add	r6,r6,r2
81103624:	30800015 	stw	r2,0(r6)
81103628:	003fac06 	br	811034dc <__reset+0xfb0e34dc>
8110362c:	00c00504 	movi	r3,20
81103630:	19401536 	bltu	r3,r5,81103688 <_free_r+0x29c>
81103634:	28c01704 	addi	r3,r5,92
81103638:	18c7883a 	add	r3,r3,r3
8110363c:	294016c4 	addi	r5,r5,91
81103640:	003fb406 	br	81103514 <__reset+0xfb0e3514>
81103644:	280bd0ba 	srai	r5,r5,2
81103648:	00c00044 	movi	r3,1
8110364c:	38800117 	ldw	r2,4(r7)
81103650:	194a983a 	sll	r5,r3,r5
81103654:	2007883a 	mov	r3,r4
81103658:	2884b03a 	or	r2,r5,r2
8110365c:	38800115 	stw	r2,4(r7)
81103660:	003fbb06 	br	81103550 <__reset+0xfb0e3550>
81103664:	21800515 	stw	r6,20(r4)
81103668:	21800415 	stw	r6,16(r4)
8110366c:	10c00054 	ori	r3,r2,1
81103670:	31c00315 	stw	r7,12(r6)
81103674:	31c00215 	stw	r7,8(r6)
81103678:	30c00115 	stw	r3,4(r6)
8110367c:	308d883a 	add	r6,r6,r2
81103680:	30800015 	stw	r2,0(r6)
81103684:	003f9506 	br	811034dc <__reset+0xfb0e34dc>
81103688:	00c01504 	movi	r3,84
8110368c:	19400536 	bltu	r3,r5,811036a4 <_free_r+0x2b8>
81103690:	100ad33a 	srli	r5,r2,12
81103694:	28c01bc4 	addi	r3,r5,111
81103698:	18c7883a 	add	r3,r3,r3
8110369c:	29401b84 	addi	r5,r5,110
811036a0:	003f9c06 	br	81103514 <__reset+0xfb0e3514>
811036a4:	00c05504 	movi	r3,340
811036a8:	19400536 	bltu	r3,r5,811036c0 <_free_r+0x2d4>
811036ac:	100ad3fa 	srli	r5,r2,15
811036b0:	28c01e04 	addi	r3,r5,120
811036b4:	18c7883a 	add	r3,r3,r3
811036b8:	29401dc4 	addi	r5,r5,119
811036bc:	003f9506 	br	81103514 <__reset+0xfb0e3514>
811036c0:	00c15504 	movi	r3,1364
811036c4:	19400536 	bltu	r3,r5,811036dc <_free_r+0x2f0>
811036c8:	100ad4ba 	srli	r5,r2,18
811036cc:	28c01f44 	addi	r3,r5,125
811036d0:	18c7883a 	add	r3,r3,r3
811036d4:	29401f04 	addi	r5,r5,124
811036d8:	003f8e06 	br	81103514 <__reset+0xfb0e3514>
811036dc:	00c03f84 	movi	r3,254
811036e0:	01401f84 	movi	r5,126
811036e4:	003f8b06 	br	81103514 <__reset+0xfb0e3514>
811036e8:	10c00054 	ori	r3,r2,1
811036ec:	30c00115 	stw	r3,4(r6)
811036f0:	308d883a 	add	r6,r6,r2
811036f4:	30800015 	stw	r2,0(r6)
811036f8:	003f7806 	br	811034dc <__reset+0xfb0e34dc>

811036fc <_lseek_r>:
811036fc:	defffd04 	addi	sp,sp,-12
81103700:	2805883a 	mov	r2,r5
81103704:	dc000015 	stw	r16,0(sp)
81103708:	04204474 	movhi	r16,33041
8110370c:	dc400115 	stw	r17,4(sp)
81103710:	300b883a 	mov	r5,r6
81103714:	842c9104 	addi	r16,r16,-19900
81103718:	2023883a 	mov	r17,r4
8110371c:	380d883a 	mov	r6,r7
81103720:	1009883a 	mov	r4,r2
81103724:	dfc00215 	stw	ra,8(sp)
81103728:	80000015 	stw	zero,0(r16)
8110372c:	1103f1c0 	call	81103f1c <lseek>
81103730:	00ffffc4 	movi	r3,-1
81103734:	10c00526 	beq	r2,r3,8110374c <_lseek_r+0x50>
81103738:	dfc00217 	ldw	ra,8(sp)
8110373c:	dc400117 	ldw	r17,4(sp)
81103740:	dc000017 	ldw	r16,0(sp)
81103744:	dec00304 	addi	sp,sp,12
81103748:	f800283a 	ret
8110374c:	80c00017 	ldw	r3,0(r16)
81103750:	183ff926 	beq	r3,zero,81103738 <__reset+0xfb0e3738>
81103754:	88c00015 	stw	r3,0(r17)
81103758:	003ff706 	br	81103738 <__reset+0xfb0e3738>

8110375c <__smakebuf_r>:
8110375c:	2880030b 	ldhu	r2,12(r5)
81103760:	10c0008c 	andi	r3,r2,2
81103764:	1800411e 	bne	r3,zero,8110386c <__smakebuf_r+0x110>
81103768:	deffec04 	addi	sp,sp,-80
8110376c:	dc000f15 	stw	r16,60(sp)
81103770:	2821883a 	mov	r16,r5
81103774:	2940038f 	ldh	r5,14(r5)
81103778:	dc401015 	stw	r17,64(sp)
8110377c:	dfc01315 	stw	ra,76(sp)
81103780:	dcc01215 	stw	r19,72(sp)
81103784:	dc801115 	stw	r18,68(sp)
81103788:	2023883a 	mov	r17,r4
8110378c:	28001c16 	blt	r5,zero,81103800 <__smakebuf_r+0xa4>
81103790:	d80d883a 	mov	r6,sp
81103794:	11039780 	call	81103978 <_fstat_r>
81103798:	10001816 	blt	r2,zero,811037fc <__smakebuf_r+0xa0>
8110379c:	d8800117 	ldw	r2,4(sp)
811037a0:	00e00014 	movui	r3,32768
811037a4:	10bc000c 	andi	r2,r2,61440
811037a8:	14c80020 	cmpeqi	r19,r2,8192
811037ac:	10c03726 	beq	r2,r3,8110388c <__smakebuf_r+0x130>
811037b0:	80c0030b 	ldhu	r3,12(r16)
811037b4:	18c20014 	ori	r3,r3,2048
811037b8:	80c0030d 	sth	r3,12(r16)
811037bc:	00c80004 	movi	r3,8192
811037c0:	10c0521e 	bne	r2,r3,8110390c <__smakebuf_r+0x1b0>
811037c4:	8140038f 	ldh	r5,14(r16)
811037c8:	8809883a 	mov	r4,r17
811037cc:	11039d40 	call	811039d4 <_isatty_r>
811037d0:	10004c26 	beq	r2,zero,81103904 <__smakebuf_r+0x1a8>
811037d4:	8080030b 	ldhu	r2,12(r16)
811037d8:	80c010c4 	addi	r3,r16,67
811037dc:	80c00015 	stw	r3,0(r16)
811037e0:	10800054 	ori	r2,r2,1
811037e4:	8080030d 	sth	r2,12(r16)
811037e8:	00800044 	movi	r2,1
811037ec:	80c00415 	stw	r3,16(r16)
811037f0:	80800515 	stw	r2,20(r16)
811037f4:	04810004 	movi	r18,1024
811037f8:	00000706 	br	81103818 <__smakebuf_r+0xbc>
811037fc:	8080030b 	ldhu	r2,12(r16)
81103800:	10c0200c 	andi	r3,r2,128
81103804:	18001f1e 	bne	r3,zero,81103884 <__smakebuf_r+0x128>
81103808:	04810004 	movi	r18,1024
8110380c:	10820014 	ori	r2,r2,2048
81103810:	8080030d 	sth	r2,12(r16)
81103814:	0027883a 	mov	r19,zero
81103818:	900b883a 	mov	r5,r18
8110381c:	8809883a 	mov	r4,r17
81103820:	11019640 	call	81101964 <_malloc_r>
81103824:	10002c26 	beq	r2,zero,811038d8 <__smakebuf_r+0x17c>
81103828:	80c0030b 	ldhu	r3,12(r16)
8110382c:	01204434 	movhi	r4,33040
81103830:	2103e204 	addi	r4,r4,3976
81103834:	89000f15 	stw	r4,60(r17)
81103838:	18c02014 	ori	r3,r3,128
8110383c:	80c0030d 	sth	r3,12(r16)
81103840:	80800015 	stw	r2,0(r16)
81103844:	80800415 	stw	r2,16(r16)
81103848:	84800515 	stw	r18,20(r16)
8110384c:	98001a1e 	bne	r19,zero,811038b8 <__smakebuf_r+0x15c>
81103850:	dfc01317 	ldw	ra,76(sp)
81103854:	dcc01217 	ldw	r19,72(sp)
81103858:	dc801117 	ldw	r18,68(sp)
8110385c:	dc401017 	ldw	r17,64(sp)
81103860:	dc000f17 	ldw	r16,60(sp)
81103864:	dec01404 	addi	sp,sp,80
81103868:	f800283a 	ret
8110386c:	288010c4 	addi	r2,r5,67
81103870:	28800015 	stw	r2,0(r5)
81103874:	28800415 	stw	r2,16(r5)
81103878:	00800044 	movi	r2,1
8110387c:	28800515 	stw	r2,20(r5)
81103880:	f800283a 	ret
81103884:	04801004 	movi	r18,64
81103888:	003fe006 	br	8110380c <__reset+0xfb0e380c>
8110388c:	81000a17 	ldw	r4,40(r16)
81103890:	00e04434 	movhi	r3,33040
81103894:	18cb2c04 	addi	r3,r3,11440
81103898:	20ffc51e 	bne	r4,r3,811037b0 <__reset+0xfb0e37b0>
8110389c:	8080030b 	ldhu	r2,12(r16)
811038a0:	04810004 	movi	r18,1024
811038a4:	84801315 	stw	r18,76(r16)
811038a8:	1484b03a 	or	r2,r2,r18
811038ac:	8080030d 	sth	r2,12(r16)
811038b0:	0027883a 	mov	r19,zero
811038b4:	003fd806 	br	81103818 <__reset+0xfb0e3818>
811038b8:	8140038f 	ldh	r5,14(r16)
811038bc:	8809883a 	mov	r4,r17
811038c0:	11039d40 	call	811039d4 <_isatty_r>
811038c4:	103fe226 	beq	r2,zero,81103850 <__reset+0xfb0e3850>
811038c8:	8080030b 	ldhu	r2,12(r16)
811038cc:	10800054 	ori	r2,r2,1
811038d0:	8080030d 	sth	r2,12(r16)
811038d4:	003fde06 	br	81103850 <__reset+0xfb0e3850>
811038d8:	8080030b 	ldhu	r2,12(r16)
811038dc:	10c0800c 	andi	r3,r2,512
811038e0:	183fdb1e 	bne	r3,zero,81103850 <__reset+0xfb0e3850>
811038e4:	10800094 	ori	r2,r2,2
811038e8:	80c010c4 	addi	r3,r16,67
811038ec:	8080030d 	sth	r2,12(r16)
811038f0:	00800044 	movi	r2,1
811038f4:	80c00015 	stw	r3,0(r16)
811038f8:	80c00415 	stw	r3,16(r16)
811038fc:	80800515 	stw	r2,20(r16)
81103900:	003fd306 	br	81103850 <__reset+0xfb0e3850>
81103904:	04810004 	movi	r18,1024
81103908:	003fc306 	br	81103818 <__reset+0xfb0e3818>
8110390c:	0027883a 	mov	r19,zero
81103910:	04810004 	movi	r18,1024
81103914:	003fc006 	br	81103818 <__reset+0xfb0e3818>

81103918 <_read_r>:
81103918:	defffd04 	addi	sp,sp,-12
8110391c:	2805883a 	mov	r2,r5
81103920:	dc000015 	stw	r16,0(sp)
81103924:	04204474 	movhi	r16,33041
81103928:	dc400115 	stw	r17,4(sp)
8110392c:	300b883a 	mov	r5,r6
81103930:	842c9104 	addi	r16,r16,-19900
81103934:	2023883a 	mov	r17,r4
81103938:	380d883a 	mov	r6,r7
8110393c:	1009883a 	mov	r4,r2
81103940:	dfc00215 	stw	ra,8(sp)
81103944:	80000015 	stw	zero,0(r16)
81103948:	11040f00 	call	811040f0 <read>
8110394c:	00ffffc4 	movi	r3,-1
81103950:	10c00526 	beq	r2,r3,81103968 <_read_r+0x50>
81103954:	dfc00217 	ldw	ra,8(sp)
81103958:	dc400117 	ldw	r17,4(sp)
8110395c:	dc000017 	ldw	r16,0(sp)
81103960:	dec00304 	addi	sp,sp,12
81103964:	f800283a 	ret
81103968:	80c00017 	ldw	r3,0(r16)
8110396c:	183ff926 	beq	r3,zero,81103954 <__reset+0xfb0e3954>
81103970:	88c00015 	stw	r3,0(r17)
81103974:	003ff706 	br	81103954 <__reset+0xfb0e3954>

81103978 <_fstat_r>:
81103978:	defffd04 	addi	sp,sp,-12
8110397c:	2805883a 	mov	r2,r5
81103980:	dc000015 	stw	r16,0(sp)
81103984:	04204474 	movhi	r16,33041
81103988:	dc400115 	stw	r17,4(sp)
8110398c:	842c9104 	addi	r16,r16,-19900
81103990:	2023883a 	mov	r17,r4
81103994:	300b883a 	mov	r5,r6
81103998:	1009883a 	mov	r4,r2
8110399c:	dfc00215 	stw	ra,8(sp)
811039a0:	80000015 	stw	zero,0(r16)
811039a4:	1103d500 	call	81103d50 <fstat>
811039a8:	00ffffc4 	movi	r3,-1
811039ac:	10c00526 	beq	r2,r3,811039c4 <_fstat_r+0x4c>
811039b0:	dfc00217 	ldw	ra,8(sp)
811039b4:	dc400117 	ldw	r17,4(sp)
811039b8:	dc000017 	ldw	r16,0(sp)
811039bc:	dec00304 	addi	sp,sp,12
811039c0:	f800283a 	ret
811039c4:	80c00017 	ldw	r3,0(r16)
811039c8:	183ff926 	beq	r3,zero,811039b0 <__reset+0xfb0e39b0>
811039cc:	88c00015 	stw	r3,0(r17)
811039d0:	003ff706 	br	811039b0 <__reset+0xfb0e39b0>

811039d4 <_isatty_r>:
811039d4:	defffd04 	addi	sp,sp,-12
811039d8:	dc000015 	stw	r16,0(sp)
811039dc:	04204474 	movhi	r16,33041
811039e0:	dc400115 	stw	r17,4(sp)
811039e4:	842c9104 	addi	r16,r16,-19900
811039e8:	2023883a 	mov	r17,r4
811039ec:	2809883a 	mov	r4,r5
811039f0:	dfc00215 	stw	ra,8(sp)
811039f4:	80000015 	stw	zero,0(r16)
811039f8:	1103e3c0 	call	81103e3c <isatty>
811039fc:	00ffffc4 	movi	r3,-1
81103a00:	10c00526 	beq	r2,r3,81103a18 <_isatty_r+0x44>
81103a04:	dfc00217 	ldw	ra,8(sp)
81103a08:	dc400117 	ldw	r17,4(sp)
81103a0c:	dc000017 	ldw	r16,0(sp)
81103a10:	dec00304 	addi	sp,sp,12
81103a14:	f800283a 	ret
81103a18:	80c00017 	ldw	r3,0(r16)
81103a1c:	183ff926 	beq	r3,zero,81103a04 <__reset+0xfb0e3a04>
81103a20:	88c00015 	stw	r3,0(r17)
81103a24:	003ff706 	br	81103a04 <__reset+0xfb0e3a04>

81103a28 <__divsi3>:
81103a28:	20001b16 	blt	r4,zero,81103a98 <__divsi3+0x70>
81103a2c:	000f883a 	mov	r7,zero
81103a30:	28001616 	blt	r5,zero,81103a8c <__divsi3+0x64>
81103a34:	200d883a 	mov	r6,r4
81103a38:	29001a2e 	bgeu	r5,r4,81103aa4 <__divsi3+0x7c>
81103a3c:	00800804 	movi	r2,32
81103a40:	00c00044 	movi	r3,1
81103a44:	00000106 	br	81103a4c <__divsi3+0x24>
81103a48:	10000d26 	beq	r2,zero,81103a80 <__divsi3+0x58>
81103a4c:	294b883a 	add	r5,r5,r5
81103a50:	10bfffc4 	addi	r2,r2,-1
81103a54:	18c7883a 	add	r3,r3,r3
81103a58:	293ffb36 	bltu	r5,r4,81103a48 <__reset+0xfb0e3a48>
81103a5c:	0005883a 	mov	r2,zero
81103a60:	18000726 	beq	r3,zero,81103a80 <__divsi3+0x58>
81103a64:	0005883a 	mov	r2,zero
81103a68:	31400236 	bltu	r6,r5,81103a74 <__divsi3+0x4c>
81103a6c:	314dc83a 	sub	r6,r6,r5
81103a70:	10c4b03a 	or	r2,r2,r3
81103a74:	1806d07a 	srli	r3,r3,1
81103a78:	280ad07a 	srli	r5,r5,1
81103a7c:	183ffa1e 	bne	r3,zero,81103a68 <__reset+0xfb0e3a68>
81103a80:	38000126 	beq	r7,zero,81103a88 <__divsi3+0x60>
81103a84:	0085c83a 	sub	r2,zero,r2
81103a88:	f800283a 	ret
81103a8c:	014bc83a 	sub	r5,zero,r5
81103a90:	39c0005c 	xori	r7,r7,1
81103a94:	003fe706 	br	81103a34 <__reset+0xfb0e3a34>
81103a98:	0109c83a 	sub	r4,zero,r4
81103a9c:	01c00044 	movi	r7,1
81103aa0:	003fe306 	br	81103a30 <__reset+0xfb0e3a30>
81103aa4:	00c00044 	movi	r3,1
81103aa8:	003fee06 	br	81103a64 <__reset+0xfb0e3a64>

81103aac <__modsi3>:
81103aac:	20001716 	blt	r4,zero,81103b0c <__modsi3+0x60>
81103ab0:	000f883a 	mov	r7,zero
81103ab4:	2005883a 	mov	r2,r4
81103ab8:	28001216 	blt	r5,zero,81103b04 <__modsi3+0x58>
81103abc:	2900162e 	bgeu	r5,r4,81103b18 <__modsi3+0x6c>
81103ac0:	01800804 	movi	r6,32
81103ac4:	00c00044 	movi	r3,1
81103ac8:	00000106 	br	81103ad0 <__modsi3+0x24>
81103acc:	30000a26 	beq	r6,zero,81103af8 <__modsi3+0x4c>
81103ad0:	294b883a 	add	r5,r5,r5
81103ad4:	31bfffc4 	addi	r6,r6,-1
81103ad8:	18c7883a 	add	r3,r3,r3
81103adc:	293ffb36 	bltu	r5,r4,81103acc <__reset+0xfb0e3acc>
81103ae0:	18000526 	beq	r3,zero,81103af8 <__modsi3+0x4c>
81103ae4:	1806d07a 	srli	r3,r3,1
81103ae8:	11400136 	bltu	r2,r5,81103af0 <__modsi3+0x44>
81103aec:	1145c83a 	sub	r2,r2,r5
81103af0:	280ad07a 	srli	r5,r5,1
81103af4:	183ffb1e 	bne	r3,zero,81103ae4 <__reset+0xfb0e3ae4>
81103af8:	38000126 	beq	r7,zero,81103b00 <__modsi3+0x54>
81103afc:	0085c83a 	sub	r2,zero,r2
81103b00:	f800283a 	ret
81103b04:	014bc83a 	sub	r5,zero,r5
81103b08:	003fec06 	br	81103abc <__reset+0xfb0e3abc>
81103b0c:	0109c83a 	sub	r4,zero,r4
81103b10:	01c00044 	movi	r7,1
81103b14:	003fe706 	br	81103ab4 <__reset+0xfb0e3ab4>
81103b18:	00c00044 	movi	r3,1
81103b1c:	003ff106 	br	81103ae4 <__reset+0xfb0e3ae4>

81103b20 <__udivsi3>:
81103b20:	200d883a 	mov	r6,r4
81103b24:	2900152e 	bgeu	r5,r4,81103b7c <__udivsi3+0x5c>
81103b28:	28001416 	blt	r5,zero,81103b7c <__udivsi3+0x5c>
81103b2c:	00800804 	movi	r2,32
81103b30:	00c00044 	movi	r3,1
81103b34:	00000206 	br	81103b40 <__udivsi3+0x20>
81103b38:	10000e26 	beq	r2,zero,81103b74 <__udivsi3+0x54>
81103b3c:	28000516 	blt	r5,zero,81103b54 <__udivsi3+0x34>
81103b40:	294b883a 	add	r5,r5,r5
81103b44:	10bfffc4 	addi	r2,r2,-1
81103b48:	18c7883a 	add	r3,r3,r3
81103b4c:	293ffa36 	bltu	r5,r4,81103b38 <__reset+0xfb0e3b38>
81103b50:	18000826 	beq	r3,zero,81103b74 <__udivsi3+0x54>
81103b54:	0005883a 	mov	r2,zero
81103b58:	31400236 	bltu	r6,r5,81103b64 <__udivsi3+0x44>
81103b5c:	314dc83a 	sub	r6,r6,r5
81103b60:	10c4b03a 	or	r2,r2,r3
81103b64:	1806d07a 	srli	r3,r3,1
81103b68:	280ad07a 	srli	r5,r5,1
81103b6c:	183ffa1e 	bne	r3,zero,81103b58 <__reset+0xfb0e3b58>
81103b70:	f800283a 	ret
81103b74:	0005883a 	mov	r2,zero
81103b78:	f800283a 	ret
81103b7c:	00c00044 	movi	r3,1
81103b80:	003ff406 	br	81103b54 <__reset+0xfb0e3b54>

81103b84 <__umodsi3>:
81103b84:	2005883a 	mov	r2,r4
81103b88:	2900122e 	bgeu	r5,r4,81103bd4 <__umodsi3+0x50>
81103b8c:	28001116 	blt	r5,zero,81103bd4 <__umodsi3+0x50>
81103b90:	01800804 	movi	r6,32
81103b94:	00c00044 	movi	r3,1
81103b98:	00000206 	br	81103ba4 <__umodsi3+0x20>
81103b9c:	30000c26 	beq	r6,zero,81103bd0 <__umodsi3+0x4c>
81103ba0:	28000516 	blt	r5,zero,81103bb8 <__umodsi3+0x34>
81103ba4:	294b883a 	add	r5,r5,r5
81103ba8:	31bfffc4 	addi	r6,r6,-1
81103bac:	18c7883a 	add	r3,r3,r3
81103bb0:	293ffa36 	bltu	r5,r4,81103b9c <__reset+0xfb0e3b9c>
81103bb4:	18000626 	beq	r3,zero,81103bd0 <__umodsi3+0x4c>
81103bb8:	1806d07a 	srli	r3,r3,1
81103bbc:	11400136 	bltu	r2,r5,81103bc4 <__umodsi3+0x40>
81103bc0:	1145c83a 	sub	r2,r2,r5
81103bc4:	280ad07a 	srli	r5,r5,1
81103bc8:	183ffb1e 	bne	r3,zero,81103bb8 <__reset+0xfb0e3bb8>
81103bcc:	f800283a 	ret
81103bd0:	f800283a 	ret
81103bd4:	00c00044 	movi	r3,1
81103bd8:	003ff706 	br	81103bb8 <__reset+0xfb0e3bb8>

81103bdc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81103bdc:	defffe04 	addi	sp,sp,-8
81103be0:	dfc00115 	stw	ra,4(sp)
81103be4:	df000015 	stw	fp,0(sp)
81103be8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81103bec:	d0a00917 	ldw	r2,-32732(gp)
81103bf0:	10000326 	beq	r2,zero,81103c00 <alt_get_errno+0x24>
81103bf4:	d0a00917 	ldw	r2,-32732(gp)
81103bf8:	103ee83a 	callr	r2
81103bfc:	00000106 	br	81103c04 <alt_get_errno+0x28>
81103c00:	d0a01504 	addi	r2,gp,-32684
}
81103c04:	e037883a 	mov	sp,fp
81103c08:	dfc00117 	ldw	ra,4(sp)
81103c0c:	df000017 	ldw	fp,0(sp)
81103c10:	dec00204 	addi	sp,sp,8
81103c14:	f800283a 	ret

81103c18 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
81103c18:	defffb04 	addi	sp,sp,-20
81103c1c:	dfc00415 	stw	ra,16(sp)
81103c20:	df000315 	stw	fp,12(sp)
81103c24:	df000304 	addi	fp,sp,12
81103c28:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
81103c2c:	e0bfff17 	ldw	r2,-4(fp)
81103c30:	10000616 	blt	r2,zero,81103c4c <close+0x34>
81103c34:	e0bfff17 	ldw	r2,-4(fp)
81103c38:	10c00324 	muli	r3,r2,12
81103c3c:	00a04474 	movhi	r2,33041
81103c40:	10a7d404 	addi	r2,r2,-24752
81103c44:	1885883a 	add	r2,r3,r2
81103c48:	00000106 	br	81103c50 <close+0x38>
81103c4c:	0005883a 	mov	r2,zero
81103c50:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
81103c54:	e0bffd17 	ldw	r2,-12(fp)
81103c58:	10001926 	beq	r2,zero,81103cc0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
81103c5c:	e0bffd17 	ldw	r2,-12(fp)
81103c60:	10800017 	ldw	r2,0(r2)
81103c64:	10800417 	ldw	r2,16(r2)
81103c68:	10000626 	beq	r2,zero,81103c84 <close+0x6c>
81103c6c:	e0bffd17 	ldw	r2,-12(fp)
81103c70:	10800017 	ldw	r2,0(r2)
81103c74:	10800417 	ldw	r2,16(r2)
81103c78:	e13ffd17 	ldw	r4,-12(fp)
81103c7c:	103ee83a 	callr	r2
81103c80:	00000106 	br	81103c88 <close+0x70>
81103c84:	0005883a 	mov	r2,zero
81103c88:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
81103c8c:	e13fff17 	ldw	r4,-4(fp)
81103c90:	11041ec0 	call	811041ec <alt_release_fd>
    if (rval < 0)
81103c94:	e0bffe17 	ldw	r2,-8(fp)
81103c98:	1000070e 	bge	r2,zero,81103cb8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
81103c9c:	1103bdc0 	call	81103bdc <alt_get_errno>
81103ca0:	1007883a 	mov	r3,r2
81103ca4:	e0bffe17 	ldw	r2,-8(fp)
81103ca8:	0085c83a 	sub	r2,zero,r2
81103cac:	18800015 	stw	r2,0(r3)
      return -1;
81103cb0:	00bfffc4 	movi	r2,-1
81103cb4:	00000706 	br	81103cd4 <close+0xbc>
    }
    return 0;
81103cb8:	0005883a 	mov	r2,zero
81103cbc:	00000506 	br	81103cd4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
81103cc0:	1103bdc0 	call	81103bdc <alt_get_errno>
81103cc4:	1007883a 	mov	r3,r2
81103cc8:	00801444 	movi	r2,81
81103ccc:	18800015 	stw	r2,0(r3)
    return -1;
81103cd0:	00bfffc4 	movi	r2,-1
  }
}
81103cd4:	e037883a 	mov	sp,fp
81103cd8:	dfc00117 	ldw	ra,4(sp)
81103cdc:	df000017 	ldw	fp,0(sp)
81103ce0:	dec00204 	addi	sp,sp,8
81103ce4:	f800283a 	ret

81103ce8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
81103ce8:	defffc04 	addi	sp,sp,-16
81103cec:	df000315 	stw	fp,12(sp)
81103cf0:	df000304 	addi	fp,sp,12
81103cf4:	e13ffd15 	stw	r4,-12(fp)
81103cf8:	e17ffe15 	stw	r5,-8(fp)
81103cfc:	e1bfff15 	stw	r6,-4(fp)
  return len;
81103d00:	e0bfff17 	ldw	r2,-4(fp)
}
81103d04:	e037883a 	mov	sp,fp
81103d08:	df000017 	ldw	fp,0(sp)
81103d0c:	dec00104 	addi	sp,sp,4
81103d10:	f800283a 	ret

81103d14 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81103d14:	defffe04 	addi	sp,sp,-8
81103d18:	dfc00115 	stw	ra,4(sp)
81103d1c:	df000015 	stw	fp,0(sp)
81103d20:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81103d24:	d0a00917 	ldw	r2,-32732(gp)
81103d28:	10000326 	beq	r2,zero,81103d38 <alt_get_errno+0x24>
81103d2c:	d0a00917 	ldw	r2,-32732(gp)
81103d30:	103ee83a 	callr	r2
81103d34:	00000106 	br	81103d3c <alt_get_errno+0x28>
81103d38:	d0a01504 	addi	r2,gp,-32684
}
81103d3c:	e037883a 	mov	sp,fp
81103d40:	dfc00117 	ldw	ra,4(sp)
81103d44:	df000017 	ldw	fp,0(sp)
81103d48:	dec00204 	addi	sp,sp,8
81103d4c:	f800283a 	ret

81103d50 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
81103d50:	defffb04 	addi	sp,sp,-20
81103d54:	dfc00415 	stw	ra,16(sp)
81103d58:	df000315 	stw	fp,12(sp)
81103d5c:	df000304 	addi	fp,sp,12
81103d60:	e13ffe15 	stw	r4,-8(fp)
81103d64:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81103d68:	e0bffe17 	ldw	r2,-8(fp)
81103d6c:	10000616 	blt	r2,zero,81103d88 <fstat+0x38>
81103d70:	e0bffe17 	ldw	r2,-8(fp)
81103d74:	10c00324 	muli	r3,r2,12
81103d78:	00a04474 	movhi	r2,33041
81103d7c:	10a7d404 	addi	r2,r2,-24752
81103d80:	1885883a 	add	r2,r3,r2
81103d84:	00000106 	br	81103d8c <fstat+0x3c>
81103d88:	0005883a 	mov	r2,zero
81103d8c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
81103d90:	e0bffd17 	ldw	r2,-12(fp)
81103d94:	10001026 	beq	r2,zero,81103dd8 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
81103d98:	e0bffd17 	ldw	r2,-12(fp)
81103d9c:	10800017 	ldw	r2,0(r2)
81103da0:	10800817 	ldw	r2,32(r2)
81103da4:	10000726 	beq	r2,zero,81103dc4 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
81103da8:	e0bffd17 	ldw	r2,-12(fp)
81103dac:	10800017 	ldw	r2,0(r2)
81103db0:	10800817 	ldw	r2,32(r2)
81103db4:	e17fff17 	ldw	r5,-4(fp)
81103db8:	e13ffd17 	ldw	r4,-12(fp)
81103dbc:	103ee83a 	callr	r2
81103dc0:	00000a06 	br	81103dec <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
81103dc4:	e0bfff17 	ldw	r2,-4(fp)
81103dc8:	00c80004 	movi	r3,8192
81103dcc:	10c00115 	stw	r3,4(r2)
      return 0;
81103dd0:	0005883a 	mov	r2,zero
81103dd4:	00000506 	br	81103dec <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81103dd8:	1103d140 	call	81103d14 <alt_get_errno>
81103ddc:	1007883a 	mov	r3,r2
81103de0:	00801444 	movi	r2,81
81103de4:	18800015 	stw	r2,0(r3)
    return -1;
81103de8:	00bfffc4 	movi	r2,-1
  }
}
81103dec:	e037883a 	mov	sp,fp
81103df0:	dfc00117 	ldw	ra,4(sp)
81103df4:	df000017 	ldw	fp,0(sp)
81103df8:	dec00204 	addi	sp,sp,8
81103dfc:	f800283a 	ret

81103e00 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81103e00:	defffe04 	addi	sp,sp,-8
81103e04:	dfc00115 	stw	ra,4(sp)
81103e08:	df000015 	stw	fp,0(sp)
81103e0c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81103e10:	d0a00917 	ldw	r2,-32732(gp)
81103e14:	10000326 	beq	r2,zero,81103e24 <alt_get_errno+0x24>
81103e18:	d0a00917 	ldw	r2,-32732(gp)
81103e1c:	103ee83a 	callr	r2
81103e20:	00000106 	br	81103e28 <alt_get_errno+0x28>
81103e24:	d0a01504 	addi	r2,gp,-32684
}
81103e28:	e037883a 	mov	sp,fp
81103e2c:	dfc00117 	ldw	ra,4(sp)
81103e30:	df000017 	ldw	fp,0(sp)
81103e34:	dec00204 	addi	sp,sp,8
81103e38:	f800283a 	ret

81103e3c <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
81103e3c:	deffed04 	addi	sp,sp,-76
81103e40:	dfc01215 	stw	ra,72(sp)
81103e44:	df001115 	stw	fp,68(sp)
81103e48:	df001104 	addi	fp,sp,68
81103e4c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81103e50:	e0bfff17 	ldw	r2,-4(fp)
81103e54:	10000616 	blt	r2,zero,81103e70 <isatty+0x34>
81103e58:	e0bfff17 	ldw	r2,-4(fp)
81103e5c:	10c00324 	muli	r3,r2,12
81103e60:	00a04474 	movhi	r2,33041
81103e64:	10a7d404 	addi	r2,r2,-24752
81103e68:	1885883a 	add	r2,r3,r2
81103e6c:	00000106 	br	81103e74 <isatty+0x38>
81103e70:	0005883a 	mov	r2,zero
81103e74:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
81103e78:	e0bfef17 	ldw	r2,-68(fp)
81103e7c:	10000e26 	beq	r2,zero,81103eb8 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
81103e80:	e0bfef17 	ldw	r2,-68(fp)
81103e84:	10800017 	ldw	r2,0(r2)
81103e88:	10800817 	ldw	r2,32(r2)
81103e8c:	1000021e 	bne	r2,zero,81103e98 <isatty+0x5c>
    {
      return 1;
81103e90:	00800044 	movi	r2,1
81103e94:	00000d06 	br	81103ecc <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
81103e98:	e0bff004 	addi	r2,fp,-64
81103e9c:	100b883a 	mov	r5,r2
81103ea0:	e13fff17 	ldw	r4,-4(fp)
81103ea4:	1103d500 	call	81103d50 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
81103ea8:	e0bff117 	ldw	r2,-60(fp)
81103eac:	10880020 	cmpeqi	r2,r2,8192
81103eb0:	10803fcc 	andi	r2,r2,255
81103eb4:	00000506 	br	81103ecc <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
81103eb8:	1103e000 	call	81103e00 <alt_get_errno>
81103ebc:	1007883a 	mov	r3,r2
81103ec0:	00801444 	movi	r2,81
81103ec4:	18800015 	stw	r2,0(r3)
    return 0;
81103ec8:	0005883a 	mov	r2,zero
  }
}
81103ecc:	e037883a 	mov	sp,fp
81103ed0:	dfc00117 	ldw	ra,4(sp)
81103ed4:	df000017 	ldw	fp,0(sp)
81103ed8:	dec00204 	addi	sp,sp,8
81103edc:	f800283a 	ret

81103ee0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81103ee0:	defffe04 	addi	sp,sp,-8
81103ee4:	dfc00115 	stw	ra,4(sp)
81103ee8:	df000015 	stw	fp,0(sp)
81103eec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81103ef0:	d0a00917 	ldw	r2,-32732(gp)
81103ef4:	10000326 	beq	r2,zero,81103f04 <alt_get_errno+0x24>
81103ef8:	d0a00917 	ldw	r2,-32732(gp)
81103efc:	103ee83a 	callr	r2
81103f00:	00000106 	br	81103f08 <alt_get_errno+0x28>
81103f04:	d0a01504 	addi	r2,gp,-32684
}
81103f08:	e037883a 	mov	sp,fp
81103f0c:	dfc00117 	ldw	ra,4(sp)
81103f10:	df000017 	ldw	fp,0(sp)
81103f14:	dec00204 	addi	sp,sp,8
81103f18:	f800283a 	ret

81103f1c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
81103f1c:	defff904 	addi	sp,sp,-28
81103f20:	dfc00615 	stw	ra,24(sp)
81103f24:	df000515 	stw	fp,20(sp)
81103f28:	df000504 	addi	fp,sp,20
81103f2c:	e13ffd15 	stw	r4,-12(fp)
81103f30:	e17ffe15 	stw	r5,-8(fp)
81103f34:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
81103f38:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81103f3c:	e0bffd17 	ldw	r2,-12(fp)
81103f40:	10000616 	blt	r2,zero,81103f5c <lseek+0x40>
81103f44:	e0bffd17 	ldw	r2,-12(fp)
81103f48:	10c00324 	muli	r3,r2,12
81103f4c:	00a04474 	movhi	r2,33041
81103f50:	10a7d404 	addi	r2,r2,-24752
81103f54:	1885883a 	add	r2,r3,r2
81103f58:	00000106 	br	81103f60 <lseek+0x44>
81103f5c:	0005883a 	mov	r2,zero
81103f60:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
81103f64:	e0bffc17 	ldw	r2,-16(fp)
81103f68:	10001026 	beq	r2,zero,81103fac <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
81103f6c:	e0bffc17 	ldw	r2,-16(fp)
81103f70:	10800017 	ldw	r2,0(r2)
81103f74:	10800717 	ldw	r2,28(r2)
81103f78:	10000926 	beq	r2,zero,81103fa0 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
81103f7c:	e0bffc17 	ldw	r2,-16(fp)
81103f80:	10800017 	ldw	r2,0(r2)
81103f84:	10800717 	ldw	r2,28(r2)
81103f88:	e1bfff17 	ldw	r6,-4(fp)
81103f8c:	e17ffe17 	ldw	r5,-8(fp)
81103f90:	e13ffc17 	ldw	r4,-16(fp)
81103f94:	103ee83a 	callr	r2
81103f98:	e0bffb15 	stw	r2,-20(fp)
81103f9c:	00000506 	br	81103fb4 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
81103fa0:	00bfde84 	movi	r2,-134
81103fa4:	e0bffb15 	stw	r2,-20(fp)
81103fa8:	00000206 	br	81103fb4 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
81103fac:	00bfebc4 	movi	r2,-81
81103fb0:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
81103fb4:	e0bffb17 	ldw	r2,-20(fp)
81103fb8:	1000070e 	bge	r2,zero,81103fd8 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
81103fbc:	1103ee00 	call	81103ee0 <alt_get_errno>
81103fc0:	1007883a 	mov	r3,r2
81103fc4:	e0bffb17 	ldw	r2,-20(fp)
81103fc8:	0085c83a 	sub	r2,zero,r2
81103fcc:	18800015 	stw	r2,0(r3)
    rc = -1;
81103fd0:	00bfffc4 	movi	r2,-1
81103fd4:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
81103fd8:	e0bffb17 	ldw	r2,-20(fp)
}
81103fdc:	e037883a 	mov	sp,fp
81103fe0:	dfc00117 	ldw	ra,4(sp)
81103fe4:	df000017 	ldw	fp,0(sp)
81103fe8:	dec00204 	addi	sp,sp,8
81103fec:	f800283a 	ret

81103ff0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
81103ff0:	defffd04 	addi	sp,sp,-12
81103ff4:	dfc00215 	stw	ra,8(sp)
81103ff8:	df000115 	stw	fp,4(sp)
81103ffc:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
81104000:	0009883a 	mov	r4,zero
81104004:	11044680 	call	81104468 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
81104008:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
8110400c:	11044a00 	call	811044a0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
81104010:	01a04474 	movhi	r6,33041
81104014:	31a52704 	addi	r6,r6,-27492
81104018:	01604474 	movhi	r5,33041
8110401c:	29652704 	addi	r5,r5,-27492
81104020:	01204474 	movhi	r4,33041
81104024:	21252704 	addi	r4,r4,-27492
81104028:	11084d80 	call	811084d8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
8110402c:	11080240 	call	81108024 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
81104030:	01204474 	movhi	r4,33041
81104034:	21202104 	addi	r4,r4,-32636
81104038:	1108e200 	call	81108e20 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
8110403c:	d0a01617 	ldw	r2,-32680(gp)
81104040:	d0e01717 	ldw	r3,-32676(gp)
81104044:	d1201817 	ldw	r4,-32672(gp)
81104048:	200d883a 	mov	r6,r4
8110404c:	180b883a 	mov	r5,r3
81104050:	1009883a 	mov	r4,r2
81104054:	1100dd80 	call	81100dd8 <main>
81104058:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
8110405c:	01000044 	movi	r4,1
81104060:	1103c180 	call	81103c18 <close>
  exit (result);
81104064:	e13fff17 	ldw	r4,-4(fp)
81104068:	1108e340 	call	81108e34 <exit>

8110406c <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
8110406c:	defffe04 	addi	sp,sp,-8
81104070:	df000115 	stw	fp,4(sp)
81104074:	df000104 	addi	fp,sp,4
81104078:	e13fff15 	stw	r4,-4(fp)
}
8110407c:	0001883a 	nop
81104080:	e037883a 	mov	sp,fp
81104084:	df000017 	ldw	fp,0(sp)
81104088:	dec00104 	addi	sp,sp,4
8110408c:	f800283a 	ret

81104090 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
81104090:	defffe04 	addi	sp,sp,-8
81104094:	df000115 	stw	fp,4(sp)
81104098:	df000104 	addi	fp,sp,4
8110409c:	e13fff15 	stw	r4,-4(fp)
}
811040a0:	0001883a 	nop
811040a4:	e037883a 	mov	sp,fp
811040a8:	df000017 	ldw	fp,0(sp)
811040ac:	dec00104 	addi	sp,sp,4
811040b0:	f800283a 	ret

811040b4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
811040b4:	defffe04 	addi	sp,sp,-8
811040b8:	dfc00115 	stw	ra,4(sp)
811040bc:	df000015 	stw	fp,0(sp)
811040c0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
811040c4:	d0a00917 	ldw	r2,-32732(gp)
811040c8:	10000326 	beq	r2,zero,811040d8 <alt_get_errno+0x24>
811040cc:	d0a00917 	ldw	r2,-32732(gp)
811040d0:	103ee83a 	callr	r2
811040d4:	00000106 	br	811040dc <alt_get_errno+0x28>
811040d8:	d0a01504 	addi	r2,gp,-32684
}
811040dc:	e037883a 	mov	sp,fp
811040e0:	dfc00117 	ldw	ra,4(sp)
811040e4:	df000017 	ldw	fp,0(sp)
811040e8:	dec00204 	addi	sp,sp,8
811040ec:	f800283a 	ret

811040f0 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
811040f0:	defff904 	addi	sp,sp,-28
811040f4:	dfc00615 	stw	ra,24(sp)
811040f8:	df000515 	stw	fp,20(sp)
811040fc:	df000504 	addi	fp,sp,20
81104100:	e13ffd15 	stw	r4,-12(fp)
81104104:	e17ffe15 	stw	r5,-8(fp)
81104108:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
8110410c:	e0bffd17 	ldw	r2,-12(fp)
81104110:	10000616 	blt	r2,zero,8110412c <read+0x3c>
81104114:	e0bffd17 	ldw	r2,-12(fp)
81104118:	10c00324 	muli	r3,r2,12
8110411c:	00a04474 	movhi	r2,33041
81104120:	10a7d404 	addi	r2,r2,-24752
81104124:	1885883a 	add	r2,r3,r2
81104128:	00000106 	br	81104130 <read+0x40>
8110412c:	0005883a 	mov	r2,zero
81104130:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81104134:	e0bffb17 	ldw	r2,-20(fp)
81104138:	10002226 	beq	r2,zero,811041c4 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8110413c:	e0bffb17 	ldw	r2,-20(fp)
81104140:	10800217 	ldw	r2,8(r2)
81104144:	108000cc 	andi	r2,r2,3
81104148:	10800060 	cmpeqi	r2,r2,1
8110414c:	1000181e 	bne	r2,zero,811041b0 <read+0xc0>
        (fd->dev->read))
81104150:	e0bffb17 	ldw	r2,-20(fp)
81104154:	10800017 	ldw	r2,0(r2)
81104158:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
8110415c:	10001426 	beq	r2,zero,811041b0 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
81104160:	e0bffb17 	ldw	r2,-20(fp)
81104164:	10800017 	ldw	r2,0(r2)
81104168:	10800517 	ldw	r2,20(r2)
8110416c:	e0ffff17 	ldw	r3,-4(fp)
81104170:	180d883a 	mov	r6,r3
81104174:	e17ffe17 	ldw	r5,-8(fp)
81104178:	e13ffb17 	ldw	r4,-20(fp)
8110417c:	103ee83a 	callr	r2
81104180:	e0bffc15 	stw	r2,-16(fp)
81104184:	e0bffc17 	ldw	r2,-16(fp)
81104188:	1000070e 	bge	r2,zero,811041a8 <read+0xb8>
        {
          ALT_ERRNO = -rval;
8110418c:	11040b40 	call	811040b4 <alt_get_errno>
81104190:	1007883a 	mov	r3,r2
81104194:	e0bffc17 	ldw	r2,-16(fp)
81104198:	0085c83a 	sub	r2,zero,r2
8110419c:	18800015 	stw	r2,0(r3)
          return -1;
811041a0:	00bfffc4 	movi	r2,-1
811041a4:	00000c06 	br	811041d8 <read+0xe8>
        }
        return rval;
811041a8:	e0bffc17 	ldw	r2,-16(fp)
811041ac:	00000a06 	br	811041d8 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
811041b0:	11040b40 	call	811040b4 <alt_get_errno>
811041b4:	1007883a 	mov	r3,r2
811041b8:	00800344 	movi	r2,13
811041bc:	18800015 	stw	r2,0(r3)
811041c0:	00000406 	br	811041d4 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
811041c4:	11040b40 	call	811040b4 <alt_get_errno>
811041c8:	1007883a 	mov	r3,r2
811041cc:	00801444 	movi	r2,81
811041d0:	18800015 	stw	r2,0(r3)
  }
  return -1;
811041d4:	00bfffc4 	movi	r2,-1
}
811041d8:	e037883a 	mov	sp,fp
811041dc:	dfc00117 	ldw	ra,4(sp)
811041e0:	df000017 	ldw	fp,0(sp)
811041e4:	dec00204 	addi	sp,sp,8
811041e8:	f800283a 	ret

811041ec <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
811041ec:	defffe04 	addi	sp,sp,-8
811041f0:	df000115 	stw	fp,4(sp)
811041f4:	df000104 	addi	fp,sp,4
811041f8:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
811041fc:	e0bfff17 	ldw	r2,-4(fp)
81104200:	108000d0 	cmplti	r2,r2,3
81104204:	10000d1e 	bne	r2,zero,8110423c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
81104208:	00a04474 	movhi	r2,33041
8110420c:	10a7d404 	addi	r2,r2,-24752
81104210:	e0ffff17 	ldw	r3,-4(fp)
81104214:	18c00324 	muli	r3,r3,12
81104218:	10c5883a 	add	r2,r2,r3
8110421c:	10800204 	addi	r2,r2,8
81104220:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
81104224:	00a04474 	movhi	r2,33041
81104228:	10a7d404 	addi	r2,r2,-24752
8110422c:	e0ffff17 	ldw	r3,-4(fp)
81104230:	18c00324 	muli	r3,r3,12
81104234:	10c5883a 	add	r2,r2,r3
81104238:	10000015 	stw	zero,0(r2)
  }
}
8110423c:	0001883a 	nop
81104240:	e037883a 	mov	sp,fp
81104244:	df000017 	ldw	fp,0(sp)
81104248:	dec00104 	addi	sp,sp,4
8110424c:	f800283a 	ret

81104250 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
81104250:	defff904 	addi	sp,sp,-28
81104254:	df000615 	stw	fp,24(sp)
81104258:	df000604 	addi	fp,sp,24
8110425c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81104260:	0005303a 	rdctl	r2,status
81104264:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81104268:	e0fffe17 	ldw	r3,-8(fp)
8110426c:	00bfff84 	movi	r2,-2
81104270:	1884703a 	and	r2,r3,r2
81104274:	1001703a 	wrctl	status,r2
  
  return context;
81104278:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
8110427c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
81104280:	d0a00a17 	ldw	r2,-32728(gp)
81104284:	10c000c4 	addi	r3,r2,3
81104288:	00bfff04 	movi	r2,-4
8110428c:	1884703a 	and	r2,r3,r2
81104290:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
81104294:	d0e00a17 	ldw	r3,-32728(gp)
81104298:	e0bfff17 	ldw	r2,-4(fp)
8110429c:	1887883a 	add	r3,r3,r2
811042a0:	00a04834 	movhi	r2,33056
811042a4:	10a80004 	addi	r2,r2,-24576
811042a8:	10c0062e 	bgeu	r2,r3,811042c4 <sbrk+0x74>
811042ac:	e0bffb17 	ldw	r2,-20(fp)
811042b0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811042b4:	e0bffa17 	ldw	r2,-24(fp)
811042b8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
811042bc:	00bfffc4 	movi	r2,-1
811042c0:	00000b06 	br	811042f0 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
811042c4:	d0a00a17 	ldw	r2,-32728(gp)
811042c8:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
811042cc:	d0e00a17 	ldw	r3,-32728(gp)
811042d0:	e0bfff17 	ldw	r2,-4(fp)
811042d4:	1885883a 	add	r2,r3,r2
811042d8:	d0a00a15 	stw	r2,-32728(gp)
811042dc:	e0bffb17 	ldw	r2,-20(fp)
811042e0:	e0bffc15 	stw	r2,-16(fp)
811042e4:	e0bffc17 	ldw	r2,-16(fp)
811042e8:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
811042ec:	e0bffd17 	ldw	r2,-12(fp)
} 
811042f0:	e037883a 	mov	sp,fp
811042f4:	df000017 	ldw	fp,0(sp)
811042f8:	dec00104 	addi	sp,sp,4
811042fc:	f800283a 	ret

81104300 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81104300:	defffe04 	addi	sp,sp,-8
81104304:	dfc00115 	stw	ra,4(sp)
81104308:	df000015 	stw	fp,0(sp)
8110430c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81104310:	d0a00917 	ldw	r2,-32732(gp)
81104314:	10000326 	beq	r2,zero,81104324 <alt_get_errno+0x24>
81104318:	d0a00917 	ldw	r2,-32732(gp)
8110431c:	103ee83a 	callr	r2
81104320:	00000106 	br	81104328 <alt_get_errno+0x28>
81104324:	d0a01504 	addi	r2,gp,-32684
}
81104328:	e037883a 	mov	sp,fp
8110432c:	dfc00117 	ldw	ra,4(sp)
81104330:	df000017 	ldw	fp,0(sp)
81104334:	dec00204 	addi	sp,sp,8
81104338:	f800283a 	ret

8110433c <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
8110433c:	defff904 	addi	sp,sp,-28
81104340:	dfc00615 	stw	ra,24(sp)
81104344:	df000515 	stw	fp,20(sp)
81104348:	df000504 	addi	fp,sp,20
8110434c:	e13ffd15 	stw	r4,-12(fp)
81104350:	e17ffe15 	stw	r5,-8(fp)
81104354:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
81104358:	e0bffd17 	ldw	r2,-12(fp)
8110435c:	10000616 	blt	r2,zero,81104378 <write+0x3c>
81104360:	e0bffd17 	ldw	r2,-12(fp)
81104364:	10c00324 	muli	r3,r2,12
81104368:	00a04474 	movhi	r2,33041
8110436c:	10a7d404 	addi	r2,r2,-24752
81104370:	1885883a 	add	r2,r3,r2
81104374:	00000106 	br	8110437c <write+0x40>
81104378:	0005883a 	mov	r2,zero
8110437c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
81104380:	e0bffb17 	ldw	r2,-20(fp)
81104384:	10002126 	beq	r2,zero,8110440c <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
81104388:	e0bffb17 	ldw	r2,-20(fp)
8110438c:	10800217 	ldw	r2,8(r2)
81104390:	108000cc 	andi	r2,r2,3
81104394:	10001826 	beq	r2,zero,811043f8 <write+0xbc>
81104398:	e0bffb17 	ldw	r2,-20(fp)
8110439c:	10800017 	ldw	r2,0(r2)
811043a0:	10800617 	ldw	r2,24(r2)
811043a4:	10001426 	beq	r2,zero,811043f8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
811043a8:	e0bffb17 	ldw	r2,-20(fp)
811043ac:	10800017 	ldw	r2,0(r2)
811043b0:	10800617 	ldw	r2,24(r2)
811043b4:	e0ffff17 	ldw	r3,-4(fp)
811043b8:	180d883a 	mov	r6,r3
811043bc:	e17ffe17 	ldw	r5,-8(fp)
811043c0:	e13ffb17 	ldw	r4,-20(fp)
811043c4:	103ee83a 	callr	r2
811043c8:	e0bffc15 	stw	r2,-16(fp)
811043cc:	e0bffc17 	ldw	r2,-16(fp)
811043d0:	1000070e 	bge	r2,zero,811043f0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
811043d4:	11043000 	call	81104300 <alt_get_errno>
811043d8:	1007883a 	mov	r3,r2
811043dc:	e0bffc17 	ldw	r2,-16(fp)
811043e0:	0085c83a 	sub	r2,zero,r2
811043e4:	18800015 	stw	r2,0(r3)
        return -1;
811043e8:	00bfffc4 	movi	r2,-1
811043ec:	00000c06 	br	81104420 <write+0xe4>
      }
      return rval;
811043f0:	e0bffc17 	ldw	r2,-16(fp)
811043f4:	00000a06 	br	81104420 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
811043f8:	11043000 	call	81104300 <alt_get_errno>
811043fc:	1007883a 	mov	r3,r2
81104400:	00800344 	movi	r2,13
81104404:	18800015 	stw	r2,0(r3)
81104408:	00000406 	br	8110441c <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
8110440c:	11043000 	call	81104300 <alt_get_errno>
81104410:	1007883a 	mov	r3,r2
81104414:	00801444 	movi	r2,81
81104418:	18800015 	stw	r2,0(r3)
  }
  return -1;
8110441c:	00bfffc4 	movi	r2,-1
}
81104420:	e037883a 	mov	sp,fp
81104424:	dfc00117 	ldw	ra,4(sp)
81104428:	df000017 	ldw	fp,0(sp)
8110442c:	dec00204 	addi	sp,sp,8
81104430:	f800283a 	ret

81104434 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
81104434:	defffd04 	addi	sp,sp,-12
81104438:	dfc00215 	stw	ra,8(sp)
8110443c:	df000115 	stw	fp,4(sp)
81104440:	df000104 	addi	fp,sp,4
81104444:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
81104448:	d1600604 	addi	r5,gp,-32744
8110444c:	e13fff17 	ldw	r4,-4(fp)
81104450:	1107f800 	call	81107f80 <alt_dev_llist_insert>
}
81104454:	e037883a 	mov	sp,fp
81104458:	dfc00117 	ldw	ra,4(sp)
8110445c:	df000017 	ldw	fp,0(sp)
81104460:	dec00204 	addi	sp,sp,8
81104464:	f800283a 	ret

81104468 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
81104468:	defffd04 	addi	sp,sp,-12
8110446c:	dfc00215 	stw	ra,8(sp)
81104470:	df000115 	stw	fp,4(sp)
81104474:	df000104 	addi	fp,sp,4
81104478:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
8110447c:	1108bb40 	call	81108bb4 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
81104480:	00800044 	movi	r2,1
81104484:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
81104488:	0001883a 	nop
8110448c:	e037883a 	mov	sp,fp
81104490:	dfc00117 	ldw	ra,4(sp)
81104494:	df000017 	ldw	fp,0(sp)
81104498:	dec00204 	addi	sp,sp,8
8110449c:	f800283a 	ret

811044a0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
811044a0:	defffe04 	addi	sp,sp,-8
811044a4:	dfc00115 	stw	ra,4(sp)
811044a8:	df000015 	stw	fp,0(sp)
811044ac:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
811044b0:	01c0fa04 	movi	r7,1000
811044b4:	018000c4 	movi	r6,3
811044b8:	000b883a 	mov	r5,zero
811044bc:	01200034 	movhi	r4,32768
811044c0:	21000804 	addi	r4,r4,32
811044c4:	1105dd00 	call	81105dd0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
811044c8:	01800084 	movi	r6,2
811044cc:	000b883a 	mov	r5,zero
811044d0:	01204474 	movhi	r4,33041
811044d4:	21283e04 	addi	r4,r4,-24328
811044d8:	11046c00 	call	811046c0 <altera_avalon_jtag_uart_init>
811044dc:	01204474 	movhi	r4,33041
811044e0:	21283404 	addi	r4,r4,-24368
811044e4:	11044340 	call	81104434 <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
811044e8:	01800044 	movi	r6,1
811044ec:	000b883a 	mov	r5,zero
811044f0:	01204474 	movhi	r4,33041
811044f4:	212c4c04 	addi	r4,r4,-20176
811044f8:	1105cb00 	call	81105cb0 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
811044fc:	000d883a 	mov	r6,zero
81104500:	000b883a 	mov	r5,zero
81104504:	01204474 	movhi	r4,33041
81104508:	212c5804 	addi	r4,r4,-20128
8110450c:	1105cb00 	call	81105cb0 <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
81104510:	0001883a 	nop
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
81104514:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_DDR_M, dma_DDR_M);
81104518:	00a04474 	movhi	r2,33041
8110451c:	10ac6404 	addi	r2,r2,-20080
81104520:	10c00717 	ldw	r3,28(r2)
81104524:	00a04474 	movhi	r2,33041
81104528:	10ac6404 	addi	r2,r2,-20080
8110452c:	10800817 	ldw	r2,32(r2)
81104530:	100d883a 	mov	r6,r2
81104534:	180b883a 	mov	r5,r3
81104538:	01204474 	movhi	r4,33041
8110453c:	212c6404 	addi	r4,r4,-20080
81104540:	1107a180 	call	81107a18 <alt_msgdma_init>
}
81104544:	0001883a 	nop
81104548:	e037883a 	mov	sp,fp
8110454c:	dfc00117 	ldw	ra,4(sp)
81104550:	df000017 	ldw	fp,0(sp)
81104554:	dec00204 	addi	sp,sp,8
81104558:	f800283a 	ret

8110455c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
8110455c:	defffa04 	addi	sp,sp,-24
81104560:	dfc00515 	stw	ra,20(sp)
81104564:	df000415 	stw	fp,16(sp)
81104568:	df000404 	addi	fp,sp,16
8110456c:	e13ffd15 	stw	r4,-12(fp)
81104570:	e17ffe15 	stw	r5,-8(fp)
81104574:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81104578:	e0bffd17 	ldw	r2,-12(fp)
8110457c:	10800017 	ldw	r2,0(r2)
81104580:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
81104584:	e0bffc17 	ldw	r2,-16(fp)
81104588:	10c00a04 	addi	r3,r2,40
8110458c:	e0bffd17 	ldw	r2,-12(fp)
81104590:	10800217 	ldw	r2,8(r2)
81104594:	100f883a 	mov	r7,r2
81104598:	e1bfff17 	ldw	r6,-4(fp)
8110459c:	e17ffe17 	ldw	r5,-8(fp)
811045a0:	1809883a 	mov	r4,r3
811045a4:	1104b840 	call	81104b84 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
811045a8:	e037883a 	mov	sp,fp
811045ac:	dfc00117 	ldw	ra,4(sp)
811045b0:	df000017 	ldw	fp,0(sp)
811045b4:	dec00204 	addi	sp,sp,8
811045b8:	f800283a 	ret

811045bc <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
811045bc:	defffa04 	addi	sp,sp,-24
811045c0:	dfc00515 	stw	ra,20(sp)
811045c4:	df000415 	stw	fp,16(sp)
811045c8:	df000404 	addi	fp,sp,16
811045cc:	e13ffd15 	stw	r4,-12(fp)
811045d0:	e17ffe15 	stw	r5,-8(fp)
811045d4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
811045d8:	e0bffd17 	ldw	r2,-12(fp)
811045dc:	10800017 	ldw	r2,0(r2)
811045e0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
811045e4:	e0bffc17 	ldw	r2,-16(fp)
811045e8:	10c00a04 	addi	r3,r2,40
811045ec:	e0bffd17 	ldw	r2,-12(fp)
811045f0:	10800217 	ldw	r2,8(r2)
811045f4:	100f883a 	mov	r7,r2
811045f8:	e1bfff17 	ldw	r6,-4(fp)
811045fc:	e17ffe17 	ldw	r5,-8(fp)
81104600:	1809883a 	mov	r4,r3
81104604:	1104da00 	call	81104da0 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
81104608:	e037883a 	mov	sp,fp
8110460c:	dfc00117 	ldw	ra,4(sp)
81104610:	df000017 	ldw	fp,0(sp)
81104614:	dec00204 	addi	sp,sp,8
81104618:	f800283a 	ret

8110461c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
8110461c:	defffc04 	addi	sp,sp,-16
81104620:	dfc00315 	stw	ra,12(sp)
81104624:	df000215 	stw	fp,8(sp)
81104628:	df000204 	addi	fp,sp,8
8110462c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
81104630:	e0bfff17 	ldw	r2,-4(fp)
81104634:	10800017 	ldw	r2,0(r2)
81104638:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
8110463c:	e0bffe17 	ldw	r2,-8(fp)
81104640:	10c00a04 	addi	r3,r2,40
81104644:	e0bfff17 	ldw	r2,-4(fp)
81104648:	10800217 	ldw	r2,8(r2)
8110464c:	100b883a 	mov	r5,r2
81104650:	1809883a 	mov	r4,r3
81104654:	1104a2c0 	call	81104a2c <altera_avalon_jtag_uart_close>
}
81104658:	e037883a 	mov	sp,fp
8110465c:	dfc00117 	ldw	ra,4(sp)
81104660:	df000017 	ldw	fp,0(sp)
81104664:	dec00204 	addi	sp,sp,8
81104668:	f800283a 	ret

8110466c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
8110466c:	defffa04 	addi	sp,sp,-24
81104670:	dfc00515 	stw	ra,20(sp)
81104674:	df000415 	stw	fp,16(sp)
81104678:	df000404 	addi	fp,sp,16
8110467c:	e13ffd15 	stw	r4,-12(fp)
81104680:	e17ffe15 	stw	r5,-8(fp)
81104684:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
81104688:	e0bffd17 	ldw	r2,-12(fp)
8110468c:	10800017 	ldw	r2,0(r2)
81104690:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
81104694:	e0bffc17 	ldw	r2,-16(fp)
81104698:	10800a04 	addi	r2,r2,40
8110469c:	e1bfff17 	ldw	r6,-4(fp)
811046a0:	e17ffe17 	ldw	r5,-8(fp)
811046a4:	1009883a 	mov	r4,r2
811046a8:	1104a940 	call	81104a94 <altera_avalon_jtag_uart_ioctl>
}
811046ac:	e037883a 	mov	sp,fp
811046b0:	dfc00117 	ldw	ra,4(sp)
811046b4:	df000017 	ldw	fp,0(sp)
811046b8:	dec00204 	addi	sp,sp,8
811046bc:	f800283a 	ret

811046c0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
811046c0:	defffa04 	addi	sp,sp,-24
811046c4:	dfc00515 	stw	ra,20(sp)
811046c8:	df000415 	stw	fp,16(sp)
811046cc:	df000404 	addi	fp,sp,16
811046d0:	e13ffd15 	stw	r4,-12(fp)
811046d4:	e17ffe15 	stw	r5,-8(fp)
811046d8:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
811046dc:	e0bffd17 	ldw	r2,-12(fp)
811046e0:	00c00044 	movi	r3,1
811046e4:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
811046e8:	e0bffd17 	ldw	r2,-12(fp)
811046ec:	10800017 	ldw	r2,0(r2)
811046f0:	10800104 	addi	r2,r2,4
811046f4:	1007883a 	mov	r3,r2
811046f8:	e0bffd17 	ldw	r2,-12(fp)
811046fc:	10800817 	ldw	r2,32(r2)
81104700:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
81104704:	e0bffe17 	ldw	r2,-8(fp)
81104708:	e0ffff17 	ldw	r3,-4(fp)
8110470c:	d8000015 	stw	zero,0(sp)
81104710:	e1fffd17 	ldw	r7,-12(fp)
81104714:	01a04434 	movhi	r6,33040
81104718:	3191e004 	addi	r6,r6,18304
8110471c:	180b883a 	mov	r5,r3
81104720:	1009883a 	mov	r4,r2
81104724:	11081740 	call	81108174 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
81104728:	e0bffd17 	ldw	r2,-12(fp)
8110472c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
81104730:	e0bffd17 	ldw	r2,-12(fp)
81104734:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81104738:	d0e01a17 	ldw	r3,-32664(gp)
8110473c:	e1fffd17 	ldw	r7,-12(fp)
81104740:	01a04434 	movhi	r6,33040
81104744:	31926304 	addi	r6,r6,18828
81104748:	180b883a 	mov	r5,r3
8110474c:	1009883a 	mov	r4,r2
81104750:	1107cc80 	call	81107cc8 <alt_alarm_start>
81104754:	1000040e 	bge	r2,zero,81104768 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
81104758:	e0fffd17 	ldw	r3,-12(fp)
8110475c:	00a00034 	movhi	r2,32768
81104760:	10bfffc4 	addi	r2,r2,-1
81104764:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
81104768:	0001883a 	nop
8110476c:	e037883a 	mov	sp,fp
81104770:	dfc00117 	ldw	ra,4(sp)
81104774:	df000017 	ldw	fp,0(sp)
81104778:	dec00204 	addi	sp,sp,8
8110477c:	f800283a 	ret

81104780 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
81104780:	defff804 	addi	sp,sp,-32
81104784:	df000715 	stw	fp,28(sp)
81104788:	df000704 	addi	fp,sp,28
8110478c:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
81104790:	e0bfff17 	ldw	r2,-4(fp)
81104794:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
81104798:	e0bffb17 	ldw	r2,-20(fp)
8110479c:	10800017 	ldw	r2,0(r2)
811047a0:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
811047a4:	e0bffc17 	ldw	r2,-16(fp)
811047a8:	10800104 	addi	r2,r2,4
811047ac:	10800037 	ldwio	r2,0(r2)
811047b0:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
811047b4:	e0bffd17 	ldw	r2,-12(fp)
811047b8:	1080c00c 	andi	r2,r2,768
811047bc:	10006d26 	beq	r2,zero,81104974 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
811047c0:	e0bffd17 	ldw	r2,-12(fp)
811047c4:	1080400c 	andi	r2,r2,256
811047c8:	10003526 	beq	r2,zero,811048a0 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
811047cc:	00800074 	movhi	r2,1
811047d0:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811047d4:	e0bffb17 	ldw	r2,-20(fp)
811047d8:	10800a17 	ldw	r2,40(r2)
811047dc:	10800044 	addi	r2,r2,1
811047e0:	1081ffcc 	andi	r2,r2,2047
811047e4:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
811047e8:	e0bffb17 	ldw	r2,-20(fp)
811047ec:	10c00b17 	ldw	r3,44(r2)
811047f0:	e0bffe17 	ldw	r2,-8(fp)
811047f4:	18801526 	beq	r3,r2,8110484c <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
811047f8:	e0bffc17 	ldw	r2,-16(fp)
811047fc:	10800037 	ldwio	r2,0(r2)
81104800:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
81104804:	e0bff917 	ldw	r2,-28(fp)
81104808:	10a0000c 	andi	r2,r2,32768
8110480c:	10001126 	beq	r2,zero,81104854 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
81104810:	e0bffb17 	ldw	r2,-20(fp)
81104814:	10800a17 	ldw	r2,40(r2)
81104818:	e0fff917 	ldw	r3,-28(fp)
8110481c:	1809883a 	mov	r4,r3
81104820:	e0fffb17 	ldw	r3,-20(fp)
81104824:	1885883a 	add	r2,r3,r2
81104828:	10800e04 	addi	r2,r2,56
8110482c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81104830:	e0bffb17 	ldw	r2,-20(fp)
81104834:	10800a17 	ldw	r2,40(r2)
81104838:	10800044 	addi	r2,r2,1
8110483c:	10c1ffcc 	andi	r3,r2,2047
81104840:	e0bffb17 	ldw	r2,-20(fp)
81104844:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
81104848:	003fe206 	br	811047d4 <__reset+0xfb0e47d4>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
8110484c:	0001883a 	nop
81104850:	00000106 	br	81104858 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
81104854:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
81104858:	e0bff917 	ldw	r2,-28(fp)
8110485c:	10bfffec 	andhi	r2,r2,65535
81104860:	10000f26 	beq	r2,zero,811048a0 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81104864:	e0bffb17 	ldw	r2,-20(fp)
81104868:	10c00817 	ldw	r3,32(r2)
8110486c:	00bfff84 	movi	r2,-2
81104870:	1886703a 	and	r3,r3,r2
81104874:	e0bffb17 	ldw	r2,-20(fp)
81104878:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
8110487c:	e0bffc17 	ldw	r2,-16(fp)
81104880:	10800104 	addi	r2,r2,4
81104884:	1007883a 	mov	r3,r2
81104888:	e0bffb17 	ldw	r2,-20(fp)
8110488c:	10800817 	ldw	r2,32(r2)
81104890:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81104894:	e0bffc17 	ldw	r2,-16(fp)
81104898:	10800104 	addi	r2,r2,4
8110489c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
811048a0:	e0bffd17 	ldw	r2,-12(fp)
811048a4:	1080800c 	andi	r2,r2,512
811048a8:	103fbe26 	beq	r2,zero,811047a4 <__reset+0xfb0e47a4>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
811048ac:	e0bffd17 	ldw	r2,-12(fp)
811048b0:	1004d43a 	srli	r2,r2,16
811048b4:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
811048b8:	00001406 	br	8110490c <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
811048bc:	e0bffc17 	ldw	r2,-16(fp)
811048c0:	e0fffb17 	ldw	r3,-20(fp)
811048c4:	18c00d17 	ldw	r3,52(r3)
811048c8:	e13ffb17 	ldw	r4,-20(fp)
811048cc:	20c7883a 	add	r3,r4,r3
811048d0:	18c20e04 	addi	r3,r3,2104
811048d4:	18c00003 	ldbu	r3,0(r3)
811048d8:	18c03fcc 	andi	r3,r3,255
811048dc:	18c0201c 	xori	r3,r3,128
811048e0:	18ffe004 	addi	r3,r3,-128
811048e4:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
811048e8:	e0bffb17 	ldw	r2,-20(fp)
811048ec:	10800d17 	ldw	r2,52(r2)
811048f0:	10800044 	addi	r2,r2,1
811048f4:	10c1ffcc 	andi	r3,r2,2047
811048f8:	e0bffb17 	ldw	r2,-20(fp)
811048fc:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
81104900:	e0bffa17 	ldw	r2,-24(fp)
81104904:	10bfffc4 	addi	r2,r2,-1
81104908:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
8110490c:	e0bffa17 	ldw	r2,-24(fp)
81104910:	10000526 	beq	r2,zero,81104928 <altera_avalon_jtag_uart_irq+0x1a8>
81104914:	e0bffb17 	ldw	r2,-20(fp)
81104918:	10c00d17 	ldw	r3,52(r2)
8110491c:	e0bffb17 	ldw	r2,-20(fp)
81104920:	10800c17 	ldw	r2,48(r2)
81104924:	18bfe51e 	bne	r3,r2,811048bc <__reset+0xfb0e48bc>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
81104928:	e0bffa17 	ldw	r2,-24(fp)
8110492c:	103f9d26 	beq	r2,zero,811047a4 <__reset+0xfb0e47a4>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81104930:	e0bffb17 	ldw	r2,-20(fp)
81104934:	10c00817 	ldw	r3,32(r2)
81104938:	00bfff44 	movi	r2,-3
8110493c:	1886703a 	and	r3,r3,r2
81104940:	e0bffb17 	ldw	r2,-20(fp)
81104944:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81104948:	e0bffb17 	ldw	r2,-20(fp)
8110494c:	10800017 	ldw	r2,0(r2)
81104950:	10800104 	addi	r2,r2,4
81104954:	1007883a 	mov	r3,r2
81104958:	e0bffb17 	ldw	r2,-20(fp)
8110495c:	10800817 	ldw	r2,32(r2)
81104960:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
81104964:	e0bffc17 	ldw	r2,-16(fp)
81104968:	10800104 	addi	r2,r2,4
8110496c:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
81104970:	003f8c06 	br	811047a4 <__reset+0xfb0e47a4>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
81104974:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
81104978:	0001883a 	nop
8110497c:	e037883a 	mov	sp,fp
81104980:	df000017 	ldw	fp,0(sp)
81104984:	dec00104 	addi	sp,sp,4
81104988:	f800283a 	ret

8110498c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
8110498c:	defff804 	addi	sp,sp,-32
81104990:	df000715 	stw	fp,28(sp)
81104994:	df000704 	addi	fp,sp,28
81104998:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
8110499c:	e0bffb17 	ldw	r2,-20(fp)
811049a0:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
811049a4:	e0bff917 	ldw	r2,-28(fp)
811049a8:	10800017 	ldw	r2,0(r2)
811049ac:	10800104 	addi	r2,r2,4
811049b0:	10800037 	ldwio	r2,0(r2)
811049b4:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
811049b8:	e0bffa17 	ldw	r2,-24(fp)
811049bc:	1081000c 	andi	r2,r2,1024
811049c0:	10000b26 	beq	r2,zero,811049f0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
811049c4:	e0bff917 	ldw	r2,-28(fp)
811049c8:	10800017 	ldw	r2,0(r2)
811049cc:	10800104 	addi	r2,r2,4
811049d0:	1007883a 	mov	r3,r2
811049d4:	e0bff917 	ldw	r2,-28(fp)
811049d8:	10800817 	ldw	r2,32(r2)
811049dc:	10810014 	ori	r2,r2,1024
811049e0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
811049e4:	e0bff917 	ldw	r2,-28(fp)
811049e8:	10000915 	stw	zero,36(r2)
811049ec:	00000a06 	br	81104a18 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
811049f0:	e0bff917 	ldw	r2,-28(fp)
811049f4:	10c00917 	ldw	r3,36(r2)
811049f8:	00a00034 	movhi	r2,32768
811049fc:	10bfff04 	addi	r2,r2,-4
81104a00:	10c00536 	bltu	r2,r3,81104a18 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
81104a04:	e0bff917 	ldw	r2,-28(fp)
81104a08:	10800917 	ldw	r2,36(r2)
81104a0c:	10c00044 	addi	r3,r2,1
81104a10:	e0bff917 	ldw	r2,-28(fp)
81104a14:	10c00915 	stw	r3,36(r2)
81104a18:	d0a01a17 	ldw	r2,-32664(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
81104a1c:	e037883a 	mov	sp,fp
81104a20:	df000017 	ldw	fp,0(sp)
81104a24:	dec00104 	addi	sp,sp,4
81104a28:	f800283a 	ret

81104a2c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
81104a2c:	defffd04 	addi	sp,sp,-12
81104a30:	df000215 	stw	fp,8(sp)
81104a34:	df000204 	addi	fp,sp,8
81104a38:	e13ffe15 	stw	r4,-8(fp)
81104a3c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81104a40:	00000506 	br	81104a58 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
81104a44:	e0bfff17 	ldw	r2,-4(fp)
81104a48:	1090000c 	andi	r2,r2,16384
81104a4c:	10000226 	beq	r2,zero,81104a58 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
81104a50:	00bffd44 	movi	r2,-11
81104a54:	00000b06 	br	81104a84 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
81104a58:	e0bffe17 	ldw	r2,-8(fp)
81104a5c:	10c00d17 	ldw	r3,52(r2)
81104a60:	e0bffe17 	ldw	r2,-8(fp)
81104a64:	10800c17 	ldw	r2,48(r2)
81104a68:	18800526 	beq	r3,r2,81104a80 <altera_avalon_jtag_uart_close+0x54>
81104a6c:	e0bffe17 	ldw	r2,-8(fp)
81104a70:	10c00917 	ldw	r3,36(r2)
81104a74:	e0bffe17 	ldw	r2,-8(fp)
81104a78:	10800117 	ldw	r2,4(r2)
81104a7c:	18bff136 	bltu	r3,r2,81104a44 <__reset+0xfb0e4a44>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
81104a80:	0005883a 	mov	r2,zero
}
81104a84:	e037883a 	mov	sp,fp
81104a88:	df000017 	ldw	fp,0(sp)
81104a8c:	dec00104 	addi	sp,sp,4
81104a90:	f800283a 	ret

81104a94 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
81104a94:	defffa04 	addi	sp,sp,-24
81104a98:	df000515 	stw	fp,20(sp)
81104a9c:	df000504 	addi	fp,sp,20
81104aa0:	e13ffd15 	stw	r4,-12(fp)
81104aa4:	e17ffe15 	stw	r5,-8(fp)
81104aa8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
81104aac:	00bff9c4 	movi	r2,-25
81104ab0:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
81104ab4:	e0bffe17 	ldw	r2,-8(fp)
81104ab8:	10da8060 	cmpeqi	r3,r2,27137
81104abc:	1800031e 	bne	r3,zero,81104acc <altera_avalon_jtag_uart_ioctl+0x38>
81104ac0:	109a80a0 	cmpeqi	r2,r2,27138
81104ac4:	1000181e 	bne	r2,zero,81104b28 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
81104ac8:	00002906 	br	81104b70 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
81104acc:	e0bffd17 	ldw	r2,-12(fp)
81104ad0:	10c00117 	ldw	r3,4(r2)
81104ad4:	00a00034 	movhi	r2,32768
81104ad8:	10bfffc4 	addi	r2,r2,-1
81104adc:	18802126 	beq	r3,r2,81104b64 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
81104ae0:	e0bfff17 	ldw	r2,-4(fp)
81104ae4:	10800017 	ldw	r2,0(r2)
81104ae8:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
81104aec:	e0bffc17 	ldw	r2,-16(fp)
81104af0:	10800090 	cmplti	r2,r2,2
81104af4:	1000061e 	bne	r2,zero,81104b10 <altera_avalon_jtag_uart_ioctl+0x7c>
81104af8:	e0fffc17 	ldw	r3,-16(fp)
81104afc:	00a00034 	movhi	r2,32768
81104b00:	10bfffc4 	addi	r2,r2,-1
81104b04:	18800226 	beq	r3,r2,81104b10 <altera_avalon_jtag_uart_ioctl+0x7c>
81104b08:	e0bffc17 	ldw	r2,-16(fp)
81104b0c:	00000206 	br	81104b18 <altera_avalon_jtag_uart_ioctl+0x84>
81104b10:	00a00034 	movhi	r2,32768
81104b14:	10bfff84 	addi	r2,r2,-2
81104b18:	e0fffd17 	ldw	r3,-12(fp)
81104b1c:	18800115 	stw	r2,4(r3)
      rc = 0;
81104b20:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81104b24:	00000f06 	br	81104b64 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
81104b28:	e0bffd17 	ldw	r2,-12(fp)
81104b2c:	10c00117 	ldw	r3,4(r2)
81104b30:	00a00034 	movhi	r2,32768
81104b34:	10bfffc4 	addi	r2,r2,-1
81104b38:	18800c26 	beq	r3,r2,81104b6c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
81104b3c:	e0bffd17 	ldw	r2,-12(fp)
81104b40:	10c00917 	ldw	r3,36(r2)
81104b44:	e0bffd17 	ldw	r2,-12(fp)
81104b48:	10800117 	ldw	r2,4(r2)
81104b4c:	1885803a 	cmpltu	r2,r3,r2
81104b50:	10c03fcc 	andi	r3,r2,255
81104b54:	e0bfff17 	ldw	r2,-4(fp)
81104b58:	10c00015 	stw	r3,0(r2)
      rc = 0;
81104b5c:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
81104b60:	00000206 	br	81104b6c <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
81104b64:	0001883a 	nop
81104b68:	00000106 	br	81104b70 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
81104b6c:	0001883a 	nop

  default:
    break;
  }

  return rc;
81104b70:	e0bffb17 	ldw	r2,-20(fp)
}
81104b74:	e037883a 	mov	sp,fp
81104b78:	df000017 	ldw	fp,0(sp)
81104b7c:	dec00104 	addi	sp,sp,4
81104b80:	f800283a 	ret

81104b84 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
81104b84:	defff304 	addi	sp,sp,-52
81104b88:	dfc00c15 	stw	ra,48(sp)
81104b8c:	df000b15 	stw	fp,44(sp)
81104b90:	df000b04 	addi	fp,sp,44
81104b94:	e13ffc15 	stw	r4,-16(fp)
81104b98:	e17ffd15 	stw	r5,-12(fp)
81104b9c:	e1bffe15 	stw	r6,-8(fp)
81104ba0:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
81104ba4:	e0bffd17 	ldw	r2,-12(fp)
81104ba8:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81104bac:	00004706 	br	81104ccc <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
81104bb0:	e0bffc17 	ldw	r2,-16(fp)
81104bb4:	10800a17 	ldw	r2,40(r2)
81104bb8:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
81104bbc:	e0bffc17 	ldw	r2,-16(fp)
81104bc0:	10800b17 	ldw	r2,44(r2)
81104bc4:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
81104bc8:	e0fff717 	ldw	r3,-36(fp)
81104bcc:	e0bff817 	ldw	r2,-32(fp)
81104bd0:	18800536 	bltu	r3,r2,81104be8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
81104bd4:	e0fff717 	ldw	r3,-36(fp)
81104bd8:	e0bff817 	ldw	r2,-32(fp)
81104bdc:	1885c83a 	sub	r2,r3,r2
81104be0:	e0bff615 	stw	r2,-40(fp)
81104be4:	00000406 	br	81104bf8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
81104be8:	00c20004 	movi	r3,2048
81104bec:	e0bff817 	ldw	r2,-32(fp)
81104bf0:	1885c83a 	sub	r2,r3,r2
81104bf4:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81104bf8:	e0bff617 	ldw	r2,-40(fp)
81104bfc:	10001e26 	beq	r2,zero,81104c78 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
81104c00:	e0fffe17 	ldw	r3,-8(fp)
81104c04:	e0bff617 	ldw	r2,-40(fp)
81104c08:	1880022e 	bgeu	r3,r2,81104c14 <altera_avalon_jtag_uart_read+0x90>
        n = space;
81104c0c:	e0bffe17 	ldw	r2,-8(fp)
81104c10:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
81104c14:	e0bffc17 	ldw	r2,-16(fp)
81104c18:	10c00e04 	addi	r3,r2,56
81104c1c:	e0bff817 	ldw	r2,-32(fp)
81104c20:	1885883a 	add	r2,r3,r2
81104c24:	e1bff617 	ldw	r6,-40(fp)
81104c28:	100b883a 	mov	r5,r2
81104c2c:	e13ff517 	ldw	r4,-44(fp)
81104c30:	11022540 	call	81102254 <memcpy>
      ptr   += n;
81104c34:	e0fff517 	ldw	r3,-44(fp)
81104c38:	e0bff617 	ldw	r2,-40(fp)
81104c3c:	1885883a 	add	r2,r3,r2
81104c40:	e0bff515 	stw	r2,-44(fp)
      space -= n;
81104c44:	e0fffe17 	ldw	r3,-8(fp)
81104c48:	e0bff617 	ldw	r2,-40(fp)
81104c4c:	1885c83a 	sub	r2,r3,r2
81104c50:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81104c54:	e0fff817 	ldw	r3,-32(fp)
81104c58:	e0bff617 	ldw	r2,-40(fp)
81104c5c:	1885883a 	add	r2,r3,r2
81104c60:	10c1ffcc 	andi	r3,r2,2047
81104c64:	e0bffc17 	ldw	r2,-16(fp)
81104c68:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
81104c6c:	e0bffe17 	ldw	r2,-8(fp)
81104c70:	00bfcf16 	blt	zero,r2,81104bb0 <__reset+0xfb0e4bb0>
81104c74:	00000106 	br	81104c7c <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
81104c78:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
81104c7c:	e0fff517 	ldw	r3,-44(fp)
81104c80:	e0bffd17 	ldw	r2,-12(fp)
81104c84:	1880141e 	bne	r3,r2,81104cd8 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
81104c88:	e0bfff17 	ldw	r2,-4(fp)
81104c8c:	1090000c 	andi	r2,r2,16384
81104c90:	1000131e 	bne	r2,zero,81104ce0 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
81104c94:	0001883a 	nop
81104c98:	e0bffc17 	ldw	r2,-16(fp)
81104c9c:	10c00a17 	ldw	r3,40(r2)
81104ca0:	e0bff717 	ldw	r2,-36(fp)
81104ca4:	1880051e 	bne	r3,r2,81104cbc <altera_avalon_jtag_uart_read+0x138>
81104ca8:	e0bffc17 	ldw	r2,-16(fp)
81104cac:	10c00917 	ldw	r3,36(r2)
81104cb0:	e0bffc17 	ldw	r2,-16(fp)
81104cb4:	10800117 	ldw	r2,4(r2)
81104cb8:	18bff736 	bltu	r3,r2,81104c98 <__reset+0xfb0e4c98>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
81104cbc:	e0bffc17 	ldw	r2,-16(fp)
81104cc0:	10c00a17 	ldw	r3,40(r2)
81104cc4:	e0bff717 	ldw	r2,-36(fp)
81104cc8:	18800726 	beq	r3,r2,81104ce8 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
81104ccc:	e0bffe17 	ldw	r2,-8(fp)
81104cd0:	00bfb716 	blt	zero,r2,81104bb0 <__reset+0xfb0e4bb0>
81104cd4:	00000506 	br	81104cec <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
81104cd8:	0001883a 	nop
81104cdc:	00000306 	br	81104cec <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
81104ce0:	0001883a 	nop
81104ce4:	00000106 	br	81104cec <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
81104ce8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
81104cec:	e0fff517 	ldw	r3,-44(fp)
81104cf0:	e0bffd17 	ldw	r2,-12(fp)
81104cf4:	18801826 	beq	r3,r2,81104d58 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81104cf8:	0005303a 	rdctl	r2,status
81104cfc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81104d00:	e0fffb17 	ldw	r3,-20(fp)
81104d04:	00bfff84 	movi	r2,-2
81104d08:	1884703a 	and	r2,r3,r2
81104d0c:	1001703a 	wrctl	status,r2
  
  return context;
81104d10:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
81104d14:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
81104d18:	e0bffc17 	ldw	r2,-16(fp)
81104d1c:	10800817 	ldw	r2,32(r2)
81104d20:	10c00054 	ori	r3,r2,1
81104d24:	e0bffc17 	ldw	r2,-16(fp)
81104d28:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81104d2c:	e0bffc17 	ldw	r2,-16(fp)
81104d30:	10800017 	ldw	r2,0(r2)
81104d34:	10800104 	addi	r2,r2,4
81104d38:	1007883a 	mov	r3,r2
81104d3c:	e0bffc17 	ldw	r2,-16(fp)
81104d40:	10800817 	ldw	r2,32(r2)
81104d44:	18800035 	stwio	r2,0(r3)
81104d48:	e0bffa17 	ldw	r2,-24(fp)
81104d4c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81104d50:	e0bff917 	ldw	r2,-28(fp)
81104d54:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
81104d58:	e0fff517 	ldw	r3,-44(fp)
81104d5c:	e0bffd17 	ldw	r2,-12(fp)
81104d60:	18800426 	beq	r3,r2,81104d74 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
81104d64:	e0fff517 	ldw	r3,-44(fp)
81104d68:	e0bffd17 	ldw	r2,-12(fp)
81104d6c:	1885c83a 	sub	r2,r3,r2
81104d70:	00000606 	br	81104d8c <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
81104d74:	e0bfff17 	ldw	r2,-4(fp)
81104d78:	1090000c 	andi	r2,r2,16384
81104d7c:	10000226 	beq	r2,zero,81104d88 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
81104d80:	00bffd44 	movi	r2,-11
81104d84:	00000106 	br	81104d8c <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
81104d88:	00bffec4 	movi	r2,-5
}
81104d8c:	e037883a 	mov	sp,fp
81104d90:	dfc00117 	ldw	ra,4(sp)
81104d94:	df000017 	ldw	fp,0(sp)
81104d98:	dec00204 	addi	sp,sp,8
81104d9c:	f800283a 	ret

81104da0 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
81104da0:	defff304 	addi	sp,sp,-52
81104da4:	dfc00c15 	stw	ra,48(sp)
81104da8:	df000b15 	stw	fp,44(sp)
81104dac:	df000b04 	addi	fp,sp,44
81104db0:	e13ffc15 	stw	r4,-16(fp)
81104db4:	e17ffd15 	stw	r5,-12(fp)
81104db8:	e1bffe15 	stw	r6,-8(fp)
81104dbc:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
81104dc0:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
81104dc4:	e0bffd17 	ldw	r2,-12(fp)
81104dc8:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81104dcc:	00003706 	br	81104eac <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
81104dd0:	e0bffc17 	ldw	r2,-16(fp)
81104dd4:	10800c17 	ldw	r2,48(r2)
81104dd8:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
81104ddc:	e0bffc17 	ldw	r2,-16(fp)
81104de0:	10800d17 	ldw	r2,52(r2)
81104de4:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
81104de8:	e0fff917 	ldw	r3,-28(fp)
81104dec:	e0bff517 	ldw	r2,-44(fp)
81104df0:	1880062e 	bgeu	r3,r2,81104e0c <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
81104df4:	e0fff517 	ldw	r3,-44(fp)
81104df8:	e0bff917 	ldw	r2,-28(fp)
81104dfc:	1885c83a 	sub	r2,r3,r2
81104e00:	10bfffc4 	addi	r2,r2,-1
81104e04:	e0bff615 	stw	r2,-40(fp)
81104e08:	00000b06 	br	81104e38 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
81104e0c:	e0bff517 	ldw	r2,-44(fp)
81104e10:	10000526 	beq	r2,zero,81104e28 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
81104e14:	00c20004 	movi	r3,2048
81104e18:	e0bff917 	ldw	r2,-28(fp)
81104e1c:	1885c83a 	sub	r2,r3,r2
81104e20:	e0bff615 	stw	r2,-40(fp)
81104e24:	00000406 	br	81104e38 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
81104e28:	00c1ffc4 	movi	r3,2047
81104e2c:	e0bff917 	ldw	r2,-28(fp)
81104e30:	1885c83a 	sub	r2,r3,r2
81104e34:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
81104e38:	e0bff617 	ldw	r2,-40(fp)
81104e3c:	10001e26 	beq	r2,zero,81104eb8 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
81104e40:	e0fffe17 	ldw	r3,-8(fp)
81104e44:	e0bff617 	ldw	r2,-40(fp)
81104e48:	1880022e 	bgeu	r3,r2,81104e54 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
81104e4c:	e0bffe17 	ldw	r2,-8(fp)
81104e50:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
81104e54:	e0bffc17 	ldw	r2,-16(fp)
81104e58:	10c20e04 	addi	r3,r2,2104
81104e5c:	e0bff917 	ldw	r2,-28(fp)
81104e60:	1885883a 	add	r2,r3,r2
81104e64:	e1bff617 	ldw	r6,-40(fp)
81104e68:	e17ffd17 	ldw	r5,-12(fp)
81104e6c:	1009883a 	mov	r4,r2
81104e70:	11022540 	call	81102254 <memcpy>
      ptr   += n;
81104e74:	e0fffd17 	ldw	r3,-12(fp)
81104e78:	e0bff617 	ldw	r2,-40(fp)
81104e7c:	1885883a 	add	r2,r3,r2
81104e80:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
81104e84:	e0fffe17 	ldw	r3,-8(fp)
81104e88:	e0bff617 	ldw	r2,-40(fp)
81104e8c:	1885c83a 	sub	r2,r3,r2
81104e90:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
81104e94:	e0fff917 	ldw	r3,-28(fp)
81104e98:	e0bff617 	ldw	r2,-40(fp)
81104e9c:	1885883a 	add	r2,r3,r2
81104ea0:	10c1ffcc 	andi	r3,r2,2047
81104ea4:	e0bffc17 	ldw	r2,-16(fp)
81104ea8:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
81104eac:	e0bffe17 	ldw	r2,-8(fp)
81104eb0:	00bfc716 	blt	zero,r2,81104dd0 <__reset+0xfb0e4dd0>
81104eb4:	00000106 	br	81104ebc <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
81104eb8:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81104ebc:	0005303a 	rdctl	r2,status
81104ec0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81104ec4:	e0fffb17 	ldw	r3,-20(fp)
81104ec8:	00bfff84 	movi	r2,-2
81104ecc:	1884703a 	and	r2,r3,r2
81104ed0:	1001703a 	wrctl	status,r2
  
  return context;
81104ed4:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
81104ed8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
81104edc:	e0bffc17 	ldw	r2,-16(fp)
81104ee0:	10800817 	ldw	r2,32(r2)
81104ee4:	10c00094 	ori	r3,r2,2
81104ee8:	e0bffc17 	ldw	r2,-16(fp)
81104eec:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
81104ef0:	e0bffc17 	ldw	r2,-16(fp)
81104ef4:	10800017 	ldw	r2,0(r2)
81104ef8:	10800104 	addi	r2,r2,4
81104efc:	1007883a 	mov	r3,r2
81104f00:	e0bffc17 	ldw	r2,-16(fp)
81104f04:	10800817 	ldw	r2,32(r2)
81104f08:	18800035 	stwio	r2,0(r3)
81104f0c:	e0bffa17 	ldw	r2,-24(fp)
81104f10:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81104f14:	e0bff817 	ldw	r2,-32(fp)
81104f18:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
81104f1c:	e0bffe17 	ldw	r2,-8(fp)
81104f20:	0080100e 	bge	zero,r2,81104f64 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
81104f24:	e0bfff17 	ldw	r2,-4(fp)
81104f28:	1090000c 	andi	r2,r2,16384
81104f2c:	1000101e 	bne	r2,zero,81104f70 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
81104f30:	0001883a 	nop
81104f34:	e0bffc17 	ldw	r2,-16(fp)
81104f38:	10c00d17 	ldw	r3,52(r2)
81104f3c:	e0bff517 	ldw	r2,-44(fp)
81104f40:	1880051e 	bne	r3,r2,81104f58 <altera_avalon_jtag_uart_write+0x1b8>
81104f44:	e0bffc17 	ldw	r2,-16(fp)
81104f48:	10c00917 	ldw	r3,36(r2)
81104f4c:	e0bffc17 	ldw	r2,-16(fp)
81104f50:	10800117 	ldw	r2,4(r2)
81104f54:	18bff736 	bltu	r3,r2,81104f34 <__reset+0xfb0e4f34>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
81104f58:	e0bffc17 	ldw	r2,-16(fp)
81104f5c:	10800917 	ldw	r2,36(r2)
81104f60:	1000051e 	bne	r2,zero,81104f78 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
81104f64:	e0bffe17 	ldw	r2,-8(fp)
81104f68:	00bfd016 	blt	zero,r2,81104eac <__reset+0xfb0e4eac>
81104f6c:	00000306 	br	81104f7c <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
81104f70:	0001883a 	nop
81104f74:	00000106 	br	81104f7c <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
81104f78:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
81104f7c:	e0fffd17 	ldw	r3,-12(fp)
81104f80:	e0bff717 	ldw	r2,-36(fp)
81104f84:	18800426 	beq	r3,r2,81104f98 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
81104f88:	e0fffd17 	ldw	r3,-12(fp)
81104f8c:	e0bff717 	ldw	r2,-36(fp)
81104f90:	1885c83a 	sub	r2,r3,r2
81104f94:	00000606 	br	81104fb0 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
81104f98:	e0bfff17 	ldw	r2,-4(fp)
81104f9c:	1090000c 	andi	r2,r2,16384
81104fa0:	10000226 	beq	r2,zero,81104fac <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
81104fa4:	00bffd44 	movi	r2,-11
81104fa8:	00000106 	br	81104fb0 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
81104fac:	00bffec4 	movi	r2,-5
}
81104fb0:	e037883a 	mov	sp,fp
81104fb4:	dfc00117 	ldw	ra,4(sp)
81104fb8:	df000017 	ldw	fp,0(sp)
81104fbc:	dec00204 	addi	sp,sp,8
81104fc0:	f800283a 	ret

81104fc4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81104fc4:	defffe04 	addi	sp,sp,-8
81104fc8:	dfc00115 	stw	ra,4(sp)
81104fcc:	df000015 	stw	fp,0(sp)
81104fd0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81104fd4:	d0a00917 	ldw	r2,-32732(gp)
81104fd8:	10000326 	beq	r2,zero,81104fe8 <alt_get_errno+0x24>
81104fdc:	d0a00917 	ldw	r2,-32732(gp)
81104fe0:	103ee83a 	callr	r2
81104fe4:	00000106 	br	81104fec <alt_get_errno+0x28>
81104fe8:	d0a01504 	addi	r2,gp,-32684
}
81104fec:	e037883a 	mov	sp,fp
81104ff0:	dfc00117 	ldw	ra,4(sp)
81104ff4:	df000017 	ldw	fp,0(sp)
81104ff8:	dec00204 	addi	sp,sp,8
81104ffc:	f800283a 	ret

81105000 <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
81105000:	defffc04 	addi	sp,sp,-16
81105004:	df000315 	stw	fp,12(sp)
81105008:	df000304 	addi	fp,sp,12
8110500c:	e13ffe15 	stw	r4,-8(fp)
81105010:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81105014:	e0bffe17 	ldw	r2,-8(fp)
81105018:	10800317 	ldw	r2,12(r2)
8110501c:	10800037 	ldwio	r2,0(r2)
81105020:	1080040c 	andi	r2,r2,16
81105024:	10000226 	beq	r2,zero,81105030 <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
81105028:	00bffc04 	movi	r2,-16
8110502c:	00003906 	br	81105114 <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81105030:	e0bffe17 	ldw	r2,-8(fp)
81105034:	10800317 	ldw	r2,12(r2)
81105038:	10800404 	addi	r2,r2,16
8110503c:	e0fffe17 	ldw	r3,-8(fp)
81105040:	18c00317 	ldw	r3,12(r3)
81105044:	18c00404 	addi	r3,r3,16
81105048:	19000037 	ldwio	r4,0(r3)
8110504c:	00fff7c4 	movi	r3,-33
81105050:	20c6703a 	and	r3,r4,r3
81105054:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81105058:	e0bffe17 	ldw	r2,-8(fp)
8110505c:	10800317 	ldw	r2,12(r2)
81105060:	00c03fc4 	movi	r3,255
81105064:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
81105068:	e0bffe17 	ldw	r2,-8(fp)
8110506c:	10800317 	ldw	r2,12(r2)
81105070:	10800804 	addi	r2,r2,32
81105074:	e0ffff17 	ldw	r3,-4(fp)
81105078:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
8110507c:	e0bffe17 	ldw	r2,-8(fp)
81105080:	10800917 	ldw	r2,36(r2)
81105084:	10001126 	beq	r2,zero,811050cc <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81105088:	e0bffe17 	ldw	r2,-8(fp)
8110508c:	10800317 	ldw	r2,12(r2)
81105090:	10800404 	addi	r2,r2,16
81105094:	10800037 	ldwio	r2,0(r2)
81105098:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
8110509c:	e0bffe17 	ldw	r2,-8(fp)
811050a0:	10c00b17 	ldw	r3,44(r2)
811050a4:	e0bffd17 	ldw	r2,-12(fp)
811050a8:	1884b03a 	or	r2,r3,r2
811050ac:	10801814 	ori	r2,r2,96
811050b0:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811050b4:	e0bffe17 	ldw	r2,-8(fp)
811050b8:	10800317 	ldw	r2,12(r2)
811050bc:	10800404 	addi	r2,r2,16
811050c0:	e0fffd17 	ldw	r3,-12(fp)
811050c4:	10c00035 	stwio	r3,0(r2)
811050c8:	00001106 	br	81105110 <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811050cc:	e0bffe17 	ldw	r2,-8(fp)
811050d0:	10800317 	ldw	r2,12(r2)
811050d4:	10800404 	addi	r2,r2,16
811050d8:	10800037 	ldwio	r2,0(r2)
811050dc:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
811050e0:	e0bffd17 	ldw	r2,-12(fp)
811050e4:	10801814 	ori	r2,r2,96
811050e8:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
811050ec:	e0fffd17 	ldw	r3,-12(fp)
811050f0:	00bffbc4 	movi	r2,-17
811050f4:	1884703a 	and	r2,r3,r2
811050f8:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811050fc:	e0bffe17 	ldw	r2,-8(fp)
81105100:	10800317 	ldw	r2,12(r2)
81105104:	10800404 	addi	r2,r2,16
81105108:	e0fffd17 	ldw	r3,-12(fp)
8110510c:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
81105110:	0005883a 	mov	r2,zero
}
81105114:	e037883a 	mov	sp,fp
81105118:	df000017 	ldw	fp,0(sp)
8110511c:	dec00104 	addi	sp,sp,4
81105120:	f800283a 	ret

81105124 <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
81105124:	defffc04 	addi	sp,sp,-16
81105128:	df000315 	stw	fp,12(sp)
8110512c:	df000304 	addi	fp,sp,12
81105130:	e13ffe15 	stw	r4,-8(fp)
81105134:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
81105138:	0001883a 	nop
8110513c:	e0bffe17 	ldw	r2,-8(fp)
81105140:	10800317 	ldw	r2,12(r2)
81105144:	10800037 	ldwio	r2,0(r2)
81105148:	1080040c 	andi	r2,r2,16
8110514c:	103ffb1e 	bne	r2,zero,8110513c <__reset+0xfb0e513c>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81105150:	e0bffe17 	ldw	r2,-8(fp)
81105154:	10800317 	ldw	r2,12(r2)
81105158:	10800404 	addi	r2,r2,16
8110515c:	e0fffe17 	ldw	r3,-8(fp)
81105160:	18c00317 	ldw	r3,12(r3)
81105164:	18c00404 	addi	r3,r3,16
81105168:	19000037 	ldwio	r4,0(r3)
8110516c:	00fff7c4 	movi	r3,-33
81105170:	20c6703a 	and	r3,r4,r3
81105174:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81105178:	e0bffe17 	ldw	r2,-8(fp)
8110517c:	10800317 	ldw	r2,12(r2)
81105180:	00c03fc4 	movi	r3,255
81105184:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
81105188:	e0bffe17 	ldw	r2,-8(fp)
8110518c:	10800317 	ldw	r2,12(r2)
81105190:	10800804 	addi	r2,r2,32
81105194:	e0ffff17 	ldw	r3,-4(fp)
81105198:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
8110519c:	e0bffe17 	ldw	r2,-8(fp)
811051a0:	10800317 	ldw	r2,12(r2)
811051a4:	10800404 	addi	r2,r2,16
811051a8:	e0fffe17 	ldw	r3,-8(fp)
811051ac:	18c00317 	ldw	r3,12(r3)
811051b0:	18c00404 	addi	r3,r3,16
811051b4:	18c00037 	ldwio	r3,0(r3)
811051b8:	18c01814 	ori	r3,r3,96
811051bc:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
811051c0:	0001883a 	nop
811051c4:	e0bffe17 	ldw	r2,-8(fp)
811051c8:	10800317 	ldw	r2,12(r2)
811051cc:	10800037 	ldwio	r2,0(r2)
811051d0:	1080040c 	andi	r2,r2,16
811051d4:	103ffb1e 	bne	r2,zero,811051c4 <__reset+0xfb0e51c4>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
811051d8:	e0bffe17 	ldw	r2,-8(fp)
811051dc:	10800317 	ldw	r2,12(r2)
811051e0:	10800404 	addi	r2,r2,16
811051e4:	e0fffe17 	ldw	r3,-8(fp)
811051e8:	18c00317 	ldw	r3,12(r3)
811051ec:	18c00404 	addi	r3,r3,16
811051f0:	19000037 	ldwio	r4,0(r3)
811051f4:	00fff7c4 	movi	r3,-33
811051f8:	20c6703a 	and	r3,r4,r3
811051fc:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
81105200:	e0bffe17 	ldw	r2,-8(fp)
81105204:	10800317 	ldw	r2,12(r2)
81105208:	10800037 	ldwio	r2,0(r2)
8110520c:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81105210:	e0bffe17 	ldw	r2,-8(fp)
81105214:	10800317 	ldw	r2,12(r2)
81105218:	00c03fc4 	movi	r3,255
8110521c:	10c00035 	stwio	r3,0(r2)

  return status;
81105220:	e0bffd03 	ldbu	r2,-12(fp)
}
81105224:	e037883a 	mov	sp,fp
81105228:	df000017 	ldw	fp,0(sp)
8110522c:	dec00104 	addi	sp,sp,4
81105230:	f800283a 	ret

81105234 <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
81105234:	defff404 	addi	sp,sp,-48
81105238:	dfc00b15 	stw	ra,44(sp)
8110523c:	df000a15 	stw	fp,40(sp)
81105240:	df000a04 	addi	fp,sp,40
81105244:	e13ffb15 	stw	r4,-20(fp)
81105248:	e17ffc15 	stw	r5,-16(fp)
8110524c:	e1bffd15 	stw	r6,-12(fp)
81105250:	e1fffe15 	stw	r7,-8(fp)
81105254:	e0800217 	ldw	r2,8(fp)
81105258:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
8110525c:	e0bfff0b 	ldhu	r2,-4(fp)
81105260:	d8000415 	stw	zero,16(sp)
81105264:	d8000315 	stw	zero,12(sp)
81105268:	e0c00417 	ldw	r3,16(fp)
8110526c:	d8c00215 	stw	r3,8(sp)
81105270:	e0c00317 	ldw	r3,12(fp)
81105274:	d8c00115 	stw	r3,4(sp)
81105278:	d8800015 	stw	r2,0(sp)
8110527c:	e1fffe17 	ldw	r7,-8(fp)
81105280:	e1bffd17 	ldw	r6,-12(fp)
81105284:	e17ffc17 	ldw	r5,-16(fp)
81105288:	e13ffb17 	ldw	r4,-20(fp)
8110528c:	11052a80 	call	811052a8 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
81105290:	0001883a 	nop
81105294:	e037883a 	mov	sp,fp
81105298:	dfc00117 	ldw	ra,4(sp)
8110529c:	df000017 	ldw	fp,0(sp)
811052a0:	dec00204 	addi	sp,sp,8
811052a4:	f800283a 	ret

811052a8 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
811052a8:	defff204 	addi	sp,sp,-56
811052ac:	dfc00d15 	stw	ra,52(sp)
811052b0:	df000c15 	stw	fp,48(sp)
811052b4:	df000c04 	addi	fp,sp,48
811052b8:	e13ffb15 	stw	r4,-20(fp)
811052bc:	e17ffc15 	stw	r5,-16(fp)
811052c0:	e1bffd15 	stw	r6,-12(fp)
811052c4:	e1fffe15 	stw	r7,-8(fp)
811052c8:	e0800217 	ldw	r2,8(fp)
811052cc:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
811052d0:	e0bfff0b 	ldhu	r2,-4(fp)
811052d4:	d8000615 	stw	zero,24(sp)
811052d8:	e0c00617 	ldw	r3,24(fp)
811052dc:	d8c00515 	stw	r3,20(sp)
811052e0:	e0c00517 	ldw	r3,20(fp)
811052e4:	d8c00415 	stw	r3,16(sp)
811052e8:	e0c00417 	ldw	r3,16(fp)
811052ec:	d8c00315 	stw	r3,12(sp)
811052f0:	e0c00317 	ldw	r3,12(fp)
811052f4:	d8c00215 	stw	r3,8(sp)
811052f8:	d8000115 	stw	zero,4(sp)
811052fc:	d8800015 	stw	r2,0(sp)
81105300:	e1fffe17 	ldw	r7,-8(fp)
81105304:	e1bffd17 	ldw	r6,-12(fp)
81105308:	e17ffc17 	ldw	r5,-16(fp)
8110530c:	e13ffb17 	ldw	r4,-20(fp)
81105310:	110583c0 	call	8110583c <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
81105314:	0001883a 	nop
81105318:	e037883a 	mov	sp,fp
8110531c:	dfc00117 	ldw	ra,4(sp)
81105320:	df000017 	ldw	fp,0(sp)
81105324:	dec00204 	addi	sp,sp,8
81105328:	f800283a 	ret

8110532c <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
8110532c:	defff804 	addi	sp,sp,-32
81105330:	dfc00715 	stw	ra,28(sp)
81105334:	df000615 	stw	fp,24(sp)
81105338:	df000604 	addi	fp,sp,24
8110533c:	e13ffc15 	stw	r4,-16(fp)
81105340:	e17ffd15 	stw	r5,-12(fp)
81105344:	e1bffe15 	stw	r6,-8(fp)
81105348:	3805883a 	mov	r2,r7
8110534c:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
81105350:	e0ffff0b 	ldhu	r3,-4(fp)
81105354:	d8000115 	stw	zero,4(sp)
81105358:	e0800217 	ldw	r2,8(fp)
8110535c:	d8800015 	stw	r2,0(sp)
81105360:	180f883a 	mov	r7,r3
81105364:	e1bffe17 	ldw	r6,-8(fp)
81105368:	e17ffd17 	ldw	r5,-12(fp)
8110536c:	e13ffc17 	ldw	r4,-16(fp)
81105370:	110538c0 	call	8110538c <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
81105374:	0001883a 	nop
81105378:	e037883a 	mov	sp,fp
8110537c:	dfc00117 	ldw	ra,4(sp)
81105380:	df000017 	ldw	fp,0(sp)
81105384:	dec00204 	addi	sp,sp,8
81105388:	f800283a 	ret

8110538c <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
8110538c:	defff304 	addi	sp,sp,-52
81105390:	dfc00c15 	stw	ra,48(sp)
81105394:	df000b15 	stw	fp,44(sp)
81105398:	df000b04 	addi	fp,sp,44
8110539c:	e13ffc15 	stw	r4,-16(fp)
811053a0:	e17ffd15 	stw	r5,-12(fp)
811053a4:	e1bffe15 	stw	r6,-8(fp)
811053a8:	3805883a 	mov	r2,r7
811053ac:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
811053b0:	e0bfff0b 	ldhu	r2,-4(fp)
811053b4:	d8000615 	stw	zero,24(sp)
811053b8:	e0c00317 	ldw	r3,12(fp)
811053bc:	d8c00515 	stw	r3,20(sp)
811053c0:	d8000415 	stw	zero,16(sp)
811053c4:	e0c00217 	ldw	r3,8(fp)
811053c8:	d8c00315 	stw	r3,12(sp)
811053cc:	d8000215 	stw	zero,8(sp)
811053d0:	d8000115 	stw	zero,4(sp)
811053d4:	d8800015 	stw	r2,0(sp)
811053d8:	e1fffe17 	ldw	r7,-8(fp)
811053dc:	000d883a 	mov	r6,zero
811053e0:	e17ffd17 	ldw	r5,-12(fp)
811053e4:	e13ffc17 	ldw	r4,-16(fp)
811053e8:	110583c0 	call	8110583c <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
811053ec:	0001883a 	nop
811053f0:	e037883a 	mov	sp,fp
811053f4:	dfc00117 	ldw	ra,4(sp)
811053f8:	df000017 	ldw	fp,0(sp)
811053fc:	dec00204 	addi	sp,sp,8
81105400:	f800283a 	ret

81105404 <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
81105404:	defff404 	addi	sp,sp,-48
81105408:	dfc00b15 	stw	ra,44(sp)
8110540c:	df000a15 	stw	fp,40(sp)
81105410:	df000a04 	addi	fp,sp,40
81105414:	e13ffb15 	stw	r4,-20(fp)
81105418:	e17ffc15 	stw	r5,-16(fp)
8110541c:	e1bffd15 	stw	r6,-12(fp)
81105420:	3807883a 	mov	r3,r7
81105424:	e0800517 	ldw	r2,20(fp)
81105428:	e0fffe0d 	sth	r3,-8(fp)
8110542c:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
81105430:	e0fffe0b 	ldhu	r3,-8(fp)
81105434:	e0bfff03 	ldbu	r2,-4(fp)
81105438:	d8800415 	stw	r2,16(sp)
8110543c:	d8000315 	stw	zero,12(sp)
81105440:	e0800417 	ldw	r2,16(fp)
81105444:	d8800215 	stw	r2,8(sp)
81105448:	e0800317 	ldw	r2,12(fp)
8110544c:	d8800115 	stw	r2,4(sp)
81105450:	e0800217 	ldw	r2,8(fp)
81105454:	d8800015 	stw	r2,0(sp)
81105458:	180f883a 	mov	r7,r3
8110545c:	e1bffd17 	ldw	r6,-12(fp)
81105460:	e17ffc17 	ldw	r5,-16(fp)
81105464:	e13ffb17 	ldw	r4,-20(fp)
81105468:	11054840 	call	81105484 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
8110546c:	0001883a 	nop
81105470:	e037883a 	mov	sp,fp
81105474:	dfc00117 	ldw	ra,4(sp)
81105478:	df000017 	ldw	fp,0(sp)
8110547c:	dec00204 	addi	sp,sp,8
81105480:	f800283a 	ret

81105484 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
81105484:	defff204 	addi	sp,sp,-56
81105488:	dfc00d15 	stw	ra,52(sp)
8110548c:	df000c15 	stw	fp,48(sp)
81105490:	df000c04 	addi	fp,sp,48
81105494:	e13ffb15 	stw	r4,-20(fp)
81105498:	e17ffc15 	stw	r5,-16(fp)
8110549c:	e1bffd15 	stw	r6,-12(fp)
811054a0:	3807883a 	mov	r3,r7
811054a4:	e0800617 	ldw	r2,24(fp)
811054a8:	e0fffe0d 	sth	r3,-8(fp)
811054ac:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
811054b0:	e0bffe0b 	ldhu	r2,-8(fp)
811054b4:	e0ffff03 	ldbu	r3,-4(fp)
811054b8:	d8c00615 	stw	r3,24(sp)
811054bc:	d8000515 	stw	zero,20(sp)
811054c0:	e0c00517 	ldw	r3,20(fp)
811054c4:	d8c00415 	stw	r3,16(sp)
811054c8:	e0c00317 	ldw	r3,12(fp)
811054cc:	d8c00315 	stw	r3,12(sp)
811054d0:	e0c00217 	ldw	r3,8(fp)
811054d4:	d8c00215 	stw	r3,8(sp)
811054d8:	e0c00417 	ldw	r3,16(fp)
811054dc:	d8c00115 	stw	r3,4(sp)
811054e0:	d8800015 	stw	r2,0(sp)
811054e4:	000f883a 	mov	r7,zero
811054e8:	e1bffd17 	ldw	r6,-12(fp)
811054ec:	e17ffc17 	ldw	r5,-16(fp)
811054f0:	e13ffb17 	ldw	r4,-20(fp)
811054f4:	110583c0 	call	8110583c <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
811054f8:	0001883a 	nop
811054fc:	e037883a 	mov	sp,fp
81105500:	dfc00117 	ldw	ra,4(sp)
81105504:	df000017 	ldw	fp,0(sp)
81105508:	dec00204 	addi	sp,sp,8
8110550c:	f800283a 	ret

81105510 <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
81105510:	defffb04 	addi	sp,sp,-20
81105514:	df000415 	stw	fp,16(sp)
81105518:	df000404 	addi	fp,sp,16
8110551c:	e13ffc15 	stw	r4,-16(fp)
81105520:	e17ffd15 	stw	r5,-12(fp)
81105524:	e1bffe15 	stw	r6,-8(fp)
81105528:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
8110552c:	e0bffc17 	ldw	r2,-16(fp)
81105530:	e0fffd17 	ldw	r3,-12(fp)
81105534:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
81105538:	e0bffc17 	ldw	r2,-16(fp)
8110553c:	e0ffff17 	ldw	r3,-4(fp)
81105540:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
81105544:	e0bffc17 	ldw	r2,-16(fp)
81105548:	e0fffe17 	ldw	r3,-8(fp)
8110554c:	10c00b15 	stw	r3,44(r2)
}
81105550:	0001883a 	nop
81105554:	e037883a 	mov	sp,fp
81105558:	df000017 	ldw	fp,0(sp)
8110555c:	dec00104 	addi	sp,sp,4
81105560:	f800283a 	ret

81105564 <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
81105564:	defffd04 	addi	sp,sp,-12
81105568:	df000215 	stw	fp,8(sp)
8110556c:	df000204 	addi	fp,sp,8
81105570:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81105574:	e0bfff17 	ldw	r2,-4(fp)
81105578:	10800317 	ldw	r2,12(r2)
8110557c:	10800404 	addi	r2,r2,16
81105580:	10800037 	ldwio	r2,0(r2)
81105584:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
81105588:	e0bffe17 	ldw	r2,-8(fp)
8110558c:	10800814 	ori	r2,r2,32
81105590:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81105594:	e0bfff17 	ldw	r2,-4(fp)
81105598:	10800317 	ldw	r2,12(r2)
8110559c:	10800404 	addi	r2,r2,16
811055a0:	e0fffe17 	ldw	r3,-8(fp)
811055a4:	10c00035 	stwio	r3,0(r2)
}
811055a8:	0001883a 	nop
811055ac:	e037883a 	mov	sp,fp
811055b0:	df000017 	ldw	fp,0(sp)
811055b4:	dec00104 	addi	sp,sp,4
811055b8:	f800283a 	ret

811055bc <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
811055bc:	defffd04 	addi	sp,sp,-12
811055c0:	df000215 	stw	fp,8(sp)
811055c4:	df000204 	addi	fp,sp,8
811055c8:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811055cc:	e0bfff17 	ldw	r2,-4(fp)
811055d0:	10800317 	ldw	r2,12(r2)
811055d4:	10800404 	addi	r2,r2,16
811055d8:	10800037 	ldwio	r2,0(r2)
811055dc:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
811055e0:	e0fffe17 	ldw	r3,-8(fp)
811055e4:	00bff7c4 	movi	r2,-33
811055e8:	1884703a 	and	r2,r3,r2
811055ec:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811055f0:	e0bfff17 	ldw	r2,-4(fp)
811055f4:	10800317 	ldw	r2,12(r2)
811055f8:	10800404 	addi	r2,r2,16
811055fc:	e0fffe17 	ldw	r3,-8(fp)
81105600:	10c00035 	stwio	r3,0(r2)
}
81105604:	0001883a 	nop
81105608:	e037883a 	mov	sp,fp
8110560c:	df000017 	ldw	fp,0(sp)
81105610:	dec00104 	addi	sp,sp,4
81105614:	f800283a 	ret

81105618 <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
81105618:	defffe04 	addi	sp,sp,-8
8110561c:	df000115 	stw	fp,4(sp)
81105620:	df000104 	addi	fp,sp,4
81105624:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
81105628:	e0bfff17 	ldw	r2,-4(fp)
8110562c:	10800784 	addi	r2,r2,30
81105630:	10800023 	ldbuio	r2,0(r2)
81105634:	10803fcc 	andi	r2,r2,255
81105638:	10801fcc 	andi	r2,r2,127
8110563c:	10000226 	beq	r2,zero,81105648 <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
81105640:	00bffec4 	movi	r2,-5
81105644:	00000906 	br	8110566c <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
81105648:	e0bfff17 	ldw	r2,-4(fp)
8110564c:	108007c4 	addi	r2,r2,31
81105650:	10800023 	ldbuio	r2,0(r2)
81105654:	10803fcc 	andi	r2,r2,255
81105658:	1080200c 	andi	r2,r2,128
8110565c:	10000226 	beq	r2,zero,81105668 <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
81105660:	00bfe244 	movi	r2,-119
81105664:	00000106 	br	8110566c <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
81105668:	0005883a 	mov	r2,zero
}
8110566c:	e037883a 	mov	sp,fp
81105670:	df000017 	ldw	fp,0(sp)
81105674:	dec00104 	addi	sp,sp,4
81105678:	f800283a 	ret

8110567c <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
8110567c:	defffc04 	addi	sp,sp,-16
81105680:	dfc00315 	stw	ra,12(sp)
81105684:	df000215 	stw	fp,8(sp)
81105688:	df000204 	addi	fp,sp,8
8110568c:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
81105690:	d1600b04 	addi	r5,gp,-32724
81105694:	e13fff17 	ldw	r4,-4(fp)
81105698:	11080e40 	call	811080e4 <alt_find_dev>
8110569c:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
811056a0:	e0bffe17 	ldw	r2,-8(fp)
811056a4:	1000041e 	bne	r2,zero,811056b8 <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
811056a8:	1104fc40 	call	81104fc4 <alt_get_errno>
811056ac:	1007883a 	mov	r3,r2
811056b0:	008004c4 	movi	r2,19
811056b4:	18800015 	stw	r2,0(r3)
  }

  return dev;
811056b8:	e0bffe17 	ldw	r2,-8(fp)
}
811056bc:	e037883a 	mov	sp,fp
811056c0:	dfc00117 	ldw	ra,4(sp)
811056c4:	df000017 	ldw	fp,0(sp)
811056c8:	dec00204 	addi	sp,sp,8
811056cc:	f800283a 	ret

811056d0 <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
811056d0:	defff104 	addi	sp,sp,-60
811056d4:	dfc00e15 	stw	ra,56(sp)
811056d8:	df000d15 	stw	fp,52(sp)
811056dc:	df000d04 	addi	fp,sp,52
811056e0:	e13ffa15 	stw	r4,-24(fp)
811056e4:	e17ffb15 	stw	r5,-20(fp)
811056e8:	e1bffc15 	stw	r6,-16(fp)
811056ec:	e1fffd15 	stw	r7,-12(fp)
811056f0:	e0c00217 	ldw	r3,8(fp)
811056f4:	e0800617 	ldw	r2,24(fp)
811056f8:	e0fffe0d 	sth	r3,-8(fp)
811056fc:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
81105700:	e0bffe0b 	ldhu	r2,-8(fp)
81105704:	e0ffff03 	ldbu	r3,-4(fp)
81105708:	d8c00615 	stw	r3,24(sp)
8110570c:	d8000515 	stw	zero,20(sp)
81105710:	d8000415 	stw	zero,16(sp)
81105714:	e0c00517 	ldw	r3,20(fp)
81105718:	d8c00315 	stw	r3,12(sp)
8110571c:	e0c00417 	ldw	r3,16(fp)
81105720:	d8c00215 	stw	r3,8(sp)
81105724:	e0c00317 	ldw	r3,12(fp)
81105728:	d8c00115 	stw	r3,4(sp)
8110572c:	d8800015 	stw	r2,0(sp)
81105730:	e1fffd17 	ldw	r7,-12(fp)
81105734:	e1bffc17 	ldw	r6,-16(fp)
81105738:	e17ffb17 	ldw	r5,-20(fp)
8110573c:	e13ffa17 	ldw	r4,-24(fp)
81105740:	110583c0 	call	8110583c <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
81105744:	0001883a 	nop
81105748:	e037883a 	mov	sp,fp
8110574c:	dfc00117 	ldw	ra,4(sp)
81105750:	df000017 	ldw	fp,0(sp)
81105754:	dec00204 	addi	sp,sp,8
81105758:	f800283a 	ret

8110575c <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
8110575c:	defffc04 	addi	sp,sp,-16
81105760:	df000315 	stw	fp,12(sp)
81105764:	df000304 	addi	fp,sp,12
81105768:	e13ffe15 	stw	r4,-8(fp)
8110576c:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81105770:	e0bffe17 	ldw	r2,-8(fp)
81105774:	10800317 	ldw	r2,12(r2)
81105778:	10800404 	addi	r2,r2,16
8110577c:	10800037 	ldwio	r2,0(r2)
81105780:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
81105784:	e0fffd17 	ldw	r3,-12(fp)
81105788:	00a00434 	movhi	r2,32784
8110578c:	10bfffc4 	addi	r2,r2,-1
81105790:	1884703a 	and	r2,r3,r2
81105794:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
81105798:	e0bfff17 	ldw	r2,-4(fp)
8110579c:	1004953a 	slli	r2,r2,20
811057a0:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
811057a4:	e0bffd17 	ldw	r2,-12(fp)
811057a8:	1884b03a 	or	r2,r3,r2
811057ac:	10800134 	orhi	r2,r2,4
811057b0:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
811057b4:	e0bffe17 	ldw	r2,-8(fp)
811057b8:	10800317 	ldw	r2,12(r2)
811057bc:	10800404 	addi	r2,r2,16
811057c0:	e0fffd17 	ldw	r3,-12(fp)
811057c4:	10c00035 	stwio	r3,0(r2)
  
  return;
811057c8:	0001883a 	nop
}
811057cc:	e037883a 	mov	sp,fp
811057d0:	df000017 	ldw	fp,0(sp)
811057d4:	dec00104 	addi	sp,sp,4
811057d8:	f800283a 	ret

811057dc <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
811057dc:	defffd04 	addi	sp,sp,-12
811057e0:	df000215 	stw	fp,8(sp)
811057e4:	df000204 	addi	fp,sp,8
811057e8:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
811057ec:	e0bfff17 	ldw	r2,-4(fp)
811057f0:	10800317 	ldw	r2,12(r2)
811057f4:	10800404 	addi	r2,r2,16
811057f8:	10800037 	ldwio	r2,0(r2)
811057fc:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
81105800:	e0fffe17 	ldw	r3,-8(fp)
81105804:	00bfff34 	movhi	r2,65532
81105808:	10bfffc4 	addi	r2,r2,-1
8110580c:	1884703a 	and	r2,r3,r2
81105810:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
81105814:	e0bfff17 	ldw	r2,-4(fp)
81105818:	10800317 	ldw	r2,12(r2)
8110581c:	10800404 	addi	r2,r2,16
81105820:	e0fffe17 	ldw	r3,-8(fp)
81105824:	10c00035 	stwio	r3,0(r2)
  
  return;
81105828:	0001883a 	nop
}
8110582c:	e037883a 	mov	sp,fp
81105830:	df000017 	ldw	fp,0(sp)
81105834:	dec00104 	addi	sp,sp,4
81105838:	f800283a 	ret

8110583c <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
8110583c:	defff804 	addi	sp,sp,-32
81105840:	dfc00715 	stw	ra,28(sp)
81105844:	df000615 	stw	fp,24(sp)
81105848:	df000604 	addi	fp,sp,24
8110584c:	e13ffa15 	stw	r4,-24(fp)
81105850:	e17ffb15 	stw	r5,-20(fp)
81105854:	e1bffc15 	stw	r6,-16(fp)
81105858:	e1fffd15 	stw	r7,-12(fp)
8110585c:	e0c00217 	ldw	r3,8(fp)
81105860:	e0800817 	ldw	r2,32(fp)
81105864:	e0fffe0d 	sth	r3,-8(fp)
81105868:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
8110586c:	e0bffb17 	ldw	r2,-20(fp)
81105870:	108007c4 	addi	r2,r2,31
81105874:	e0fffb17 	ldw	r3,-20(fp)
81105878:	18c007c3 	ldbu	r3,31(r3)
8110587c:	19003fcc 	andi	r4,r3,255
81105880:	00ffdfc4 	movi	r3,-129
81105884:	20c6703a 	and	r3,r4,r3
81105888:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
8110588c:	e0bffa17 	ldw	r2,-24(fp)
81105890:	e0fffc17 	ldw	r3,-16(fp)
81105894:	19403fcc 	andi	r5,r3,255
81105898:	10c00003 	ldbu	r3,0(r2)
8110589c:	1806703a 	and	r3,r3,zero
811058a0:	1809883a 	mov	r4,r3
811058a4:	2807883a 	mov	r3,r5
811058a8:	20c6b03a 	or	r3,r4,r3
811058ac:	10c00005 	stb	r3,0(r2)
811058b0:	e0fffc17 	ldw	r3,-16(fp)
811058b4:	1806d23a 	srli	r3,r3,8
811058b8:	19403fcc 	andi	r5,r3,255
811058bc:	10c00043 	ldbu	r3,1(r2)
811058c0:	1806703a 	and	r3,r3,zero
811058c4:	1809883a 	mov	r4,r3
811058c8:	2807883a 	mov	r3,r5
811058cc:	20c6b03a 	or	r3,r4,r3
811058d0:	10c00045 	stb	r3,1(r2)
811058d4:	e0fffc17 	ldw	r3,-16(fp)
811058d8:	1806d43a 	srli	r3,r3,16
811058dc:	19403fcc 	andi	r5,r3,255
811058e0:	10c00083 	ldbu	r3,2(r2)
811058e4:	1806703a 	and	r3,r3,zero
811058e8:	1809883a 	mov	r4,r3
811058ec:	2807883a 	mov	r3,r5
811058f0:	20c6b03a 	or	r3,r4,r3
811058f4:	10c00085 	stb	r3,2(r2)
811058f8:	e0fffc17 	ldw	r3,-16(fp)
811058fc:	180ad63a 	srli	r5,r3,24
81105900:	10c000c3 	ldbu	r3,3(r2)
81105904:	1806703a 	and	r3,r3,zero
81105908:	1809883a 	mov	r4,r3
8110590c:	2807883a 	mov	r3,r5
81105910:	20c6b03a 	or	r3,r4,r3
81105914:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
81105918:	e0bffa17 	ldw	r2,-24(fp)
8110591c:	e0fffd17 	ldw	r3,-12(fp)
81105920:	19403fcc 	andi	r5,r3,255
81105924:	10c00203 	ldbu	r3,8(r2)
81105928:	1806703a 	and	r3,r3,zero
8110592c:	1809883a 	mov	r4,r3
81105930:	2807883a 	mov	r3,r5
81105934:	20c6b03a 	or	r3,r4,r3
81105938:	10c00205 	stb	r3,8(r2)
8110593c:	e0fffd17 	ldw	r3,-12(fp)
81105940:	1806d23a 	srli	r3,r3,8
81105944:	19403fcc 	andi	r5,r3,255
81105948:	10c00243 	ldbu	r3,9(r2)
8110594c:	1806703a 	and	r3,r3,zero
81105950:	1809883a 	mov	r4,r3
81105954:	2807883a 	mov	r3,r5
81105958:	20c6b03a 	or	r3,r4,r3
8110595c:	10c00245 	stb	r3,9(r2)
81105960:	e0fffd17 	ldw	r3,-12(fp)
81105964:	1806d43a 	srli	r3,r3,16
81105968:	19403fcc 	andi	r5,r3,255
8110596c:	10c00283 	ldbu	r3,10(r2)
81105970:	1806703a 	and	r3,r3,zero
81105974:	1809883a 	mov	r4,r3
81105978:	2807883a 	mov	r3,r5
8110597c:	20c6b03a 	or	r3,r4,r3
81105980:	10c00285 	stb	r3,10(r2)
81105984:	e0fffd17 	ldw	r3,-12(fp)
81105988:	180ad63a 	srli	r5,r3,24
8110598c:	10c002c3 	ldbu	r3,11(r2)
81105990:	1806703a 	and	r3,r3,zero
81105994:	1809883a 	mov	r4,r3
81105998:	2807883a 	mov	r3,r5
8110599c:	20c6b03a 	or	r3,r4,r3
811059a0:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
811059a4:	e0bffa17 	ldw	r2,-24(fp)
811059a8:	e0fffb17 	ldw	r3,-20(fp)
811059ac:	19403fcc 	andi	r5,r3,255
811059b0:	10c00403 	ldbu	r3,16(r2)
811059b4:	1806703a 	and	r3,r3,zero
811059b8:	1809883a 	mov	r4,r3
811059bc:	2807883a 	mov	r3,r5
811059c0:	20c6b03a 	or	r3,r4,r3
811059c4:	10c00405 	stb	r3,16(r2)
811059c8:	e0fffb17 	ldw	r3,-20(fp)
811059cc:	1806d23a 	srli	r3,r3,8
811059d0:	19403fcc 	andi	r5,r3,255
811059d4:	10c00443 	ldbu	r3,17(r2)
811059d8:	1806703a 	and	r3,r3,zero
811059dc:	1809883a 	mov	r4,r3
811059e0:	2807883a 	mov	r3,r5
811059e4:	20c6b03a 	or	r3,r4,r3
811059e8:	10c00445 	stb	r3,17(r2)
811059ec:	e0fffb17 	ldw	r3,-20(fp)
811059f0:	1806d43a 	srli	r3,r3,16
811059f4:	19403fcc 	andi	r5,r3,255
811059f8:	10c00483 	ldbu	r3,18(r2)
811059fc:	1806703a 	and	r3,r3,zero
81105a00:	1809883a 	mov	r4,r3
81105a04:	2807883a 	mov	r3,r5
81105a08:	20c6b03a 	or	r3,r4,r3
81105a0c:	10c00485 	stb	r3,18(r2)
81105a10:	e0fffb17 	ldw	r3,-20(fp)
81105a14:	180ad63a 	srli	r5,r3,24
81105a18:	10c004c3 	ldbu	r3,19(r2)
81105a1c:	1806703a 	and	r3,r3,zero
81105a20:	1809883a 	mov	r4,r3
81105a24:	2807883a 	mov	r3,r5
81105a28:	20c6b03a 	or	r3,r4,r3
81105a2c:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
81105a30:	e0bffa17 	ldw	r2,-24(fp)
81105a34:	10c00103 	ldbu	r3,4(r2)
81105a38:	1806703a 	and	r3,r3,zero
81105a3c:	10c00105 	stb	r3,4(r2)
81105a40:	10c00143 	ldbu	r3,5(r2)
81105a44:	1806703a 	and	r3,r3,zero
81105a48:	10c00145 	stb	r3,5(r2)
81105a4c:	10c00183 	ldbu	r3,6(r2)
81105a50:	1806703a 	and	r3,r3,zero
81105a54:	10c00185 	stb	r3,6(r2)
81105a58:	10c001c3 	ldbu	r3,7(r2)
81105a5c:	1806703a 	and	r3,r3,zero
81105a60:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
81105a64:	e0bffa17 	ldw	r2,-24(fp)
81105a68:	10c00303 	ldbu	r3,12(r2)
81105a6c:	1806703a 	and	r3,r3,zero
81105a70:	10c00305 	stb	r3,12(r2)
81105a74:	10c00343 	ldbu	r3,13(r2)
81105a78:	1806703a 	and	r3,r3,zero
81105a7c:	10c00345 	stb	r3,13(r2)
81105a80:	10c00383 	ldbu	r3,14(r2)
81105a84:	1806703a 	and	r3,r3,zero
81105a88:	10c00385 	stb	r3,14(r2)
81105a8c:	10c003c3 	ldbu	r3,15(r2)
81105a90:	1806703a 	and	r3,r3,zero
81105a94:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
81105a98:	e0bffa17 	ldw	r2,-24(fp)
81105a9c:	10c00503 	ldbu	r3,20(r2)
81105aa0:	1806703a 	and	r3,r3,zero
81105aa4:	10c00505 	stb	r3,20(r2)
81105aa8:	10c00543 	ldbu	r3,21(r2)
81105aac:	1806703a 	and	r3,r3,zero
81105ab0:	10c00545 	stb	r3,21(r2)
81105ab4:	10c00583 	ldbu	r3,22(r2)
81105ab8:	1806703a 	and	r3,r3,zero
81105abc:	10c00585 	stb	r3,22(r2)
81105ac0:	10c005c3 	ldbu	r3,23(r2)
81105ac4:	1806703a 	and	r3,r3,zero
81105ac8:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
81105acc:	e0bffa17 	ldw	r2,-24(fp)
81105ad0:	e0fffe17 	ldw	r3,-8(fp)
81105ad4:	19403fcc 	andi	r5,r3,255
81105ad8:	10c00603 	ldbu	r3,24(r2)
81105adc:	1806703a 	and	r3,r3,zero
81105ae0:	1809883a 	mov	r4,r3
81105ae4:	2807883a 	mov	r3,r5
81105ae8:	20c6b03a 	or	r3,r4,r3
81105aec:	10c00605 	stb	r3,24(r2)
81105af0:	e0fffe17 	ldw	r3,-8(fp)
81105af4:	1806d23a 	srli	r3,r3,8
81105af8:	19403fcc 	andi	r5,r3,255
81105afc:	10c00643 	ldbu	r3,25(r2)
81105b00:	1806703a 	and	r3,r3,zero
81105b04:	1809883a 	mov	r4,r3
81105b08:	2807883a 	mov	r3,r5
81105b0c:	20c6b03a 	or	r3,r4,r3
81105b10:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
81105b14:	e0bffa17 	ldw	r2,-24(fp)
81105b18:	10c00703 	ldbu	r3,28(r2)
81105b1c:	1806703a 	and	r3,r3,zero
81105b20:	10c00705 	stb	r3,28(r2)
81105b24:	10c00743 	ldbu	r3,29(r2)
81105b28:	1806703a 	and	r3,r3,zero
81105b2c:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
81105b30:	e0bffa17 	ldw	r2,-24(fp)
81105b34:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
81105b38:	e0800617 	ldw	r2,24(fp)
81105b3c:	1007883a 	mov	r3,r2
81105b40:	e0bffa17 	ldw	r2,-24(fp)
81105b44:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
81105b48:	e0800717 	ldw	r2,28(fp)
81105b4c:	1007883a 	mov	r3,r2
81105b50:	e0bffa17 	ldw	r2,-24(fp)
81105b54:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
81105b58:	e0800317 	ldw	r2,12(fp)
81105b5c:	10000226 	beq	r2,zero,81105b68 <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
81105b60:	00bfe044 	movi	r2,-127
81105b64:	00000106 	br	81105b6c <alt_avalon_sgdma_construct_descriptor_burst+0x330>
81105b68:	00bfe004 	movi	r2,-128
81105b6c:	e0c00417 	ldw	r3,16(fp)
81105b70:	18000226 	beq	r3,zero,81105b7c <alt_avalon_sgdma_construct_descriptor_burst+0x340>
81105b74:	00c00084 	movi	r3,2
81105b78:	00000106 	br	81105b80 <alt_avalon_sgdma_construct_descriptor_burst+0x344>
81105b7c:	0007883a 	mov	r3,zero
81105b80:	10c4b03a 	or	r2,r2,r3
81105b84:	1007883a 	mov	r3,r2
81105b88:	e0800517 	ldw	r2,20(fp)
81105b8c:	10000226 	beq	r2,zero,81105b98 <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
81105b90:	00800104 	movi	r2,4
81105b94:	00000106 	br	81105b9c <alt_avalon_sgdma_construct_descriptor_burst+0x360>
81105b98:	0005883a 	mov	r2,zero
81105b9c:	1884b03a 	or	r2,r3,r2
81105ba0:	1007883a 	mov	r3,r2
81105ba4:	e0bfff03 	ldbu	r2,-4(fp)
81105ba8:	10000426 	beq	r2,zero,81105bbc <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
81105bac:	e0bfff03 	ldbu	r2,-4(fp)
81105bb0:	108003cc 	andi	r2,r2,15
81105bb4:	100490fa 	slli	r2,r2,3
81105bb8:	00000106 	br	81105bc0 <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
81105bbc:	0005883a 	mov	r2,zero
81105bc0:	1884b03a 	or	r2,r3,r2
81105bc4:	1007883a 	mov	r3,r2
81105bc8:	e0bffa17 	ldw	r2,-24(fp)
81105bcc:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
81105bd0:	01400804 	movi	r5,32
81105bd4:	e13ffa17 	ldw	r4,-24(fp)
81105bd8:	1107f1c0 	call	81107f1c <alt_dcache_flush>
}
81105bdc:	0001883a 	nop
81105be0:	e037883a 	mov	sp,fp
81105be4:	dfc00117 	ldw	ra,4(sp)
81105be8:	df000017 	ldw	fp,0(sp)
81105bec:	dec00204 	addi	sp,sp,8
81105bf0:	f800283a 	ret

81105bf4 <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
81105bf4:	defff904 	addi	sp,sp,-28
81105bf8:	dfc00615 	stw	ra,24(sp)
81105bfc:	df000515 	stw	fp,20(sp)
81105c00:	df000504 	addi	fp,sp,20
81105c04:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
81105c08:	e0bfff17 	ldw	r2,-4(fp)
81105c0c:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
81105c10:	e0bffb17 	ldw	r2,-20(fp)
81105c14:	10800317 	ldw	r2,12(r2)
81105c18:	10800404 	addi	r2,r2,16
81105c1c:	e0fffb17 	ldw	r3,-20(fp)
81105c20:	18c00317 	ldw	r3,12(r3)
81105c24:	18c00404 	addi	r3,r3,16
81105c28:	18c00037 	ldwio	r3,0(r3)
81105c2c:	18e00034 	orhi	r3,r3,32768
81105c30:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
81105c34:	e0bffb17 	ldw	r2,-20(fp)
81105c38:	10800317 	ldw	r2,12(r2)
81105c3c:	10800404 	addi	r2,r2,16
81105c40:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
81105c44:	e0bffb17 	ldw	r2,-20(fp)
81105c48:	10800917 	ldw	r2,36(r2)
81105c4c:	10001226 	beq	r2,zero,81105c98 <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81105c50:	0005303a 	rdctl	r2,status
81105c54:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81105c58:	e0fffd17 	ldw	r3,-12(fp)
81105c5c:	00bfff84 	movi	r2,-2
81105c60:	1884703a 	and	r2,r3,r2
81105c64:	1001703a 	wrctl	status,r2
  
  return context;
81105c68:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
81105c6c:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
81105c70:	e0bffb17 	ldw	r2,-20(fp)
81105c74:	10800917 	ldw	r2,36(r2)
81105c78:	e0fffb17 	ldw	r3,-20(fp)
81105c7c:	18c00a17 	ldw	r3,40(r3)
81105c80:	1809883a 	mov	r4,r3
81105c84:	103ee83a 	callr	r2
81105c88:	e0bffc17 	ldw	r2,-16(fp)
81105c8c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81105c90:	e0bffe17 	ldw	r2,-8(fp)
81105c94:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
81105c98:	0001883a 	nop
81105c9c:	e037883a 	mov	sp,fp
81105ca0:	dfc00117 	ldw	ra,4(sp)
81105ca4:	df000017 	ldw	fp,0(sp)
81105ca8:	dec00204 	addi	sp,sp,8
81105cac:	f800283a 	ret

81105cb0 <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81105cb0:	defffa04 	addi	sp,sp,-24
81105cb4:	dfc00515 	stw	ra,20(sp)
81105cb8:	df000415 	stw	fp,16(sp)
81105cbc:	df000404 	addi	fp,sp,16
81105cc0:	e13ffd15 	stw	r4,-12(fp)
81105cc4:	e17ffe15 	stw	r5,-8(fp)
81105cc8:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81105ccc:	e0bffd17 	ldw	r2,-12(fp)
81105cd0:	10800317 	ldw	r2,12(r2)
81105cd4:	10800404 	addi	r2,r2,16
81105cd8:	00c00074 	movhi	r3,1
81105cdc:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
81105ce0:	e0bffd17 	ldw	r2,-12(fp)
81105ce4:	10800317 	ldw	r2,12(r2)
81105ce8:	10800404 	addi	r2,r2,16
81105cec:	00c00074 	movhi	r3,1
81105cf0:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
81105cf4:	e0bffd17 	ldw	r2,-12(fp)
81105cf8:	10800317 	ldw	r2,12(r2)
81105cfc:	10800404 	addi	r2,r2,16
81105d00:	0007883a 	mov	r3,zero
81105d04:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
81105d08:	e0bffd17 	ldw	r2,-12(fp)
81105d0c:	10800317 	ldw	r2,12(r2)
81105d10:	00c03fc4 	movi	r3,255
81105d14:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
81105d18:	d1600b04 	addi	r5,gp,-32724
81105d1c:	e13ffd17 	ldw	r4,-12(fp)
81105d20:	1107f800 	call	81107f80 <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
81105d24:	d8000015 	stw	zero,0(sp)
81105d28:	e1fffd17 	ldw	r7,-12(fp)
81105d2c:	01a04434 	movhi	r6,33040
81105d30:	3196fd04 	addi	r6,r6,23540
81105d34:	e17fff17 	ldw	r5,-4(fp)
81105d38:	e13ffe17 	ldw	r4,-8(fp)
81105d3c:	11081740 	call	81108174 <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
81105d40:	0001883a 	nop
81105d44:	e037883a 	mov	sp,fp
81105d48:	dfc00117 	ldw	ra,4(sp)
81105d4c:	df000017 	ldw	fp,0(sp)
81105d50:	dec00204 	addi	sp,sp,8
81105d54:	f800283a 	ret

81105d58 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
81105d58:	defffa04 	addi	sp,sp,-24
81105d5c:	dfc00515 	stw	ra,20(sp)
81105d60:	df000415 	stw	fp,16(sp)
81105d64:	df000404 	addi	fp,sp,16
81105d68:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
81105d6c:	0007883a 	mov	r3,zero
81105d70:	e0bfff17 	ldw	r2,-4(fp)
81105d74:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
81105d78:	e0bfff17 	ldw	r2,-4(fp)
81105d7c:	10800104 	addi	r2,r2,4
81105d80:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81105d84:	0005303a 	rdctl	r2,status
81105d88:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81105d8c:	e0fffd17 	ldw	r3,-12(fp)
81105d90:	00bfff84 	movi	r2,-2
81105d94:	1884703a 	and	r2,r3,r2
81105d98:	1001703a 	wrctl	status,r2
  
  return context;
81105d9c:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
81105da0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
81105da4:	1108aac0 	call	81108aac <alt_tick>
81105da8:	e0bffc17 	ldw	r2,-16(fp)
81105dac:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81105db0:	e0bffe17 	ldw	r2,-8(fp)
81105db4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
81105db8:	0001883a 	nop
81105dbc:	e037883a 	mov	sp,fp
81105dc0:	dfc00117 	ldw	ra,4(sp)
81105dc4:	df000017 	ldw	fp,0(sp)
81105dc8:	dec00204 	addi	sp,sp,8
81105dcc:	f800283a 	ret

81105dd0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
81105dd0:	defff804 	addi	sp,sp,-32
81105dd4:	dfc00715 	stw	ra,28(sp)
81105dd8:	df000615 	stw	fp,24(sp)
81105ddc:	df000604 	addi	fp,sp,24
81105de0:	e13ffc15 	stw	r4,-16(fp)
81105de4:	e17ffd15 	stw	r5,-12(fp)
81105de8:	e1bffe15 	stw	r6,-8(fp)
81105dec:	e1ffff15 	stw	r7,-4(fp)
81105df0:	e0bfff17 	ldw	r2,-4(fp)
81105df4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
81105df8:	d0a01a17 	ldw	r2,-32664(gp)
81105dfc:	1000021e 	bne	r2,zero,81105e08 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
81105e00:	e0bffb17 	ldw	r2,-20(fp)
81105e04:	d0a01a15 	stw	r2,-32664(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
81105e08:	e0bffc17 	ldw	r2,-16(fp)
81105e0c:	10800104 	addi	r2,r2,4
81105e10:	00c001c4 	movi	r3,7
81105e14:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
81105e18:	d8000015 	stw	zero,0(sp)
81105e1c:	e1fffc17 	ldw	r7,-16(fp)
81105e20:	01a04434 	movhi	r6,33040
81105e24:	31975604 	addi	r6,r6,23896
81105e28:	e17ffe17 	ldw	r5,-8(fp)
81105e2c:	e13ffd17 	ldw	r4,-12(fp)
81105e30:	11081740 	call	81108174 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
81105e34:	0001883a 	nop
81105e38:	e037883a 	mov	sp,fp
81105e3c:	dfc00117 	ldw	ra,4(sp)
81105e40:	df000017 	ldw	fp,0(sp)
81105e44:	dec00204 	addi	sp,sp,8
81105e48:	f800283a 	ret

81105e4c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81105e4c:	defffe04 	addi	sp,sp,-8
81105e50:	dfc00115 	stw	ra,4(sp)
81105e54:	df000015 	stw	fp,0(sp)
81105e58:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81105e5c:	d0a00917 	ldw	r2,-32732(gp)
81105e60:	10000326 	beq	r2,zero,81105e70 <alt_get_errno+0x24>
81105e64:	d0a00917 	ldw	r2,-32732(gp)
81105e68:	103ee83a 	callr	r2
81105e6c:	00000106 	br	81105e74 <alt_get_errno+0x28>
81105e70:	d0a01504 	addi	r2,gp,-32684
}
81105e74:	e037883a 	mov	sp,fp
81105e78:	dfc00117 	ldw	ra,4(sp)
81105e7c:	df000017 	ldw	fp,0(sp)
81105e80:	dec00204 	addi	sp,sp,8
81105e84:	f800283a 	ret

81105e88 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
81105e88:	defffc04 	addi	sp,sp,-16
81105e8c:	df000315 	stw	fp,12(sp)
81105e90:	df000304 	addi	fp,sp,12
81105e94:	e13ffd15 	stw	r4,-12(fp)
81105e98:	e17ffe15 	stw	r5,-8(fp)
81105e9c:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81105ea0:	e0bffd17 	ldw	r2,-12(fp)
81105ea4:	10800037 	ldwio	r2,0(r2)
81105ea8:	1080010c 	andi	r2,r2,4
81105eac:	10000226 	beq	r2,zero,81105eb8 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
81105eb0:	00bff904 	movi	r2,-28
81105eb4:	00001506 	br	81105f0c <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
81105eb8:	e0bfff17 	ldw	r2,-4(fp)
81105ebc:	10800017 	ldw	r2,0(r2)
81105ec0:	1007883a 	mov	r3,r2
81105ec4:	e0bffe17 	ldw	r2,-8(fp)
81105ec8:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
81105ecc:	e0bffe17 	ldw	r2,-8(fp)
81105ed0:	10800104 	addi	r2,r2,4
81105ed4:	e0ffff17 	ldw	r3,-4(fp)
81105ed8:	18c00117 	ldw	r3,4(r3)
81105edc:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
81105ee0:	e0bffe17 	ldw	r2,-8(fp)
81105ee4:	10800204 	addi	r2,r2,8
81105ee8:	e0ffff17 	ldw	r3,-4(fp)
81105eec:	18c00217 	ldw	r3,8(r3)
81105ef0:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
81105ef4:	e0bffe17 	ldw	r2,-8(fp)
81105ef8:	10800304 	addi	r2,r2,12
81105efc:	e0ffff17 	ldw	r3,-4(fp)
81105f00:	18c00317 	ldw	r3,12(r3)
81105f04:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
81105f08:	0005883a 	mov	r2,zero
}
81105f0c:	e037883a 	mov	sp,fp
81105f10:	df000017 	ldw	fp,0(sp)
81105f14:	dec00104 	addi	sp,sp,4
81105f18:	f800283a 	ret

81105f1c <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
81105f1c:	defffc04 	addi	sp,sp,-16
81105f20:	df000315 	stw	fp,12(sp)
81105f24:	df000304 	addi	fp,sp,12
81105f28:	e13ffd15 	stw	r4,-12(fp)
81105f2c:	e17ffe15 	stw	r5,-8(fp)
81105f30:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
81105f34:	e0bffd17 	ldw	r2,-12(fp)
81105f38:	10800037 	ldwio	r2,0(r2)
81105f3c:	1080010c 	andi	r2,r2,4
81105f40:	10000226 	beq	r2,zero,81105f4c <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
81105f44:	00bff904 	movi	r2,-28
81105f48:	00003b06 	br	81106038 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
81105f4c:	e0bfff17 	ldw	r2,-4(fp)
81105f50:	10800017 	ldw	r2,0(r2)
81105f54:	1007883a 	mov	r3,r2
81105f58:	e0bffe17 	ldw	r2,-8(fp)
81105f5c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
81105f60:	e0bffe17 	ldw	r2,-8(fp)
81105f64:	10800104 	addi	r2,r2,4
81105f68:	e0ffff17 	ldw	r3,-4(fp)
81105f6c:	18c00117 	ldw	r3,4(r3)
81105f70:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
81105f74:	e0bffe17 	ldw	r2,-8(fp)
81105f78:	10800204 	addi	r2,r2,8
81105f7c:	e0ffff17 	ldw	r3,-4(fp)
81105f80:	18c00217 	ldw	r3,8(r3)
81105f84:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
81105f88:	e0bffe17 	ldw	r2,-8(fp)
81105f8c:	10800304 	addi	r2,r2,12
81105f90:	e0ffff17 	ldw	r3,-4(fp)
81105f94:	18c0030b 	ldhu	r3,12(r3)
81105f98:	18ffffcc 	andi	r3,r3,65535
81105f9c:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
81105fa0:	e0bffe17 	ldw	r2,-8(fp)
81105fa4:	10800384 	addi	r2,r2,14
81105fa8:	e0ffff17 	ldw	r3,-4(fp)
81105fac:	18c00383 	ldbu	r3,14(r3)
81105fb0:	18c03fcc 	andi	r3,r3,255
81105fb4:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
81105fb8:	e0bffe17 	ldw	r2,-8(fp)
81105fbc:	108003c4 	addi	r2,r2,15
81105fc0:	e0ffff17 	ldw	r3,-4(fp)
81105fc4:	18c003c3 	ldbu	r3,15(r3)
81105fc8:	18c03fcc 	andi	r3,r3,255
81105fcc:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
81105fd0:	e0bffe17 	ldw	r2,-8(fp)
81105fd4:	10800404 	addi	r2,r2,16
81105fd8:	e0ffff17 	ldw	r3,-4(fp)
81105fdc:	18c0040b 	ldhu	r3,16(r3)
81105fe0:	18ffffcc 	andi	r3,r3,65535
81105fe4:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
81105fe8:	e0bffe17 	ldw	r2,-8(fp)
81105fec:	10800484 	addi	r2,r2,18
81105ff0:	e0ffff17 	ldw	r3,-4(fp)
81105ff4:	18c0048b 	ldhu	r3,18(r3)
81105ff8:	18ffffcc 	andi	r3,r3,65535
81105ffc:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
81106000:	e0bffe17 	ldw	r2,-8(fp)
81106004:	10800504 	addi	r2,r2,20
81106008:	0007883a 	mov	r3,zero
8110600c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
81106010:	e0bffe17 	ldw	r2,-8(fp)
81106014:	10800604 	addi	r2,r2,24
81106018:	0007883a 	mov	r3,zero
8110601c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
81106020:	e0bffe17 	ldw	r2,-8(fp)
81106024:	10800704 	addi	r2,r2,28
81106028:	e0ffff17 	ldw	r3,-4(fp)
8110602c:	18c00717 	ldw	r3,28(r3)
81106030:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
81106034:	0005883a 	mov	r2,zero
}
81106038:	e037883a 	mov	sp,fp
8110603c:	df000017 	ldw	fp,0(sp)
81106040:	dec00104 	addi	sp,sp,4
81106044:	f800283a 	ret

81106048 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
81106048:	defff804 	addi	sp,sp,-32
8110604c:	dfc00715 	stw	ra,28(sp)
81106050:	df000615 	stw	fp,24(sp)
81106054:	df000604 	addi	fp,sp,24
81106058:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
8110605c:	e0bfff17 	ldw	r2,-4(fp)
81106060:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
81106064:	e0bffa17 	ldw	r2,-24(fp)
81106068:	10801783 	ldbu	r2,94(r2)
8110606c:	10803fcc 	andi	r2,r2,255
81106070:	10001126 	beq	r2,zero,811060b8 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81106074:	e0bffa17 	ldw	r2,-24(fp)
81106078:	10800617 	ldw	r2,24(r2)
8110607c:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
81106080:	1007883a 	mov	r3,r2
81106084:	00bffdc4 	movi	r2,-9
81106088:	1884703a 	and	r2,r3,r2
8110608c:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81106090:	e0bffa17 	ldw	r2,-24(fp)
81106094:	10800617 	ldw	r2,24(r2)
81106098:	e0fffb17 	ldw	r3,-20(fp)
8110609c:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
811060a0:	e0bffa17 	ldw	r2,-24(fp)
811060a4:	10800617 	ldw	r2,24(r2)
811060a8:	10800404 	addi	r2,r2,16
811060ac:	00c00044 	movi	r3,1
811060b0:	10c00035 	stwio	r3,0(r2)
811060b4:	00001106 	br	811060fc <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
811060b8:	e0bffa17 	ldw	r2,-24(fp)
811060bc:	10800317 	ldw	r2,12(r2)
811060c0:	10800104 	addi	r2,r2,4
811060c4:	10800037 	ldwio	r2,0(r2)
811060c8:	1007883a 	mov	r3,r2
811060cc:	00bffbc4 	movi	r2,-17
811060d0:	1884703a 	and	r2,r3,r2
811060d4:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
811060d8:	e0bffa17 	ldw	r2,-24(fp)
811060dc:	10800317 	ldw	r2,12(r2)
811060e0:	10800104 	addi	r2,r2,4
811060e4:	e0fffb17 	ldw	r3,-20(fp)
811060e8:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
811060ec:	e0bffa17 	ldw	r2,-24(fp)
811060f0:	10800317 	ldw	r2,12(r2)
811060f4:	00c08004 	movi	r3,512
811060f8:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
811060fc:	e0bffa17 	ldw	r2,-24(fp)
81106100:	10800b17 	ldw	r2,44(r2)
81106104:	10001226 	beq	r2,zero,81106150 <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81106108:	0005303a 	rdctl	r2,status
8110610c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81106110:	e0fffd17 	ldw	r3,-12(fp)
81106114:	00bfff84 	movi	r2,-2
81106118:	1884703a 	and	r2,r3,r2
8110611c:	1001703a 	wrctl	status,r2
  
  return context;
81106120:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
81106124:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
81106128:	e0bffa17 	ldw	r2,-24(fp)
8110612c:	10800b17 	ldw	r2,44(r2)
81106130:	e0fffa17 	ldw	r3,-24(fp)
81106134:	18c00c17 	ldw	r3,48(r3)
81106138:	1809883a 	mov	r4,r3
8110613c:	103ee83a 	callr	r2
81106140:	e0bffc17 	ldw	r2,-16(fp)
81106144:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81106148:	e0bffe17 	ldw	r2,-8(fp)
8110614c:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
81106150:	e0bffa17 	ldw	r2,-24(fp)
81106154:	10801783 	ldbu	r2,94(r2)
81106158:	10803fcc 	andi	r2,r2,255
8110615c:	10000a26 	beq	r2,zero,81106188 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
81106160:	e0bffa17 	ldw	r2,-24(fp)
81106164:	10800617 	ldw	r2,24(r2)
81106168:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
8110616c:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
81106170:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
81106174:	e0bffa17 	ldw	r2,-24(fp)
81106178:	10800617 	ldw	r2,24(r2)
8110617c:	e0fffb17 	ldw	r3,-20(fp)
81106180:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
81106184:	00000c06 	br	811061b8 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
81106188:	e0bffa17 	ldw	r2,-24(fp)
8110618c:	10800317 	ldw	r2,12(r2)
81106190:	10800104 	addi	r2,r2,4
81106194:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
81106198:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
8110619c:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
811061a0:	e0bffa17 	ldw	r2,-24(fp)
811061a4:	10800317 	ldw	r2,12(r2)
811061a8:	10800104 	addi	r2,r2,4
811061ac:	e0fffb17 	ldw	r3,-20(fp)
811061b0:	10c00035 	stwio	r3,0(r2)
    }

    return;
811061b4:	0001883a 	nop
}
811061b8:	e037883a 	mov	sp,fp
811061bc:	dfc00117 	ldw	ra,4(sp)
811061c0:	df000017 	ldw	fp,0(sp)
811061c4:	dec00204 	addi	sp,sp,8
811061c8:	f800283a 	ret

811061cc <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
811061cc:	defffb04 	addi	sp,sp,-20
811061d0:	df000415 	stw	fp,16(sp)
811061d4:	df000404 	addi	fp,sp,16
811061d8:	e13ffc15 	stw	r4,-16(fp)
811061dc:	e17ffd15 	stw	r5,-12(fp)
811061e0:	e1bffe15 	stw	r6,-8(fp)
811061e4:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
811061e8:	e0bffc17 	ldw	r2,-16(fp)
811061ec:	10c01217 	ldw	r3,72(r2)
811061f0:	e0800117 	ldw	r2,4(fp)
811061f4:	18800436 	bltu	r3,r2,81106208 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
811061f8:	e0bffc17 	ldw	r2,-16(fp)
811061fc:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81106200:	10803fcc 	andi	r2,r2,255
81106204:	10000226 	beq	r2,zero,81106210 <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81106208:	00bffa84 	movi	r2,-22
8110620c:	00000e06 	br	81106248 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
81106210:	e0bffd17 	ldw	r2,-12(fp)
81106214:	e0fffe17 	ldw	r3,-8(fp)
81106218:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
8110621c:	e0bffd17 	ldw	r2,-12(fp)
81106220:	e0ffff17 	ldw	r3,-4(fp)
81106224:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81106228:	e0bffd17 	ldw	r2,-12(fp)
8110622c:	e0c00117 	ldw	r3,4(fp)
81106230:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81106234:	e0800217 	ldw	r2,8(fp)
81106238:	10e00034 	orhi	r3,r2,32768
8110623c:	e0bffd17 	ldw	r2,-12(fp)
81106240:	10c00315 	stw	r3,12(r2)
    
    return 0;
81106244:	0005883a 	mov	r2,zero
}
81106248:	e037883a 	mov	sp,fp
8110624c:	df000017 	ldw	fp,0(sp)
81106250:	dec00104 	addi	sp,sp,4
81106254:	f800283a 	ret

81106258 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81106258:	defff604 	addi	sp,sp,-40
8110625c:	df000915 	stw	fp,36(sp)
81106260:	df000904 	addi	fp,sp,36
81106264:	e13ff715 	stw	r4,-36(fp)
81106268:	e17ff815 	stw	r5,-32(fp)
8110626c:	e1bff915 	stw	r6,-28(fp)
81106270:	e1fffa15 	stw	r7,-24(fp)
81106274:	e1800317 	ldw	r6,12(fp)
81106278:	e1400417 	ldw	r5,16(fp)
8110627c:	e1000517 	ldw	r4,20(fp)
81106280:	e0c00617 	ldw	r3,24(fp)
81106284:	e0800717 	ldw	r2,28(fp)
81106288:	e1bffb0d 	sth	r6,-20(fp)
8110628c:	e17ffc05 	stb	r5,-16(fp)
81106290:	e13ffd05 	stb	r4,-12(fp)
81106294:	e0fffe0d 	sth	r3,-8(fp)
81106298:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
8110629c:	e0bff717 	ldw	r2,-36(fp)
811062a0:	10c01217 	ldw	r3,72(r2)
811062a4:	e0800117 	ldw	r2,4(fp)
811062a8:	18801936 	bltu	r3,r2,81106310 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
811062ac:	e13ff717 	ldw	r4,-36(fp)
811062b0:	20801317 	ldw	r2,76(r4)
811062b4:	20c01417 	ldw	r3,80(r4)
811062b8:	e13ffe0b 	ldhu	r4,-8(fp)
811062bc:	213fffcc 	andi	r4,r4,65535
811062c0:	2015883a 	mov	r10,r4
811062c4:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
811062c8:	1ac01136 	bltu	r3,r11,81106310 <alt_msgdma_construct_extended_descriptor+0xb8>
811062cc:	58c0011e 	bne	r11,r3,811062d4 <alt_msgdma_construct_extended_descriptor+0x7c>
811062d0:	12800f36 	bltu	r2,r10,81106310 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
811062d4:	e13ff717 	ldw	r4,-36(fp)
811062d8:	20801317 	ldw	r2,76(r4)
811062dc:	20c01417 	ldw	r3,80(r4)
811062e0:	e13fff0b 	ldhu	r4,-4(fp)
811062e4:	213fffcc 	andi	r4,r4,65535
811062e8:	2011883a 	mov	r8,r4
811062ec:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
811062f0:	1a400736 	bltu	r3,r9,81106310 <alt_msgdma_construct_extended_descriptor+0xb8>
811062f4:	48c0011e 	bne	r9,r3,811062fc <alt_msgdma_construct_extended_descriptor+0xa4>
811062f8:	12000536 	bltu	r2,r8,81106310 <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
811062fc:	e0bff717 	ldw	r2,-36(fp)
81106300:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81106304:	10803fcc 	andi	r2,r2,255
81106308:	10800060 	cmpeqi	r2,r2,1
8110630c:	1000021e 	bne	r2,zero,81106318 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81106310:	00bffa84 	movi	r2,-22
81106314:	00002106 	br	8110639c <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
81106318:	e0bff817 	ldw	r2,-32(fp)
8110631c:	e0fff917 	ldw	r3,-28(fp)
81106320:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
81106324:	e0bff817 	ldw	r2,-32(fp)
81106328:	e0fffa17 	ldw	r3,-24(fp)
8110632c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81106330:	e0bff817 	ldw	r2,-32(fp)
81106334:	e0c00117 	ldw	r3,4(fp)
81106338:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
8110633c:	e0bff817 	ldw	r2,-32(fp)
81106340:	e0fffb0b 	ldhu	r3,-20(fp)
81106344:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
81106348:	e0bff817 	ldw	r2,-32(fp)
8110634c:	e0fffc03 	ldbu	r3,-16(fp)
81106350:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
81106354:	e0bff817 	ldw	r2,-32(fp)
81106358:	e0fffd03 	ldbu	r3,-12(fp)
8110635c:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
81106360:	e0bff817 	ldw	r2,-32(fp)
81106364:	e0fffe0b 	ldhu	r3,-8(fp)
81106368:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
8110636c:	e0bff817 	ldw	r2,-32(fp)
81106370:	e0ffff0b 	ldhu	r3,-4(fp)
81106374:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
81106378:	e0bff817 	ldw	r2,-32(fp)
8110637c:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
81106380:	e0bff817 	ldw	r2,-32(fp)
81106384:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81106388:	e0800217 	ldw	r2,8(fp)
8110638c:	10e00034 	orhi	r3,r2,32768
81106390:	e0bff817 	ldw	r2,-32(fp)
81106394:	10c00715 	stw	r3,28(r2)

  return 0 ;
81106398:	0005883a 	mov	r2,zero

}
8110639c:	e037883a 	mov	sp,fp
811063a0:	df000017 	ldw	fp,0(sp)
811063a4:	dec00104 	addi	sp,sp,4
811063a8:	f800283a 	ret

811063ac <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
811063ac:	defff004 	addi	sp,sp,-64
811063b0:	dfc00f15 	stw	ra,60(sp)
811063b4:	df000e15 	stw	fp,56(sp)
811063b8:	df000e04 	addi	fp,sp,56
811063bc:	e13ffd15 	stw	r4,-12(fp)
811063c0:	e17ffe15 	stw	r5,-8(fp)
811063c4:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
811063c8:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
811063cc:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
811063d0:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811063d4:	e0bffd17 	ldw	r2,-12(fp)
811063d8:	10800317 	ldw	r2,12(r2)
811063dc:	10800204 	addi	r2,r2,8
811063e0:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
811063e4:	10bfffcc 	andi	r2,r2,65535
811063e8:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811063ec:	e0bffd17 	ldw	r2,-12(fp)
811063f0:	10800317 	ldw	r2,12(r2)
811063f4:	10800204 	addi	r2,r2,8
811063f8:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
811063fc:	1004d43a 	srli	r2,r2,16
81106400:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81106404:	e0bffd17 	ldw	r2,-12(fp)
81106408:	10800917 	ldw	r2,36(r2)
8110640c:	e0fff617 	ldw	r3,-40(fp)
81106410:	1880042e 	bgeu	r3,r2,81106424 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81106414:	e0bffd17 	ldw	r2,-12(fp)
81106418:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
8110641c:	e0fff517 	ldw	r3,-44(fp)
81106420:	18800236 	bltu	r3,r2,8110642c <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
81106424:	00bff904 	movi	r2,-28
81106428:	00008f06 	br	81106668 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
8110642c:	00800804 	movi	r2,32
81106430:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81106434:	0005303a 	rdctl	r2,status
81106438:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8110643c:	e0fff717 	ldw	r3,-36(fp)
81106440:	00bfff84 	movi	r2,-2
81106444:	1884703a 	and	r2,r3,r2
81106448:	1001703a 	wrctl	status,r2
  
  return context;
8110644c:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81106450:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81106454:	e0bffd17 	ldw	r2,-12(fp)
81106458:	10800317 	ldw	r2,12(r2)
8110645c:	10800104 	addi	r2,r2,4
81106460:	e0fff317 	ldw	r3,-52(fp)
81106464:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
81106468:	e0bffd17 	ldw	r2,-12(fp)
8110646c:	10800317 	ldw	r2,12(r2)
81106470:	e0fffd17 	ldw	r3,-12(fp)
81106474:	18c00317 	ldw	r3,12(r3)
81106478:	18c00037 	ldwio	r3,0(r3)
8110647c:	10c00035 	stwio	r3,0(r2)
81106480:	e0bff417 	ldw	r2,-48(fp)
81106484:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81106488:	e0bffc17 	ldw	r2,-16(fp)
8110648c:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
81106490:	e0bffe17 	ldw	r2,-8(fp)
81106494:	10001a26 	beq	r2,zero,81106500 <alt_msgdma_descriptor_async_transfer+0x154>
81106498:	e0bfff17 	ldw	r2,-4(fp)
8110649c:	1000181e 	bne	r2,zero,81106500 <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
811064a0:	00000d06 	br	811064d8 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
811064a4:	01000044 	movi	r4,1
811064a8:	1107df40 	call	81107df4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811064ac:	e0bff20b 	ldhu	r2,-56(fp)
811064b0:	1084e230 	cmpltui	r2,r2,5000
811064b4:	1000051e 	bne	r2,zero,811064cc <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
811064b8:	01204474 	movhi	r4,33041
811064bc:	21254304 	addi	r4,r4,-27380
811064c0:	11087a80 	call	811087a8 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811064c4:	00bff084 	movi	r2,-62
811064c8:	00006706 	br	81106668 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
811064cc:	e0bff20b 	ldhu	r2,-56(fp)
811064d0:	10800044 	addi	r2,r2,1
811064d4:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
811064d8:	e0bffd17 	ldw	r2,-12(fp)
811064dc:	10c00317 	ldw	r3,12(r2)
811064e0:	e0bffd17 	ldw	r2,-12(fp)
811064e4:	10800417 	ldw	r2,16(r2)
811064e8:	e1bffe17 	ldw	r6,-8(fp)
811064ec:	100b883a 	mov	r5,r2
811064f0:	1809883a 	mov	r4,r3
811064f4:	1105e880 	call	81105e88 <alt_msgdma_write_standard_descriptor>
811064f8:	103fea1e 	bne	r2,zero,811064a4 <__reset+0xfb0e64a4>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
811064fc:	00001f06 	br	8110657c <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81106500:	e0bffe17 	ldw	r2,-8(fp)
81106504:	10001b1e 	bne	r2,zero,81106574 <alt_msgdma_descriptor_async_transfer+0x1c8>
81106508:	e0bfff17 	ldw	r2,-4(fp)
8110650c:	10001926 	beq	r2,zero,81106574 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
81106510:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81106514:	00000d06 	br	8110654c <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81106518:	01000044 	movi	r4,1
8110651c:	1107df40 	call	81107df4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81106520:	e0bff20b 	ldhu	r2,-56(fp)
81106524:	1084e230 	cmpltui	r2,r2,5000
81106528:	1000051e 	bne	r2,zero,81106540 <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
8110652c:	01204474 	movhi	r4,33041
81106530:	21255904 	addi	r4,r4,-27292
81106534:	11087a80 	call	811087a8 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81106538:	00bff084 	movi	r2,-62
8110653c:	00004a06 	br	81106668 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
81106540:	e0bff20b 	ldhu	r2,-56(fp)
81106544:	10800044 	addi	r2,r2,1
81106548:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8110654c:	e0bffd17 	ldw	r2,-12(fp)
81106550:	10c00317 	ldw	r3,12(r2)
81106554:	e0bffd17 	ldw	r2,-12(fp)
81106558:	10800417 	ldw	r2,16(r2)
8110655c:	e1bfff17 	ldw	r6,-4(fp)
81106560:	100b883a 	mov	r5,r2
81106564:	1809883a 	mov	r4,r3
81106568:	1105f1c0 	call	81105f1c <alt_msgdma_write_extended_descriptor>
8110656c:	103fea1e 	bne	r2,zero,81106518 <__reset+0xfb0e6518>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81106570:	00000206 	br	8110657c <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
81106574:	00bfffc4 	movi	r2,-1
81106578:	00003b06 	br	81106668 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
8110657c:	e0bffd17 	ldw	r2,-12(fp)
81106580:	10800b17 	ldw	r2,44(r2)
81106584:	10001c26 	beq	r2,zero,811065f8 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
81106588:	e0bffd17 	ldw	r2,-12(fp)
8110658c:	10c00d17 	ldw	r3,52(r2)
81106590:	e0bff317 	ldw	r2,-52(fp)
81106594:	1884b03a 	or	r2,r3,r2
81106598:	10800514 	ori	r2,r2,20
8110659c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
811065a0:	e0fff317 	ldw	r3,-52(fp)
811065a4:	00bff7c4 	movi	r2,-33
811065a8:	1884703a 	and	r2,r3,r2
811065ac:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811065b0:	0005303a 	rdctl	r2,status
811065b4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811065b8:	e0fffa17 	ldw	r3,-24(fp)
811065bc:	00bfff84 	movi	r2,-2
811065c0:	1884703a 	and	r2,r3,r2
811065c4:	1001703a 	wrctl	status,r2
  
  return context;
811065c8:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
811065cc:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811065d0:	e0bffd17 	ldw	r2,-12(fp)
811065d4:	10800317 	ldw	r2,12(r2)
811065d8:	10800104 	addi	r2,r2,4
811065dc:	e0fff317 	ldw	r3,-52(fp)
811065e0:	10c00035 	stwio	r3,0(r2)
811065e4:	e0bff417 	ldw	r2,-48(fp)
811065e8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811065ec:	e0bff817 	ldw	r2,-32(fp)
811065f0:	1001703a 	wrctl	status,r2
811065f4:	00001b06 	br	81106664 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
811065f8:	e0bffd17 	ldw	r2,-12(fp)
811065fc:	10c00d17 	ldw	r3,52(r2)
81106600:	e0bff317 	ldw	r2,-52(fp)
81106604:	1884b03a 	or	r2,r3,r2
81106608:	10800114 	ori	r2,r2,4
8110660c:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
81106610:	e0fff317 	ldw	r3,-52(fp)
81106614:	00bff3c4 	movi	r2,-49
81106618:	1884703a 	and	r2,r3,r2
8110661c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81106620:	0005303a 	rdctl	r2,status
81106624:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81106628:	e0fffb17 	ldw	r3,-20(fp)
8110662c:	00bfff84 	movi	r2,-2
81106630:	1884703a 	and	r2,r3,r2
81106634:	1001703a 	wrctl	status,r2
  
  return context;
81106638:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
8110663c:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
81106640:	e0bffd17 	ldw	r2,-12(fp)
81106644:	10800317 	ldw	r2,12(r2)
81106648:	10800104 	addi	r2,r2,4
8110664c:	e0fff317 	ldw	r3,-52(fp)
81106650:	10c00035 	stwio	r3,0(r2)
81106654:	e0bff417 	ldw	r2,-48(fp)
81106658:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8110665c:	e0bff917 	ldw	r2,-28(fp)
81106660:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
81106664:	0005883a 	mov	r2,zero
}
81106668:	e037883a 	mov	sp,fp
8110666c:	dfc00117 	ldw	ra,4(sp)
81106670:	df000017 	ldw	fp,0(sp)
81106674:	dec00204 	addi	sp,sp,8
81106678:	f800283a 	ret

8110667c <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
8110667c:	defff004 	addi	sp,sp,-64
81106680:	dfc00f15 	stw	ra,60(sp)
81106684:	df000e15 	stw	fp,56(sp)
81106688:	df000e04 	addi	fp,sp,56
8110668c:	e13ffd15 	stw	r4,-12(fp)
81106690:	e17ffe15 	stw	r5,-8(fp)
81106694:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
81106698:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
8110669c:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
811066a0:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
811066a4:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811066a8:	e0bffd17 	ldw	r2,-12(fp)
811066ac:	10800317 	ldw	r2,12(r2)
811066b0:	10800204 	addi	r2,r2,8
811066b4:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
811066b8:	10bfffcc 	andi	r2,r2,65535
811066bc:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
811066c0:	e0bffd17 	ldw	r2,-12(fp)
811066c4:	10800317 	ldw	r2,12(r2)
811066c8:	10800204 	addi	r2,r2,8
811066cc:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
811066d0:	1004d43a 	srli	r2,r2,16
811066d4:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
811066d8:	00807804 	movi	r2,480
811066dc:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
811066e0:	00001906 	br	81106748 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
811066e4:	01000044 	movi	r4,1
811066e8:	1107df40 	call	81107df4 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811066ec:	e0bff30b 	ldhu	r2,-52(fp)
811066f0:	1084e230 	cmpltui	r2,r2,5000
811066f4:	1000051e 	bne	r2,zero,8110670c <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
811066f8:	01204474 	movhi	r4,33041
811066fc:	21256f04 	addi	r4,r4,-27204
81106700:	11087a80 	call	811087a8 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
81106704:	00bff084 	movi	r2,-62
81106708:	0000b506 	br	811069e0 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
8110670c:	e0bff30b 	ldhu	r2,-52(fp)
81106710:	10800044 	addi	r2,r2,1
81106714:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81106718:	e0bffd17 	ldw	r2,-12(fp)
8110671c:	10800317 	ldw	r2,12(r2)
81106720:	10800204 	addi	r2,r2,8
81106724:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
81106728:	10bfffcc 	andi	r2,r2,65535
8110672c:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
81106730:	e0bffd17 	ldw	r2,-12(fp)
81106734:	10800317 	ldw	r2,12(r2)
81106738:	10800204 	addi	r2,r2,8
8110673c:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
81106740:	1004d43a 	srli	r2,r2,16
81106744:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81106748:	e0bffd17 	ldw	r2,-12(fp)
8110674c:	10800917 	ldw	r2,36(r2)
81106750:	e0fff517 	ldw	r3,-44(fp)
81106754:	18bfe32e 	bgeu	r3,r2,811066e4 <__reset+0xfb0e66e4>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
81106758:	e0bffd17 	ldw	r2,-12(fp)
8110675c:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
81106760:	e0fff417 	ldw	r3,-48(fp)
81106764:	18bfdf2e 	bgeu	r3,r2,811066e4 <__reset+0xfb0e66e4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81106768:	0005303a 	rdctl	r2,status
8110676c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81106770:	e0fffc17 	ldw	r3,-16(fp)
81106774:	00bfff84 	movi	r2,-2
81106778:	1884703a 	and	r2,r3,r2
8110677c:	1001703a 	wrctl	status,r2
  
  return context;
81106780:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
81106784:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
81106788:	e0bffd17 	ldw	r2,-12(fp)
8110678c:	10800317 	ldw	r2,12(r2)
81106790:	10800104 	addi	r2,r2,4
81106794:	00c00804 	movi	r3,32
81106798:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
8110679c:	e0bffd17 	ldw	r2,-12(fp)
811067a0:	10800317 	ldw	r2,12(r2)
811067a4:	e0fffd17 	ldw	r3,-12(fp)
811067a8:	18c00317 	ldw	r3,12(r3)
811067ac:	18c00037 	ldwio	r3,0(r3)
811067b0:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
811067b4:	e0bffe17 	ldw	r2,-8(fp)
811067b8:	10001b26 	beq	r2,zero,81106828 <alt_msgdma_descriptor_sync_transfer+0x1ac>
811067bc:	e0bfff17 	ldw	r2,-4(fp)
811067c0:	1000191e 	bne	r2,zero,81106828 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
811067c4:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
811067c8:	00000d06 	br	81106800 <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
811067cc:	01000044 	movi	r4,1
811067d0:	1107df40 	call	81107df4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811067d4:	e0bff30b 	ldhu	r2,-52(fp)
811067d8:	1084e230 	cmpltui	r2,r2,5000
811067dc:	1000051e 	bne	r2,zero,811067f4 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
811067e0:	01204474 	movhi	r4,33041
811067e4:	21258304 	addi	r4,r4,-27124
811067e8:	11087a80 	call	811087a8 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
811067ec:	00bff084 	movi	r2,-62
811067f0:	00007b06 	br	811069e0 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
811067f4:	e0bff30b 	ldhu	r2,-52(fp)
811067f8:	10800044 	addi	r2,r2,1
811067fc:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
81106800:	e0bffd17 	ldw	r2,-12(fp)
81106804:	10c00317 	ldw	r3,12(r2)
81106808:	e0bffd17 	ldw	r2,-12(fp)
8110680c:	10800417 	ldw	r2,16(r2)
81106810:	e1bffe17 	ldw	r6,-8(fp)
81106814:	100b883a 	mov	r5,r2
81106818:	1809883a 	mov	r4,r3
8110681c:	1105e880 	call	81105e88 <alt_msgdma_write_standard_descriptor>
81106820:	103fea1e 	bne	r2,zero,811067cc <__reset+0xfb0e67cc>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
81106824:	00001f06 	br	811068a4 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81106828:	e0bffe17 	ldw	r2,-8(fp)
8110682c:	10001b1e 	bne	r2,zero,8110689c <alt_msgdma_descriptor_sync_transfer+0x220>
81106830:	e0bfff17 	ldw	r2,-4(fp)
81106834:	10001926 	beq	r2,zero,8110689c <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
81106838:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
8110683c:	00000d06 	br	81106874 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
81106840:	01000044 	movi	r4,1
81106844:	1107df40 	call	81107df4 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
81106848:	e0bff30b 	ldhu	r2,-52(fp)
8110684c:	1084e230 	cmpltui	r2,r2,5000
81106850:	1000051e 	bne	r2,zero,81106868 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
81106854:	01204474 	movhi	r4,33041
81106858:	21259404 	addi	r4,r4,-27056
8110685c:	11087a80 	call	811087a8 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
81106860:	00bff084 	movi	r2,-62
81106864:	00005e06 	br	811069e0 <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
81106868:	e0bff30b 	ldhu	r2,-52(fp)
8110686c:	10800044 	addi	r2,r2,1
81106870:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
81106874:	e0bffd17 	ldw	r2,-12(fp)
81106878:	10c00317 	ldw	r3,12(r2)
8110687c:	e0bffd17 	ldw	r2,-12(fp)
81106880:	10800417 	ldw	r2,16(r2)
81106884:	e1bfff17 	ldw	r6,-4(fp)
81106888:	100b883a 	mov	r5,r2
8110688c:	1809883a 	mov	r4,r3
81106890:	1105f1c0 	call	81105f1c <alt_msgdma_write_extended_descriptor>
81106894:	103fea1e 	bne	r2,zero,81106840 <__reset+0xfb0e6840>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
81106898:	00000206 	br	811068a4 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
8110689c:	00bfffc4 	movi	r2,-1
811068a0:	00004f06 	br	811069e0 <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
811068a4:	e0bffd17 	ldw	r2,-12(fp)
811068a8:	10800317 	ldw	r2,12(r2)
811068ac:	10800104 	addi	r2,r2,4
811068b0:	e0fffd17 	ldw	r3,-12(fp)
811068b4:	19000d17 	ldw	r4,52(r3)
811068b8:	00fff2c4 	movi	r3,-53
811068bc:	20c6703a 	and	r3,r4,r3
811068c0:	18c00114 	ori	r3,r3,4
811068c4:	10c00035 	stwio	r3,0(r2)
811068c8:	e0bff717 	ldw	r2,-36(fp)
811068cc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811068d0:	e0bff917 	ldw	r2,-28(fp)
811068d4:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
811068d8:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
811068dc:	e0bffd17 	ldw	r2,-12(fp)
811068e0:	10800317 	ldw	r2,12(r2)
811068e4:	10800037 	ldwio	r2,0(r2)
811068e8:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
811068ec:	00001106 	br	81106934 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
811068f0:	01000044 	movi	r4,1
811068f4:	1107df40 	call	81107df4 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
811068f8:	e0bff30b 	ldhu	r2,-52(fp)
811068fc:	1084e230 	cmpltui	r2,r2,5000
81106900:	1000051e 	bne	r2,zero,81106918 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
81106904:	01204474 	movhi	r4,33041
81106908:	2125a504 	addi	r4,r4,-26988
8110690c:	11087a80 	call	811087a8 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
81106910:	00bff084 	movi	r2,-62
81106914:	00003206 	br	811069e0 <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
81106918:	e0bff30b 	ldhu	r2,-52(fp)
8110691c:	10800044 	addi	r2,r2,1
81106920:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
81106924:	e0bffd17 	ldw	r2,-12(fp)
81106928:	10800317 	ldw	r2,12(r2)
8110692c:	10800037 	ldwio	r2,0(r2)
81106930:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
81106934:	e0fff217 	ldw	r3,-56(fp)
81106938:	e0bff817 	ldw	r2,-32(fp)
8110693c:	1884703a 	and	r2,r3,r2
81106940:	1000031e 	bne	r2,zero,81106950 <alt_msgdma_descriptor_sync_transfer+0x2d4>
81106944:	e0bff217 	ldw	r2,-56(fp)
81106948:	1080004c 	andi	r2,r2,1
8110694c:	103fe81e 	bne	r2,zero,811068f0 <__reset+0xfb0e68f0>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
81106950:	e0fff217 	ldw	r3,-56(fp)
81106954:	e0bff817 	ldw	r2,-32(fp)
81106958:	1884703a 	and	r2,r3,r2
8110695c:	10000226 	beq	r2,zero,81106968 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
81106960:	e0bff817 	ldw	r2,-32(fp)
81106964:	00001e06 	br	811069e0 <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
81106968:	e0bffd17 	ldw	r2,-12(fp)
8110696c:	10800317 	ldw	r2,12(r2)
81106970:	10800104 	addi	r2,r2,4
81106974:	10800037 	ldwio	r2,0(r2)
81106978:	10800814 	ori	r2,r2,32
8110697c:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81106980:	0005303a 	rdctl	r2,status
81106984:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81106988:	e0fffa17 	ldw	r3,-24(fp)
8110698c:	00bfff84 	movi	r2,-2
81106990:	1884703a 	and	r2,r3,r2
81106994:	1001703a 	wrctl	status,r2
  
  return context;
81106998:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
8110699c:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
811069a0:	e0bffd17 	ldw	r2,-12(fp)
811069a4:	10800317 	ldw	r2,12(r2)
811069a8:	10800104 	addi	r2,r2,4
811069ac:	e0fff617 	ldw	r3,-40(fp)
811069b0:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
811069b4:	e0bffd17 	ldw	r2,-12(fp)
811069b8:	10800317 	ldw	r2,12(r2)
811069bc:	e0fffd17 	ldw	r3,-12(fp)
811069c0:	18c00317 	ldw	r3,12(r3)
811069c4:	18c00037 	ldwio	r3,0(r3)
811069c8:	10c00035 	stwio	r3,0(r2)
811069cc:	e0bff717 	ldw	r2,-36(fp)
811069d0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811069d4:	e0bffb17 	ldw	r2,-20(fp)
811069d8:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
811069dc:	0005883a 	mov	r2,zero

}
811069e0:	e037883a 	mov	sp,fp
811069e4:	dfc00117 	ldw	ra,4(sp)
811069e8:	df000017 	ldw	fp,0(sp)
811069ec:	dec00204 	addi	sp,sp,8
811069f0:	f800283a 	ret

811069f4 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
811069f4:	defff804 	addi	sp,sp,-32
811069f8:	dfc00715 	stw	ra,28(sp)
811069fc:	df000615 	stw	fp,24(sp)
81106a00:	df000604 	addi	fp,sp,24
81106a04:	e13ffc15 	stw	r4,-16(fp)
81106a08:	e17ffd15 	stw	r5,-12(fp)
81106a0c:	e1bffe15 	stw	r6,-8(fp)
81106a10:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
81106a14:	e0800217 	ldw	r2,8(fp)
81106a18:	d8800115 	stw	r2,4(sp)
81106a1c:	e0bfff17 	ldw	r2,-4(fp)
81106a20:	d8800015 	stw	r2,0(sp)
81106a24:	e1fffe17 	ldw	r7,-8(fp)
81106a28:	000d883a 	mov	r6,zero
81106a2c:	e17ffd17 	ldw	r5,-12(fp)
81106a30:	e13ffc17 	ldw	r4,-16(fp)
81106a34:	11061cc0 	call	811061cc <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
81106a38:	e037883a 	mov	sp,fp
81106a3c:	dfc00117 	ldw	ra,4(sp)
81106a40:	df000017 	ldw	fp,0(sp)
81106a44:	dec00204 	addi	sp,sp,8
81106a48:	f800283a 	ret

81106a4c <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
81106a4c:	defff804 	addi	sp,sp,-32
81106a50:	dfc00715 	stw	ra,28(sp)
81106a54:	df000615 	stw	fp,24(sp)
81106a58:	df000604 	addi	fp,sp,24
81106a5c:	e13ffc15 	stw	r4,-16(fp)
81106a60:	e17ffd15 	stw	r5,-12(fp)
81106a64:	e1bffe15 	stw	r6,-8(fp)
81106a68:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81106a6c:	e0800217 	ldw	r2,8(fp)
81106a70:	d8800115 	stw	r2,4(sp)
81106a74:	e0bfff17 	ldw	r2,-4(fp)
81106a78:	d8800015 	stw	r2,0(sp)
81106a7c:	000f883a 	mov	r7,zero
81106a80:	e1bffe17 	ldw	r6,-8(fp)
81106a84:	e17ffd17 	ldw	r5,-12(fp)
81106a88:	e13ffc17 	ldw	r4,-16(fp)
81106a8c:	11061cc0 	call	811061cc <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
81106a90:	e037883a 	mov	sp,fp
81106a94:	dfc00117 	ldw	ra,4(sp)
81106a98:	df000017 	ldw	fp,0(sp)
81106a9c:	dec00204 	addi	sp,sp,8
81106aa0:	f800283a 	ret

81106aa4 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81106aa4:	defff804 	addi	sp,sp,-32
81106aa8:	dfc00715 	stw	ra,28(sp)
81106aac:	df000615 	stw	fp,24(sp)
81106ab0:	df000604 	addi	fp,sp,24
81106ab4:	e13ffc15 	stw	r4,-16(fp)
81106ab8:	e17ffd15 	stw	r5,-12(fp)
81106abc:	e1bffe15 	stw	r6,-8(fp)
81106ac0:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
81106ac4:	e0800317 	ldw	r2,12(fp)
81106ac8:	d8800115 	stw	r2,4(sp)
81106acc:	e0800217 	ldw	r2,8(fp)
81106ad0:	d8800015 	stw	r2,0(sp)
81106ad4:	e1ffff17 	ldw	r7,-4(fp)
81106ad8:	e1bffe17 	ldw	r6,-8(fp)
81106adc:	e17ffd17 	ldw	r5,-12(fp)
81106ae0:	e13ffc17 	ldw	r4,-16(fp)
81106ae4:	11061cc0 	call	811061cc <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
81106ae8:	e037883a 	mov	sp,fp
81106aec:	dfc00117 	ldw	ra,4(sp)
81106af0:	df000017 	ldw	fp,0(sp)
81106af4:	dec00204 	addi	sp,sp,8
81106af8:	f800283a 	ret

81106afc <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
81106afc:	defff004 	addi	sp,sp,-64
81106b00:	dfc00f15 	stw	ra,60(sp)
81106b04:	df000e15 	stw	fp,56(sp)
81106b08:	df000e04 	addi	fp,sp,56
81106b0c:	e13ff915 	stw	r4,-28(fp)
81106b10:	e17ffa15 	stw	r5,-24(fp)
81106b14:	e1bffb15 	stw	r6,-20(fp)
81106b18:	e1fffc15 	stw	r7,-16(fp)
81106b1c:	e1000317 	ldw	r4,12(fp)
81106b20:	e0c00417 	ldw	r3,16(fp)
81106b24:	e0800517 	ldw	r2,20(fp)
81106b28:	e13ffd0d 	sth	r4,-12(fp)
81106b2c:	e0fffe05 	stb	r3,-8(fp)
81106b30:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81106b34:	e0bffd0b 	ldhu	r2,-12(fp)
81106b38:	e0fffe03 	ldbu	r3,-8(fp)
81106b3c:	e13fff0b 	ldhu	r4,-4(fp)
81106b40:	d9000615 	stw	r4,24(sp)
81106b44:	d8000515 	stw	zero,20(sp)
81106b48:	d8c00415 	stw	r3,16(sp)
81106b4c:	d8000315 	stw	zero,12(sp)
81106b50:	d8800215 	stw	r2,8(sp)
81106b54:	e0800217 	ldw	r2,8(fp)
81106b58:	d8800115 	stw	r2,4(sp)
81106b5c:	e0bffc17 	ldw	r2,-16(fp)
81106b60:	d8800015 	stw	r2,0(sp)
81106b64:	e1fffb17 	ldw	r7,-20(fp)
81106b68:	000d883a 	mov	r6,zero
81106b6c:	e17ffa17 	ldw	r5,-24(fp)
81106b70:	e13ff917 	ldw	r4,-28(fp)
81106b74:	11062580 	call	81106258 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
81106b78:	e037883a 	mov	sp,fp
81106b7c:	dfc00117 	ldw	ra,4(sp)
81106b80:	df000017 	ldw	fp,0(sp)
81106b84:	dec00204 	addi	sp,sp,8
81106b88:	f800283a 	ret

81106b8c <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
81106b8c:	defff004 	addi	sp,sp,-64
81106b90:	dfc00f15 	stw	ra,60(sp)
81106b94:	df000e15 	stw	fp,56(sp)
81106b98:	df000e04 	addi	fp,sp,56
81106b9c:	e13ff915 	stw	r4,-28(fp)
81106ba0:	e17ffa15 	stw	r5,-24(fp)
81106ba4:	e1bffb15 	stw	r6,-20(fp)
81106ba8:	e1fffc15 	stw	r7,-16(fp)
81106bac:	e1000317 	ldw	r4,12(fp)
81106bb0:	e0c00417 	ldw	r3,16(fp)
81106bb4:	e0800517 	ldw	r2,20(fp)
81106bb8:	e13ffd0d 	sth	r4,-12(fp)
81106bbc:	e0fffe05 	stb	r3,-8(fp)
81106bc0:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
81106bc4:	e0bffd0b 	ldhu	r2,-12(fp)
81106bc8:	e0fffe03 	ldbu	r3,-8(fp)
81106bcc:	e13fff0b 	ldhu	r4,-4(fp)
81106bd0:	d8000615 	stw	zero,24(sp)
81106bd4:	d9000515 	stw	r4,20(sp)
81106bd8:	d8000415 	stw	zero,16(sp)
81106bdc:	d8c00315 	stw	r3,12(sp)
81106be0:	d8800215 	stw	r2,8(sp)
81106be4:	e0800217 	ldw	r2,8(fp)
81106be8:	d8800115 	stw	r2,4(sp)
81106bec:	e0bffc17 	ldw	r2,-16(fp)
81106bf0:	d8800015 	stw	r2,0(sp)
81106bf4:	000f883a 	mov	r7,zero
81106bf8:	e1bffb17 	ldw	r6,-20(fp)
81106bfc:	e17ffa17 	ldw	r5,-24(fp)
81106c00:	e13ff917 	ldw	r4,-28(fp)
81106c04:	11062580 	call	81106258 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
81106c08:	e037883a 	mov	sp,fp
81106c0c:	dfc00117 	ldw	ra,4(sp)
81106c10:	df000017 	ldw	fp,0(sp)
81106c14:	dec00204 	addi	sp,sp,8
81106c18:	f800283a 	ret

81106c1c <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
81106c1c:	deffee04 	addi	sp,sp,-72
81106c20:	dfc01115 	stw	ra,68(sp)
81106c24:	df001015 	stw	fp,64(sp)
81106c28:	df001004 	addi	fp,sp,64
81106c2c:	e13ff715 	stw	r4,-36(fp)
81106c30:	e17ff815 	stw	r5,-32(fp)
81106c34:	e1bff915 	stw	r6,-28(fp)
81106c38:	e1fffa15 	stw	r7,-24(fp)
81106c3c:	e1800417 	ldw	r6,16(fp)
81106c40:	e1400517 	ldw	r5,20(fp)
81106c44:	e1000617 	ldw	r4,24(fp)
81106c48:	e0c00717 	ldw	r3,28(fp)
81106c4c:	e0800817 	ldw	r2,32(fp)
81106c50:	e1bffb0d 	sth	r6,-20(fp)
81106c54:	e17ffc05 	stb	r5,-16(fp)
81106c58:	e13ffd05 	stb	r4,-12(fp)
81106c5c:	e0fffe0d 	sth	r3,-8(fp)
81106c60:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
81106c64:	e0bffb0b 	ldhu	r2,-20(fp)
81106c68:	e0fffc03 	ldbu	r3,-16(fp)
81106c6c:	e13ffd03 	ldbu	r4,-12(fp)
81106c70:	e17ffe0b 	ldhu	r5,-8(fp)
81106c74:	e1bfff0b 	ldhu	r6,-4(fp)
81106c78:	d9800615 	stw	r6,24(sp)
81106c7c:	d9400515 	stw	r5,20(sp)
81106c80:	d9000415 	stw	r4,16(sp)
81106c84:	d8c00315 	stw	r3,12(sp)
81106c88:	d8800215 	stw	r2,8(sp)
81106c8c:	e0800317 	ldw	r2,12(fp)
81106c90:	d8800115 	stw	r2,4(sp)
81106c94:	e0800217 	ldw	r2,8(fp)
81106c98:	d8800015 	stw	r2,0(sp)
81106c9c:	e1fffa17 	ldw	r7,-24(fp)
81106ca0:	e1bff917 	ldw	r6,-28(fp)
81106ca4:	e17ff817 	ldw	r5,-32(fp)
81106ca8:	e13ff717 	ldw	r4,-36(fp)
81106cac:	11062580 	call	81106258 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
81106cb0:	e037883a 	mov	sp,fp
81106cb4:	dfc00117 	ldw	ra,4(sp)
81106cb8:	df000017 	ldw	fp,0(sp)
81106cbc:	dec00204 	addi	sp,sp,8
81106cc0:	f800283a 	ret

81106cc4 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81106cc4:	defffb04 	addi	sp,sp,-20
81106cc8:	df000415 	stw	fp,16(sp)
81106ccc:	df000404 	addi	fp,sp,16
81106cd0:	e13ffc15 	stw	r4,-16(fp)
81106cd4:	e17ffd15 	stw	r5,-12(fp)
81106cd8:	e1bffe15 	stw	r6,-8(fp)
81106cdc:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
81106ce0:	e0bffc17 	ldw	r2,-16(fp)
81106ce4:	10c01217 	ldw	r3,72(r2)
81106ce8:	e0800117 	ldw	r2,4(fp)
81106cec:	18800436 	bltu	r3,r2,81106d00 <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
81106cf0:	e0bffc17 	ldw	r2,-16(fp)
81106cf4:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
81106cf8:	10803fcc 	andi	r2,r2,255
81106cfc:	10000226 	beq	r2,zero,81106d08 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
81106d00:	00bffa84 	movi	r2,-22
81106d04:	00001406 	br	81106d58 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
81106d08:	e0bffd17 	ldw	r2,-12(fp)
81106d0c:	e0fffe17 	ldw	r3,-8(fp)
81106d10:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
81106d14:	e0bffd17 	ldw	r2,-12(fp)
81106d18:	e0ffff17 	ldw	r3,-4(fp)
81106d1c:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81106d20:	e0bffd17 	ldw	r2,-12(fp)
81106d24:	e0c00117 	ldw	r3,4(fp)
81106d28:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
81106d2c:	e0fffd17 	ldw	r3,-12(fp)
81106d30:	e0bffd17 	ldw	r2,-12(fp)
81106d34:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81106d38:	e0c00217 	ldw	r3,8(fp)
81106d3c:	00900034 	movhi	r2,16384
81106d40:	10bfffc4 	addi	r2,r2,-1
81106d44:	1884703a 	and	r2,r3,r2
81106d48:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
81106d4c:	e0bffd17 	ldw	r2,-12(fp)
81106d50:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
81106d54:	0005883a 	mov	r2,zero
}
81106d58:	e037883a 	mov	sp,fp
81106d5c:	df000017 	ldw	fp,0(sp)
81106d60:	dec00104 	addi	sp,sp,4
81106d64:	f800283a 	ret

81106d68 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
81106d68:	defff404 	addi	sp,sp,-48
81106d6c:	df000b15 	stw	fp,44(sp)
81106d70:	df000b04 	addi	fp,sp,44
81106d74:	e13ff715 	stw	r4,-36(fp)
81106d78:	e17ff815 	stw	r5,-32(fp)
81106d7c:	e1bff915 	stw	r6,-28(fp)
81106d80:	e1fffa15 	stw	r7,-24(fp)
81106d84:	e1800517 	ldw	r6,20(fp)
81106d88:	e1400617 	ldw	r5,24(fp)
81106d8c:	e1000717 	ldw	r4,28(fp)
81106d90:	e0c00817 	ldw	r3,32(fp)
81106d94:	e0800917 	ldw	r2,36(fp)
81106d98:	e1bffb0d 	sth	r6,-20(fp)
81106d9c:	e17ffc05 	stb	r5,-16(fp)
81106da0:	e13ffd05 	stb	r4,-12(fp)
81106da4:	e0fffe0d 	sth	r3,-8(fp)
81106da8:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81106dac:	e0bff717 	ldw	r2,-36(fp)
81106db0:	10c01217 	ldw	r3,72(r2)
81106db4:	e0800317 	ldw	r2,12(fp)
81106db8:	18801936 	bltu	r3,r2,81106e20 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
81106dbc:	e13ff717 	ldw	r4,-36(fp)
81106dc0:	20801317 	ldw	r2,76(r4)
81106dc4:	20c01417 	ldw	r3,80(r4)
81106dc8:	e13ffe0b 	ldhu	r4,-8(fp)
81106dcc:	213fffcc 	andi	r4,r4,65535
81106dd0:	2015883a 	mov	r10,r4
81106dd4:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
81106dd8:	1ac01136 	bltu	r3,r11,81106e20 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81106ddc:	58c0011e 	bne	r11,r3,81106de4 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
81106de0:	12800f36 	bltu	r2,r10,81106e20 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81106de4:	e13ff717 	ldw	r4,-36(fp)
81106de8:	20801317 	ldw	r2,76(r4)
81106dec:	20c01417 	ldw	r3,80(r4)
81106df0:	e13fff0b 	ldhu	r4,-4(fp)
81106df4:	213fffcc 	andi	r4,r4,65535
81106df8:	2011883a 	mov	r8,r4
81106dfc:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
81106e00:	1a400736 	bltu	r3,r9,81106e20 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
81106e04:	48c0011e 	bne	r9,r3,81106e0c <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
81106e08:	12000536 	bltu	r2,r8,81106e20 <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
81106e0c:	e0bff717 	ldw	r2,-36(fp)
81106e10:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
81106e14:	10803fcc 	andi	r2,r2,255
81106e18:	10800060 	cmpeqi	r2,r2,1
81106e1c:	1000021e 	bne	r2,zero,81106e28 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
81106e20:	00bffa84 	movi	r2,-22
81106e24:	00003106 	br	81106eec <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
81106e28:	e0bff817 	ldw	r2,-32(fp)
81106e2c:	e0fff917 	ldw	r3,-28(fp)
81106e30:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
81106e34:	e0bff817 	ldw	r2,-32(fp)
81106e38:	e0fffa17 	ldw	r3,-24(fp)
81106e3c:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
81106e40:	e0bff817 	ldw	r2,-32(fp)
81106e44:	e0c00117 	ldw	r3,4(fp)
81106e48:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
81106e4c:	e0bff817 	ldw	r2,-32(fp)
81106e50:	e0c00217 	ldw	r3,8(fp)
81106e54:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
81106e58:	e0bff817 	ldw	r2,-32(fp)
81106e5c:	e0c00317 	ldw	r3,12(fp)
81106e60:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
81106e64:	e0bff817 	ldw	r2,-32(fp)
81106e68:	e0fffb0b 	ldhu	r3,-20(fp)
81106e6c:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
81106e70:	e0bff817 	ldw	r2,-32(fp)
81106e74:	e0fffc03 	ldbu	r3,-16(fp)
81106e78:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
81106e7c:	e0bff817 	ldw	r2,-32(fp)
81106e80:	e0fffd03 	ldbu	r3,-12(fp)
81106e84:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
81106e88:	e0bff817 	ldw	r2,-32(fp)
81106e8c:	e0fffe0b 	ldhu	r3,-8(fp)
81106e90:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
81106e94:	e0bff817 	ldw	r2,-32(fp)
81106e98:	e0ffff0b 	ldhu	r3,-4(fp)
81106e9c:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
81106ea0:	e0bff817 	ldw	r2,-32(fp)
81106ea4:	1019883a 	mov	r12,r2
81106ea8:	001b883a 	mov	r13,zero
81106eac:	e33ff515 	stw	r12,-44(fp)
81106eb0:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
81106eb4:	e0fff517 	ldw	r3,-44(fp)
81106eb8:	e0bff817 	ldw	r2,-32(fp)
81106ebc:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
81106ec0:	e0fff617 	ldw	r3,-40(fp)
81106ec4:	e0bff817 	ldw	r2,-32(fp)
81106ec8:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
81106ecc:	e0c00417 	ldw	r3,16(fp)
81106ed0:	00900034 	movhi	r2,16384
81106ed4:	10bfffc4 	addi	r2,r2,-1
81106ed8:	1884703a 	and	r2,r3,r2
81106edc:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
81106ee0:	e0bff817 	ldw	r2,-32(fp)
81106ee4:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
81106ee8:	0005883a 	mov	r2,zero
}
81106eec:	e037883a 	mov	sp,fp
81106ef0:	df000017 	ldw	fp,0(sp)
81106ef4:	dec00104 	addi	sp,sp,4
81106ef8:	f800283a 	ret

81106efc <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
81106efc:	defff804 	addi	sp,sp,-32
81106f00:	dfc00715 	stw	ra,28(sp)
81106f04:	df000615 	stw	fp,24(sp)
81106f08:	df000604 	addi	fp,sp,24
81106f0c:	e13ffc15 	stw	r4,-16(fp)
81106f10:	e17ffd15 	stw	r5,-12(fp)
81106f14:	e1bffe15 	stw	r6,-8(fp)
81106f18:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81106f1c:	e0800317 	ldw	r2,12(fp)
81106f20:	d8800115 	stw	r2,4(sp)
81106f24:	e0800217 	ldw	r2,8(fp)
81106f28:	d8800015 	stw	r2,0(sp)
81106f2c:	e1ffff17 	ldw	r7,-4(fp)
81106f30:	e1bffe17 	ldw	r6,-8(fp)
81106f34:	e17ffd17 	ldw	r5,-12(fp)
81106f38:	e13ffc17 	ldw	r4,-16(fp)
81106f3c:	1106cc40 	call	81106cc4 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
81106f40:	e037883a 	mov	sp,fp
81106f44:	dfc00117 	ldw	ra,4(sp)
81106f48:	df000017 	ldw	fp,0(sp)
81106f4c:	dec00204 	addi	sp,sp,8
81106f50:	f800283a 	ret

81106f54 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
81106f54:	defff804 	addi	sp,sp,-32
81106f58:	dfc00715 	stw	ra,28(sp)
81106f5c:	df000615 	stw	fp,24(sp)
81106f60:	df000604 	addi	fp,sp,24
81106f64:	e13ffc15 	stw	r4,-16(fp)
81106f68:	e17ffd15 	stw	r5,-12(fp)
81106f6c:	e1bffe15 	stw	r6,-8(fp)
81106f70:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81106f74:	e0800217 	ldw	r2,8(fp)
81106f78:	d8800115 	stw	r2,4(sp)
81106f7c:	e0bfff17 	ldw	r2,-4(fp)
81106f80:	d8800015 	stw	r2,0(sp)
81106f84:	e1fffe17 	ldw	r7,-8(fp)
81106f88:	000d883a 	mov	r6,zero
81106f8c:	e17ffd17 	ldw	r5,-12(fp)
81106f90:	e13ffc17 	ldw	r4,-16(fp)
81106f94:	1106cc40 	call	81106cc4 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
81106f98:	e037883a 	mov	sp,fp
81106f9c:	dfc00117 	ldw	ra,4(sp)
81106fa0:	df000017 	ldw	fp,0(sp)
81106fa4:	dec00204 	addi	sp,sp,8
81106fa8:	f800283a 	ret

81106fac <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
81106fac:	defff804 	addi	sp,sp,-32
81106fb0:	dfc00715 	stw	ra,28(sp)
81106fb4:	df000615 	stw	fp,24(sp)
81106fb8:	df000604 	addi	fp,sp,24
81106fbc:	e13ffc15 	stw	r4,-16(fp)
81106fc0:	e17ffd15 	stw	r5,-12(fp)
81106fc4:	e1bffe15 	stw	r6,-8(fp)
81106fc8:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
81106fcc:	e0800217 	ldw	r2,8(fp)
81106fd0:	d8800115 	stw	r2,4(sp)
81106fd4:	e0bfff17 	ldw	r2,-4(fp)
81106fd8:	d8800015 	stw	r2,0(sp)
81106fdc:	000f883a 	mov	r7,zero
81106fe0:	e1bffe17 	ldw	r6,-8(fp)
81106fe4:	e17ffd17 	ldw	r5,-12(fp)
81106fe8:	e13ffc17 	ldw	r4,-16(fp)
81106fec:	1106cc40 	call	81106cc4 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
81106ff0:	e037883a 	mov	sp,fp
81106ff4:	dfc00117 	ldw	ra,4(sp)
81106ff8:	df000017 	ldw	fp,0(sp)
81106ffc:	dec00204 	addi	sp,sp,8
81107000:	f800283a 	ret

81107004 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
81107004:	deffee04 	addi	sp,sp,-72
81107008:	dfc01115 	stw	ra,68(sp)
8110700c:	df001015 	stw	fp,64(sp)
81107010:	df001004 	addi	fp,sp,64
81107014:	e13ff915 	stw	r4,-28(fp)
81107018:	e17ffa15 	stw	r5,-24(fp)
8110701c:	e1bffb15 	stw	r6,-20(fp)
81107020:	e1fffc15 	stw	r7,-16(fp)
81107024:	e1000417 	ldw	r4,16(fp)
81107028:	e0c00517 	ldw	r3,20(fp)
8110702c:	e0800617 	ldw	r2,24(fp)
81107030:	e13ffd0d 	sth	r4,-12(fp)
81107034:	e0fffe05 	stb	r3,-8(fp)
81107038:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
8110703c:	e0bffd0b 	ldhu	r2,-12(fp)
81107040:	e0fffe03 	ldbu	r3,-8(fp)
81107044:	e13fff0b 	ldhu	r4,-4(fp)
81107048:	d9000815 	stw	r4,32(sp)
8110704c:	d8000715 	stw	zero,28(sp)
81107050:	d8c00615 	stw	r3,24(sp)
81107054:	d8000515 	stw	zero,20(sp)
81107058:	d8800415 	stw	r2,16(sp)
8110705c:	e0800317 	ldw	r2,12(fp)
81107060:	d8800315 	stw	r2,12(sp)
81107064:	e0800217 	ldw	r2,8(fp)
81107068:	d8800215 	stw	r2,8(sp)
8110706c:	e0bffc17 	ldw	r2,-16(fp)
81107070:	d8800115 	stw	r2,4(sp)
81107074:	e0bffb17 	ldw	r2,-20(fp)
81107078:	d8800015 	stw	r2,0(sp)
8110707c:	000f883a 	mov	r7,zero
81107080:	000d883a 	mov	r6,zero
81107084:	e17ffa17 	ldw	r5,-24(fp)
81107088:	e13ff917 	ldw	r4,-28(fp)
8110708c:	1106d680 	call	81106d68 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
81107090:	e037883a 	mov	sp,fp
81107094:	dfc00117 	ldw	ra,4(sp)
81107098:	df000017 	ldw	fp,0(sp)
8110709c:	dec00204 	addi	sp,sp,8
811070a0:	f800283a 	ret

811070a4 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
811070a4:	deffee04 	addi	sp,sp,-72
811070a8:	dfc01115 	stw	ra,68(sp)
811070ac:	df001015 	stw	fp,64(sp)
811070b0:	df001004 	addi	fp,sp,64
811070b4:	e13ff915 	stw	r4,-28(fp)
811070b8:	e17ffa15 	stw	r5,-24(fp)
811070bc:	e1bffb15 	stw	r6,-20(fp)
811070c0:	e1fffc15 	stw	r7,-16(fp)
811070c4:	e1000417 	ldw	r4,16(fp)
811070c8:	e0c00517 	ldw	r3,20(fp)
811070cc:	e0800617 	ldw	r2,24(fp)
811070d0:	e13ffd0d 	sth	r4,-12(fp)
811070d4:	e0fffe05 	stb	r3,-8(fp)
811070d8:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
811070dc:	e0bffd0b 	ldhu	r2,-12(fp)
811070e0:	e0fffe03 	ldbu	r3,-8(fp)
811070e4:	e13fff0b 	ldhu	r4,-4(fp)
811070e8:	d8000815 	stw	zero,32(sp)
811070ec:	d9000715 	stw	r4,28(sp)
811070f0:	d8000615 	stw	zero,24(sp)
811070f4:	d8c00515 	stw	r3,20(sp)
811070f8:	d8800415 	stw	r2,16(sp)
811070fc:	e0800317 	ldw	r2,12(fp)
81107100:	d8800315 	stw	r2,12(sp)
81107104:	e0800217 	ldw	r2,8(fp)
81107108:	d8800215 	stw	r2,8(sp)
8110710c:	d8000115 	stw	zero,4(sp)
81107110:	d8000015 	stw	zero,0(sp)
81107114:	e1fffc17 	ldw	r7,-16(fp)
81107118:	e1bffb17 	ldw	r6,-20(fp)
8110711c:	e17ffa17 	ldw	r5,-24(fp)
81107120:	e13ff917 	ldw	r4,-28(fp)
81107124:	1106d680 	call	81106d68 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
81107128:	e037883a 	mov	sp,fp
8110712c:	dfc00117 	ldw	ra,4(sp)
81107130:	df000017 	ldw	fp,0(sp)
81107134:	dec00204 	addi	sp,sp,8
81107138:	f800283a 	ret

8110713c <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
8110713c:	deffec04 	addi	sp,sp,-80
81107140:	dfc01315 	stw	ra,76(sp)
81107144:	df001215 	stw	fp,72(sp)
81107148:	df001204 	addi	fp,sp,72
8110714c:	e13ff715 	stw	r4,-36(fp)
81107150:	e17ff815 	stw	r5,-32(fp)
81107154:	e1bff915 	stw	r6,-28(fp)
81107158:	e1fffa15 	stw	r7,-24(fp)
8110715c:	e1800617 	ldw	r6,24(fp)
81107160:	e1400717 	ldw	r5,28(fp)
81107164:	e1000817 	ldw	r4,32(fp)
81107168:	e0c00917 	ldw	r3,36(fp)
8110716c:	e0800a17 	ldw	r2,40(fp)
81107170:	e1bffb0d 	sth	r6,-20(fp)
81107174:	e17ffc05 	stb	r5,-16(fp)
81107178:	e13ffd05 	stb	r4,-12(fp)
8110717c:	e0fffe0d 	sth	r3,-8(fp)
81107180:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
81107184:	e0bffb0b 	ldhu	r2,-20(fp)
81107188:	e0fffc03 	ldbu	r3,-16(fp)
8110718c:	e13ffd03 	ldbu	r4,-12(fp)
81107190:	e17ffe0b 	ldhu	r5,-8(fp)
81107194:	e1bfff0b 	ldhu	r6,-4(fp)
81107198:	d9800815 	stw	r6,32(sp)
8110719c:	d9400715 	stw	r5,28(sp)
811071a0:	d9000615 	stw	r4,24(sp)
811071a4:	d8c00515 	stw	r3,20(sp)
811071a8:	d8800415 	stw	r2,16(sp)
811071ac:	e0800517 	ldw	r2,20(fp)
811071b0:	d8800315 	stw	r2,12(sp)
811071b4:	e0800417 	ldw	r2,16(fp)
811071b8:	d8800215 	stw	r2,8(sp)
811071bc:	e0800317 	ldw	r2,12(fp)
811071c0:	d8800115 	stw	r2,4(sp)
811071c4:	e0800217 	ldw	r2,8(fp)
811071c8:	d8800015 	stw	r2,0(sp)
811071cc:	e1fffa17 	ldw	r7,-24(fp)
811071d0:	e1bff917 	ldw	r6,-28(fp)
811071d4:	e17ff817 	ldw	r5,-32(fp)
811071d8:	e13ff717 	ldw	r4,-36(fp)
811071dc:	1106d680 	call	81106d68 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
811071e0:	e037883a 	mov	sp,fp
811071e4:	dfc00117 	ldw	ra,4(sp)
811071e8:	df000017 	ldw	fp,0(sp)
811071ec:	dec00204 	addi	sp,sp,8
811071f0:	f800283a 	ret

811071f4 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
811071f4:	defffc04 	addi	sp,sp,-16
811071f8:	df000315 	stw	fp,12(sp)
811071fc:	df000304 	addi	fp,sp,12
81107200:	e13ffe15 	stw	r4,-8(fp)
81107204:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
81107208:	e0bfff17 	ldw	r2,-4(fp)
8110720c:	1000021e 	bne	r2,zero,81107218 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81107210:	00bffa84 	movi	r2,-22
81107214:	00002f06 	br	811072d4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
81107218:	e0bfff17 	ldw	r2,-4(fp)
8110721c:	10c00317 	ldw	r3,12(r2)
81107220:	e0bfff17 	ldw	r2,-4(fp)
81107224:	18800226 	beq	r3,r2,81107230 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
81107228:	00bffa84 	movi	r2,-22
8110722c:	00002906 	br	811072d4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
81107230:	e0bffe17 	ldw	r2,-8(fp)
81107234:	10800017 	ldw	r2,0(r2)
81107238:	1000051e 	bne	r2,zero,81107250 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
8110723c:	e0bffe17 	ldw	r2,-8(fp)
81107240:	e0ffff17 	ldw	r3,-4(fp)
81107244:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
81107248:	0005883a 	mov	r2,zero
8110724c:	00002106 	br	811072d4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
81107250:	e0bffe17 	ldw	r2,-8(fp)
81107254:	10c00017 	ldw	r3,0(r2)
81107258:	e0bfff17 	ldw	r2,-4(fp)
8110725c:	1880021e 	bne	r3,r2,81107268 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
81107260:	00bffa84 	movi	r2,-22
81107264:	00001b06 	br	811072d4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
81107268:	e0bffe17 	ldw	r2,-8(fp)
8110726c:	10800017 	ldw	r2,0(r2)
81107270:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
81107274:	00000906 	br	8110729c <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
81107278:	e0bffd17 	ldw	r2,-12(fp)
8110727c:	10c00317 	ldw	r3,12(r2)
81107280:	e0bfff17 	ldw	r2,-4(fp)
81107284:	1880021e 	bne	r3,r2,81107290 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
81107288:	00bffa84 	movi	r2,-22
8110728c:	00001106 	br	811072d4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
81107290:	e0bffd17 	ldw	r2,-12(fp)
81107294:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
81107298:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
8110729c:	e0bffd17 	ldw	r2,-12(fp)
811072a0:	10800317 	ldw	r2,12(r2)
811072a4:	e0fffe17 	ldw	r3,-8(fp)
811072a8:	18c00017 	ldw	r3,0(r3)
811072ac:	10fff21e 	bne	r2,r3,81107278 <__reset+0xfb0e7278>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
811072b0:	e0ffff17 	ldw	r3,-4(fp)
811072b4:	e0bffd17 	ldw	r2,-12(fp)
811072b8:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
811072bc:	e0bffe17 	ldw	r2,-8(fp)
811072c0:	10800017 	ldw	r2,0(r2)
811072c4:	1007883a 	mov	r3,r2
811072c8:	e0bfff17 	ldw	r2,-4(fp)
811072cc:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
811072d0:	0005883a 	mov	r2,zero
}
811072d4:	e037883a 	mov	sp,fp
811072d8:	df000017 	ldw	fp,0(sp)
811072dc:	dec00104 	addi	sp,sp,4
811072e0:	f800283a 	ret

811072e4 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
811072e4:	defff804 	addi	sp,sp,-32
811072e8:	df000715 	stw	fp,28(sp)
811072ec:	df000704 	addi	fp,sp,28
811072f0:	e13ffe15 	stw	r4,-8(fp)
811072f4:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
811072f8:	e13fff17 	ldw	r4,-4(fp)
811072fc:	2000021e 	bne	r4,zero,81107308 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
81107300:	00bffa84 	movi	r2,-22
81107304:	00005906 	br	8110746c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
81107308:	e13fff17 	ldw	r4,-4(fp)
8110730c:	2015883a 	mov	r10,r4
81107310:	0017883a 	mov	r11,zero
81107314:	e2bffc15 	stw	r10,-16(fp)
81107318:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
8110731c:	e13fff17 	ldw	r4,-4(fp)
81107320:	21400317 	ldw	r5,12(r4)
81107324:	e13ffc17 	ldw	r4,-16(fp)
81107328:	29000626 	beq	r5,r4,81107344 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
8110732c:	e13fff17 	ldw	r4,-4(fp)
81107330:	21400b17 	ldw	r5,44(r4)
81107334:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
81107338:	29000226 	beq	r5,r4,81107344 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
8110733c:	00bffa84 	movi	r2,-22
81107340:	00004a06 	br	8110746c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
81107344:	e13ffe17 	ldw	r4,-8(fp)
81107348:	21000017 	ldw	r4,0(r4)
8110734c:	2000051e 	bne	r4,zero,81107364 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
81107350:	e0bffe17 	ldw	r2,-8(fp)
81107354:	e0ffff17 	ldw	r3,-4(fp)
81107358:	10c00015 	stw	r3,0(r2)
		return 0;
8110735c:	0005883a 	mov	r2,zero
81107360:	00004206 	br	8110746c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
81107364:	e13ffe17 	ldw	r4,-8(fp)
81107368:	21400017 	ldw	r5,0(r4)
8110736c:	e13fff17 	ldw	r4,-4(fp)
81107370:	2900021e 	bne	r5,r4,8110737c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
81107374:	00bffa84 	movi	r2,-22
81107378:	00003c06 	br	8110746c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
8110737c:	e13ffe17 	ldw	r4,-8(fp)
81107380:	21000017 	ldw	r4,0(r4)
81107384:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
81107388:	e13ffe17 	ldw	r4,-8(fp)
8110738c:	21000017 	ldw	r4,0(r4)
81107390:	2011883a 	mov	r8,r4
81107394:	0013883a 	mov	r9,zero
81107398:	e23ffa15 	stw	r8,-24(fp)
8110739c:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
811073a0:	00001806 	br	81107404 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
811073a4:	e13fff17 	ldw	r4,-4(fp)
811073a8:	200d883a 	mov	r6,r4
811073ac:	000f883a 	mov	r7,zero
811073b0:	e1bffc15 	stw	r6,-16(fp)
811073b4:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
811073b8:	e13ff917 	ldw	r4,-28(fp)
811073bc:	21400317 	ldw	r5,12(r4)
811073c0:	e13ffc17 	ldw	r4,-16(fp)
811073c4:	2900061e 	bne	r5,r4,811073e0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
811073c8:	e13ff917 	ldw	r4,-28(fp)
811073cc:	21400b17 	ldw	r5,44(r4)
811073d0:	e13ffd17 	ldw	r4,-12(fp)
811073d4:	2900021e 	bne	r5,r4,811073e0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
811073d8:	00bffa84 	movi	r2,-22
811073dc:	00002306 	br	8110746c <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
811073e0:	e13ff917 	ldw	r4,-28(fp)
811073e4:	21000317 	ldw	r4,12(r4)
811073e8:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
811073ec:	e13ff917 	ldw	r4,-28(fp)
811073f0:	21000b17 	ldw	r4,44(r4)
811073f4:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
811073f8:	e13ffc17 	ldw	r4,-16(fp)
811073fc:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81107400:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81107404:	e13ff917 	ldw	r4,-28(fp)
81107408:	21400317 	ldw	r5,12(r4)
8110740c:	e13ffa17 	ldw	r4,-24(fp)
81107410:	29000426 	beq	r5,r4,81107424 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
81107414:	e13ff917 	ldw	r4,-28(fp)
81107418:	21400b17 	ldw	r5,44(r4)
8110741c:	e13ffb17 	ldw	r4,-20(fp)
81107420:	293fe01e 	bne	r5,r4,811073a4 <__reset+0xfb0e73a4>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
81107424:	e13fff17 	ldw	r4,-4(fp)
81107428:	2005883a 	mov	r2,r4
8110742c:	0007883a 	mov	r3,zero
81107430:	e0bffc15 	stw	r2,-16(fp)
81107434:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
81107438:	e0fffc17 	ldw	r3,-16(fp)
8110743c:	e0bff917 	ldw	r2,-28(fp)
81107440:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
81107444:	e0fffd17 	ldw	r3,-12(fp)
81107448:	e0bff917 	ldw	r2,-28(fp)
8110744c:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
81107450:	e0fffa17 	ldw	r3,-24(fp)
81107454:	e0bfff17 	ldw	r2,-4(fp)
81107458:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
8110745c:	e0fffb17 	ldw	r3,-20(fp)
81107460:	e0bfff17 	ldw	r2,-4(fp)
81107464:	10c00b15 	stw	r3,44(r2)
	return 0;
81107468:	0005883a 	mov	r2,zero
}
8110746c:	e037883a 	mov	sp,fp
81107470:	df000017 	ldw	fp,0(sp)
81107474:	dec00104 	addi	sp,sp,4
81107478:	f800283a 	ret

8110747c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
8110747c:	defffc04 	addi	sp,sp,-16
81107480:	df000315 	stw	fp,12(sp)
81107484:	df000304 	addi	fp,sp,12
81107488:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
8110748c:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
81107490:	e0bfff17 	ldw	r2,-4(fp)
81107494:	1000021e 	bne	r2,zero,811074a0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81107498:	00bffa84 	movi	r2,-22
8110749c:	00001906 	br	81107504 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
811074a0:	e0bfff17 	ldw	r2,-4(fp)
811074a4:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
811074a8:	00000a06 	br	811074d4 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
811074ac:	e0bffd17 	ldw	r2,-12(fp)
811074b0:	10800717 	ldw	r2,28(r2)
811074b4:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
811074b8:	e0bffe17 	ldw	r2,-8(fp)
811074bc:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
811074c0:	e0bffd17 	ldw	r2,-12(fp)
811074c4:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
811074c8:	e0bffd17 	ldw	r2,-12(fp)
811074cc:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
811074d0:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
811074d4:	e0bffd17 	ldw	r2,-12(fp)
811074d8:	10c00317 	ldw	r3,12(r2)
811074dc:	e0bfff17 	ldw	r2,-4(fp)
811074e0:	18bff21e 	bne	r3,r2,811074ac <__reset+0xfb0e74ac>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
811074e4:	e0bffd17 	ldw	r2,-12(fp)
811074e8:	10800717 	ldw	r2,28(r2)
811074ec:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
811074f0:	e0bffe17 	ldw	r2,-8(fp)
811074f4:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
811074f8:	e0bffd17 	ldw	r2,-12(fp)
811074fc:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
81107500:	0005883a 	mov	r2,zero
}
81107504:	e037883a 	mov	sp,fp
81107508:	df000017 	ldw	fp,0(sp)
8110750c:	dec00104 	addi	sp,sp,4
81107510:	f800283a 	ret

81107514 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
81107514:	defff804 	addi	sp,sp,-32
81107518:	df000715 	stw	fp,28(sp)
8110751c:	df000704 	addi	fp,sp,28
81107520:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
81107524:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
81107528:	e13fff17 	ldw	r4,-4(fp)
8110752c:	2000021e 	bne	r4,zero,81107538 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
81107530:	00bffa84 	movi	r2,-22
81107534:	00002806 	br	811075d8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
81107538:	e13fff17 	ldw	r4,-4(fp)
8110753c:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
81107540:	e13fff17 	ldw	r4,-4(fp)
81107544:	2005883a 	mov	r2,r4
81107548:	0007883a 	mov	r3,zero
8110754c:	e0bffb15 	stw	r2,-20(fp)
81107550:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81107554:	00001006 	br	81107598 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
81107558:	e0bff917 	ldw	r2,-28(fp)
8110755c:	10800f17 	ldw	r2,60(r2)
81107560:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
81107564:	e0bffa17 	ldw	r2,-24(fp)
81107568:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
8110756c:	e0bff917 	ldw	r2,-28(fp)
81107570:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
81107574:	e0bff917 	ldw	r2,-28(fp)
81107578:	10800317 	ldw	r2,12(r2)
8110757c:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
81107580:	e0bff917 	ldw	r2,-28(fp)
81107584:	10800b17 	ldw	r2,44(r2)
81107588:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
8110758c:	e0bffd17 	ldw	r2,-12(fp)
81107590:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
81107594:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
81107598:	e0bff917 	ldw	r2,-28(fp)
8110759c:	10c00317 	ldw	r3,12(r2)
811075a0:	e0bffb17 	ldw	r2,-20(fp)
811075a4:	18800426 	beq	r3,r2,811075b8 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
811075a8:	e0bff917 	ldw	r2,-28(fp)
811075ac:	10c00b17 	ldw	r3,44(r2)
811075b0:	e0bffc17 	ldw	r2,-16(fp)
811075b4:	18bfe81e 	bne	r3,r2,81107558 <__reset+0xfb0e7558>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
811075b8:	e0bff917 	ldw	r2,-28(fp)
811075bc:	10800f17 	ldw	r2,60(r2)
811075c0:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
811075c4:	e0bffa17 	ldw	r2,-24(fp)
811075c8:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
811075cc:	e0bff917 	ldw	r2,-28(fp)
811075d0:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
811075d4:	0005883a 	mov	r2,zero
}
811075d8:	e037883a 	mov	sp,fp
811075dc:	df000017 	ldw	fp,0(sp)
811075e0:	dec00104 	addi	sp,sp,4
811075e4:	f800283a 	ret

811075e8 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
811075e8:	deffef04 	addi	sp,sp,-68
811075ec:	df001015 	stw	fp,64(sp)
811075f0:	df001004 	addi	fp,sp,64
811075f4:	e13ffb15 	stw	r4,-20(fp)
811075f8:	e17ffc15 	stw	r5,-16(fp)
811075fc:	e1bffd15 	stw	r6,-12(fp)
81107600:	3807883a 	mov	r3,r7
81107604:	e0800117 	ldw	r2,4(fp)
81107608:	e0fffe05 	stb	r3,-8(fp)
8110760c:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
81107610:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
81107614:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
81107618:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
8110761c:	e0bffc17 	ldw	r2,-16(fp)
81107620:	e0bff915 	stw	r2,-28(fp)
81107624:	e0bffd17 	ldw	r2,-12(fp)
81107628:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
8110762c:	e0bffb17 	ldw	r2,-20(fp)
81107630:	10800617 	ldw	r2,24(r2)
81107634:	10800037 	ldwio	r2,0(r2)
81107638:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
8110763c:	e0bff017 	ldw	r2,-64(fp)
81107640:	1080004c 	andi	r2,r2,1
81107644:	10000226 	beq	r2,zero,81107650 <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
81107648:	00bffc04 	movi	r2,-16
8110764c:	00009206 	br	81107898 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81107650:	00800804 	movi	r2,32
81107654:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81107658:	0005303a 	rdctl	r2,status
8110765c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81107660:	e0fff517 	ldw	r3,-44(fp)
81107664:	00bfff84 	movi	r2,-2
81107668:	1884703a 	and	r2,r3,r2
8110766c:	1001703a 	wrctl	status,r2
  
  return context;
81107670:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
81107674:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81107678:	e0bffb17 	ldw	r2,-20(fp)
8110767c:	10800317 	ldw	r2,12(r2)
81107680:	10800104 	addi	r2,r2,4
81107684:	e0fff117 	ldw	r3,-60(fp)
81107688:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
8110768c:	e0bffb17 	ldw	r2,-20(fp)
81107690:	10800317 	ldw	r2,12(r2)
81107694:	e0fffb17 	ldw	r3,-20(fp)
81107698:	18c00317 	ldw	r3,12(r3)
8110769c:	18c00037 	ldwio	r3,0(r3)
811076a0:	10c00035 	stwio	r3,0(r2)
811076a4:	e0bff217 	ldw	r2,-56(fp)
811076a8:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811076ac:	e0bff317 	ldw	r2,-52(fp)
811076b0:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
811076b4:	e0bffb17 	ldw	r2,-20(fp)
811076b8:	10800b17 	ldw	r2,44(r2)
811076bc:	10002326 	beq	r2,zero,8110774c <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
811076c0:	e0bffb17 	ldw	r2,-20(fp)
811076c4:	10c00d17 	ldw	r3,52(r2)
811076c8:	e0bff117 	ldw	r2,-60(fp)
811076cc:	1884b03a 	or	r2,r3,r2
811076d0:	10800514 	ori	r2,r2,20
811076d4:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
811076d8:	e0fff117 	ldw	r3,-60(fp)
811076dc:	00bff7c4 	movi	r2,-33
811076e0:	1884703a 	and	r2,r3,r2
811076e4:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
811076e8:	e0bff017 	ldw	r2,-64(fp)
811076ec:	10800214 	ori	r2,r2,8
811076f0:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811076f4:	0005303a 	rdctl	r2,status
811076f8:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811076fc:	e0fff717 	ldw	r3,-36(fp)
81107700:	00bfff84 	movi	r2,-2
81107704:	1884703a 	and	r2,r3,r2
81107708:	1001703a 	wrctl	status,r2
  
  return context;
8110770c:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
81107710:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
81107714:	e0bffb17 	ldw	r2,-20(fp)
81107718:	10800317 	ldw	r2,12(r2)
8110771c:	10800104 	addi	r2,r2,4
81107720:	e0fff117 	ldw	r3,-60(fp)
81107724:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81107728:	e0bffb17 	ldw	r2,-20(fp)
8110772c:	10800617 	ldw	r2,24(r2)
81107730:	e0fff017 	ldw	r3,-64(fp)
81107734:	10c00035 	stwio	r3,0(r2)
81107738:	e0bff217 	ldw	r2,-56(fp)
8110773c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81107740:	e0bff417 	ldw	r2,-48(fp)
81107744:	1001703a 	wrctl	status,r2
81107748:	00002306 	br	811077d8 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
8110774c:	e0bffb17 	ldw	r2,-20(fp)
81107750:	10c00d17 	ldw	r3,52(r2)
81107754:	e0bff117 	ldw	r2,-60(fp)
81107758:	1884b03a 	or	r2,r3,r2
8110775c:	10800114 	ori	r2,r2,4
81107760:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
81107764:	e0fff117 	ldw	r3,-60(fp)
81107768:	00bff3c4 	movi	r2,-49
8110776c:	1884703a 	and	r2,r3,r2
81107770:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
81107774:	e0fff017 	ldw	r3,-64(fp)
81107778:	00bffdc4 	movi	r2,-9
8110777c:	1884703a 	and	r2,r3,r2
81107780:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81107784:	0005303a 	rdctl	r2,status
81107788:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
8110778c:	e0fff817 	ldw	r3,-32(fp)
81107790:	00bfff84 	movi	r2,-2
81107794:	1884703a 	and	r2,r3,r2
81107798:	1001703a 	wrctl	status,r2
  
  return context;
8110779c:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
811077a0:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
811077a4:	e0bffb17 	ldw	r2,-20(fp)
811077a8:	10800317 	ldw	r2,12(r2)
811077ac:	10800104 	addi	r2,r2,4
811077b0:	e0fff117 	ldw	r3,-60(fp)
811077b4:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
811077b8:	e0bffb17 	ldw	r2,-20(fp)
811077bc:	10800617 	ldw	r2,24(r2)
811077c0:	e0fff017 	ldw	r3,-64(fp)
811077c4:	10c00035 	stwio	r3,0(r2)
811077c8:	e0bff217 	ldw	r2,-56(fp)
811077cc:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811077d0:	e0bff617 	ldw	r2,-40(fp)
811077d4:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
811077d8:	e0bffb17 	ldw	r2,-20(fp)
811077dc:	10800617 	ldw	r2,24(r2)
811077e0:	10800104 	addi	r2,r2,4
811077e4:	e0fff917 	ldw	r3,-28(fp)
811077e8:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
811077ec:	e0bffb17 	ldw	r2,-20(fp)
811077f0:	10800617 	ldw	r2,24(r2)
811077f4:	10800204 	addi	r2,r2,8
811077f8:	e0fffa17 	ldw	r3,-24(fp)
811077fc:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
81107800:	e0bffe03 	ldbu	r2,-8(fp)
81107804:	10000426 	beq	r2,zero,81107818 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
81107808:	e0bff017 	ldw	r2,-64(fp)
8110780c:	10800414 	ori	r2,r2,16
81107810:	e0bff015 	stw	r2,-64(fp)
81107814:	00000406 	br	81107828 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
81107818:	e0fff017 	ldw	r3,-64(fp)
8110781c:	00bffbc4 	movi	r2,-17
81107820:	1884703a 	and	r2,r3,r2
81107824:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
81107828:	e0bfff03 	ldbu	r2,-4(fp)
8110782c:	10000e26 	beq	r2,zero,81107868 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
81107830:	e0bff017 	ldw	r2,-64(fp)
81107834:	10800094 	ori	r2,r2,2
81107838:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
8110783c:	e0bffb17 	ldw	r2,-20(fp)
81107840:	10800617 	ldw	r2,24(r2)
81107844:	10800304 	addi	r2,r2,12
81107848:	10800037 	ldwio	r2,0(r2)
8110784c:	10000a1e 	bne	r2,zero,81107878 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
81107850:	e0bffb17 	ldw	r2,-20(fp)
81107854:	10800617 	ldw	r2,24(r2)
81107858:	10800304 	addi	r2,r2,12
8110785c:	00c03fc4 	movi	r3,255
81107860:	10c00035 	stwio	r3,0(r2)
81107864:	00000406 	br	81107878 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
81107868:	e0fff017 	ldw	r3,-64(fp)
8110786c:	00bfff44 	movi	r2,-3
81107870:	1884703a 	and	r2,r3,r2
81107874:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
81107878:	e0bff017 	ldw	r2,-64(fp)
8110787c:	10800054 	ori	r2,r2,1
81107880:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
81107884:	e0bffb17 	ldw	r2,-20(fp)
81107888:	10800617 	ldw	r2,24(r2)
8110788c:	e0fff017 	ldw	r3,-64(fp)
81107890:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
81107894:	0005883a 	mov	r2,zero
}
81107898:	e037883a 	mov	sp,fp
8110789c:	df000017 	ldw	fp,0(sp)
811078a0:	dec00104 	addi	sp,sp,4
811078a4:	f800283a 	ret

811078a8 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
811078a8:	defff704 	addi	sp,sp,-36
811078ac:	dfc00815 	stw	ra,32(sp)
811078b0:	df000715 	stw	fp,28(sp)
811078b4:	dc400615 	stw	r17,24(sp)
811078b8:	dc000515 	stw	r16,20(sp)
811078bc:	df000704 	addi	fp,sp,28
811078c0:	e13ffa15 	stw	r4,-24(fp)
811078c4:	e17ffb15 	stw	r5,-20(fp)
811078c8:	3007883a 	mov	r3,r6
811078cc:	3805883a 	mov	r2,r7
811078d0:	e0fffc05 	stb	r3,-16(fp)
811078d4:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
811078d8:	e13ffb17 	ldw	r4,-20(fp)
811078dc:	110747c0 	call	8110747c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
811078e0:	10000226 	beq	r2,zero,811078ec <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
811078e4:	00bffa84 	movi	r2,-22
811078e8:	00000b06 	br	81107918 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
811078ec:	e0bffb17 	ldw	r2,-20(fp)
811078f0:	1021883a 	mov	r16,r2
811078f4:	0023883a 	mov	r17,zero
811078f8:	e0fffc03 	ldbu	r3,-16(fp)
811078fc:	e0bffd03 	ldbu	r2,-12(fp)
81107900:	d8800015 	stw	r2,0(sp)
81107904:	180f883a 	mov	r7,r3
81107908:	800b883a 	mov	r5,r16
8110790c:	880d883a 	mov	r6,r17
81107910:	e13ffa17 	ldw	r4,-24(fp)
81107914:	11075e80 	call	811075e8 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
81107918:	e6fffe04 	addi	sp,fp,-8
8110791c:	dfc00317 	ldw	ra,12(sp)
81107920:	df000217 	ldw	fp,8(sp)
81107924:	dc400117 	ldw	r17,4(sp)
81107928:	dc000017 	ldw	r16,0(sp)
8110792c:	dec00404 	addi	sp,sp,16
81107930:	f800283a 	ret

81107934 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
81107934:	defff704 	addi	sp,sp,-36
81107938:	dfc00815 	stw	ra,32(sp)
8110793c:	df000715 	stw	fp,28(sp)
81107940:	dc400615 	stw	r17,24(sp)
81107944:	dc000515 	stw	r16,20(sp)
81107948:	df000704 	addi	fp,sp,28
8110794c:	e13ffa15 	stw	r4,-24(fp)
81107950:	e17ffb15 	stw	r5,-20(fp)
81107954:	3007883a 	mov	r3,r6
81107958:	3805883a 	mov	r2,r7
8110795c:	e0fffc05 	stb	r3,-16(fp)
81107960:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
81107964:	e13ffb17 	ldw	r4,-20(fp)
81107968:	11075140 	call	81107514 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
8110796c:	10000226 	beq	r2,zero,81107978 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
81107970:	00bffa84 	movi	r2,-22
81107974:	00000b06 	br	811079a4 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
81107978:	e0bffb17 	ldw	r2,-20(fp)
8110797c:	1021883a 	mov	r16,r2
81107980:	0023883a 	mov	r17,zero
81107984:	e0fffc03 	ldbu	r3,-16(fp)
81107988:	e0bffd03 	ldbu	r2,-12(fp)
8110798c:	d8800015 	stw	r2,0(sp)
81107990:	180f883a 	mov	r7,r3
81107994:	800b883a 	mov	r5,r16
81107998:	880d883a 	mov	r6,r17
8110799c:	e13ffa17 	ldw	r4,-24(fp)
811079a0:	11075e80 	call	811075e8 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
811079a4:	e6fffe04 	addi	sp,fp,-8
811079a8:	dfc00317 	ldw	ra,12(sp)
811079ac:	df000217 	ldw	fp,8(sp)
811079b0:	dc400117 	ldw	r17,4(sp)
811079b4:	dc000017 	ldw	r16,0(sp)
811079b8:	dec00404 	addi	sp,sp,16
811079bc:	f800283a 	ret

811079c0 <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
811079c0:	defffc04 	addi	sp,sp,-16
811079c4:	dfc00315 	stw	ra,12(sp)
811079c8:	df000215 	stw	fp,8(sp)
811079cc:	df000204 	addi	fp,sp,8
811079d0:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
811079d4:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
811079d8:	d1600d04 	addi	r5,gp,-32716
811079dc:	e13fff17 	ldw	r4,-4(fp)
811079e0:	11080e40 	call	811080e4 <alt_find_dev>
811079e4:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
811079e8:	e0bffe17 	ldw	r2,-8(fp)
811079ec:	1000041e 	bne	r2,zero,81107a00 <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
811079f0:	1105e4c0 	call	81105e4c <alt_get_errno>
811079f4:	1007883a 	mov	r3,r2
811079f8:	008004c4 	movi	r2,19
811079fc:	18800015 	stw	r2,0(r3)
    }

    return dev;
81107a00:	e0bffe17 	ldw	r2,-8(fp)
}
81107a04:	e037883a 	mov	sp,fp
81107a08:	dfc00117 	ldw	ra,4(sp)
81107a0c:	df000017 	ldw	fp,0(sp)
81107a10:	dec00204 	addi	sp,sp,8
81107a14:	f800283a 	ret

81107a18 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
81107a18:	defff804 	addi	sp,sp,-32
81107a1c:	dfc00715 	stw	ra,28(sp)
81107a20:	df000615 	stw	fp,24(sp)
81107a24:	df000604 	addi	fp,sp,24
81107a28:	e13ffd15 	stw	r4,-12(fp)
81107a2c:	e17ffe15 	stw	r5,-8(fp)
81107a30:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
81107a34:	e0bffd17 	ldw	r2,-12(fp)
81107a38:	10801783 	ldbu	r2,94(r2)
81107a3c:	10803fcc 	andi	r2,r2,255
81107a40:	10000b26 	beq	r2,zero,81107a70 <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
81107a44:	e0bffd17 	ldw	r2,-12(fp)
81107a48:	10800617 	ldw	r2,24(r2)
81107a4c:	00c00104 	movi	r3,4
81107a50:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
81107a54:	0001883a 	nop
81107a58:	e0bffd17 	ldw	r2,-12(fp)
81107a5c:	10800617 	ldw	r2,24(r2)
81107a60:	10800037 	ldwio	r2,0(r2)
81107a64:	1080010c 	andi	r2,r2,4
81107a68:	1005d0ba 	srai	r2,r2,2
81107a6c:	103ffa1e 	bne	r2,zero,81107a58 <__reset+0xfb0e7a58>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
81107a70:	e0bffd17 	ldw	r2,-12(fp)
81107a74:	10800317 	ldw	r2,12(r2)
81107a78:	10800104 	addi	r2,r2,4
81107a7c:	00c00084 	movi	r3,2
81107a80:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81107a84:	0001883a 	nop
81107a88:	e0bffd17 	ldw	r2,-12(fp)
81107a8c:	10800317 	ldw	r2,12(r2)
81107a90:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
81107a94:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
81107a98:	103ffb1e 	bne	r2,zero,81107a88 <__reset+0xfb0e7a88>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
81107a9c:	e0bffd17 	ldw	r2,-12(fp)
81107aa0:	10800317 	ldw	r2,12(r2)
81107aa4:	10800104 	addi	r2,r2,4
81107aa8:	10800037 	ldwio	r2,0(r2)
81107aac:	1007883a 	mov	r3,r2
81107ab0:	00bffbc4 	movi	r2,-17
81107ab4:	1884703a 	and	r2,r3,r2
81107ab8:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
81107abc:	e0bffb17 	ldw	r2,-20(fp)
81107ac0:	10800814 	ori	r2,r2,32
81107ac4:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
81107ac8:	e0bffd17 	ldw	r2,-12(fp)
81107acc:	10800317 	ldw	r2,12(r2)
81107ad0:	10800104 	addi	r2,r2,4
81107ad4:	e0fffb17 	ldw	r3,-20(fp)
81107ad8:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
81107adc:	e0bffd17 	ldw	r2,-12(fp)
81107ae0:	10800317 	ldw	r2,12(r2)
81107ae4:	e0fffd17 	ldw	r3,-12(fp)
81107ae8:	18c00317 	ldw	r3,12(r3)
81107aec:	18c00037 	ldwio	r3,0(r3)
81107af0:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
81107af4:	e0bffd17 	ldw	r2,-12(fp)
81107af8:	10801783 	ldbu	r2,94(r2)
81107afc:	10803fcc 	andi	r2,r2,255
81107b00:	10000826 	beq	r2,zero,81107b24 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
81107b04:	e0bffd17 	ldw	r2,-12(fp)
81107b08:	10800617 	ldw	r2,24(r2)
81107b0c:	10800404 	addi	r2,r2,16
81107b10:	e0fffd17 	ldw	r3,-12(fp)
81107b14:	18c00617 	ldw	r3,24(r3)
81107b18:	18c00404 	addi	r3,r3,16
81107b1c:	18c00037 	ldwio	r3,0(r3)
81107b20:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
81107b24:	d1600d04 	addi	r5,gp,-32716
81107b28:	e13ffd17 	ldw	r4,-12(fp)
81107b2c:	1107f800 	call	81107f80 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
81107b30:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
81107b34:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
81107b38:	e0bffc17 	ldw	r2,-16(fp)
81107b3c:	1000081e 	bne	r2,zero,81107b60 <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
81107b40:	d8000015 	stw	zero,0(sp)
81107b44:	e1fffd17 	ldw	r7,-12(fp)
81107b48:	01a04434 	movhi	r6,33040
81107b4c:	31981204 	addi	r6,r6,24648
81107b50:	e17fff17 	ldw	r5,-4(fp)
81107b54:	e13ffe17 	ldw	r4,-8(fp)
81107b58:	11081740 	call	81108174 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
81107b5c:	00000406 	br	81107b70 <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
81107b60:	01204474 	movhi	r4,33041
81107b64:	2125b704 	addi	r4,r4,-26916
81107b68:	11087a80 	call	811087a8 <alt_printf>
    }
    
    return;
81107b6c:	0001883a 	nop

}
81107b70:	e037883a 	mov	sp,fp
81107b74:	dfc00117 	ldw	ra,4(sp)
81107b78:	df000017 	ldw	fp,0(sp)
81107b7c:	dec00204 	addi	sp,sp,8
81107b80:	f800283a 	ret

81107b84 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
81107b84:	defffb04 	addi	sp,sp,-20
81107b88:	df000415 	stw	fp,16(sp)
81107b8c:	df000404 	addi	fp,sp,16
81107b90:	e13ffc15 	stw	r4,-16(fp)
81107b94:	e17ffd15 	stw	r5,-12(fp)
81107b98:	e1bffe15 	stw	r6,-8(fp)
81107b9c:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
81107ba0:	e0bffc17 	ldw	r2,-16(fp)
81107ba4:	e0fffd17 	ldw	r3,-12(fp)
81107ba8:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
81107bac:	e0bffc17 	ldw	r2,-16(fp)
81107bb0:	e0ffff17 	ldw	r3,-4(fp)
81107bb4:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
81107bb8:	e0bffc17 	ldw	r2,-16(fp)
81107bbc:	e0fffe17 	ldw	r3,-8(fp)
81107bc0:	10c00d15 	stw	r3,52(r2)

    return ;
81107bc4:	0001883a 	nop
}
81107bc8:	e037883a 	mov	sp,fp
81107bcc:	df000017 	ldw	fp,0(sp)
81107bd0:	dec00104 	addi	sp,sp,4
81107bd4:	f800283a 	ret

81107bd8 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81107bd8:	defffc04 	addi	sp,sp,-16
81107bdc:	dfc00315 	stw	ra,12(sp)
81107be0:	df000215 	stw	fp,8(sp)
81107be4:	df000204 	addi	fp,sp,8
81107be8:	e13ffe15 	stw	r4,-8(fp)
81107bec:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
81107bf0:	000d883a 	mov	r6,zero
81107bf4:	e17fff17 	ldw	r5,-4(fp)
81107bf8:	e13ffe17 	ldw	r4,-8(fp)
81107bfc:	11063ac0 	call	811063ac <alt_msgdma_descriptor_async_transfer>

}
81107c00:	e037883a 	mov	sp,fp
81107c04:	dfc00117 	ldw	ra,4(sp)
81107c08:	df000017 	ldw	fp,0(sp)
81107c0c:	dec00204 	addi	sp,sp,8
81107c10:	f800283a 	ret

81107c14 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81107c14:	defffc04 	addi	sp,sp,-16
81107c18:	dfc00315 	stw	ra,12(sp)
81107c1c:	df000215 	stw	fp,8(sp)
81107c20:	df000204 	addi	fp,sp,8
81107c24:	e13ffe15 	stw	r4,-8(fp)
81107c28:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
81107c2c:	e1bfff17 	ldw	r6,-4(fp)
81107c30:	000b883a 	mov	r5,zero
81107c34:	e13ffe17 	ldw	r4,-8(fp)
81107c38:	11063ac0 	call	811063ac <alt_msgdma_descriptor_async_transfer>
}
81107c3c:	e037883a 	mov	sp,fp
81107c40:	dfc00117 	ldw	ra,4(sp)
81107c44:	df000017 	ldw	fp,0(sp)
81107c48:	dec00204 	addi	sp,sp,8
81107c4c:	f800283a 	ret

81107c50 <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
81107c50:	defffc04 	addi	sp,sp,-16
81107c54:	dfc00315 	stw	ra,12(sp)
81107c58:	df000215 	stw	fp,8(sp)
81107c5c:	df000204 	addi	fp,sp,8
81107c60:	e13ffe15 	stw	r4,-8(fp)
81107c64:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
81107c68:	000d883a 	mov	r6,zero
81107c6c:	e17fff17 	ldw	r5,-4(fp)
81107c70:	e13ffe17 	ldw	r4,-8(fp)
81107c74:	110667c0 	call	8110667c <alt_msgdma_descriptor_sync_transfer>
}
81107c78:	e037883a 	mov	sp,fp
81107c7c:	dfc00117 	ldw	ra,4(sp)
81107c80:	df000017 	ldw	fp,0(sp)
81107c84:	dec00204 	addi	sp,sp,8
81107c88:	f800283a 	ret

81107c8c <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
81107c8c:	defffc04 	addi	sp,sp,-16
81107c90:	dfc00315 	stw	ra,12(sp)
81107c94:	df000215 	stw	fp,8(sp)
81107c98:	df000204 	addi	fp,sp,8
81107c9c:	e13ffe15 	stw	r4,-8(fp)
81107ca0:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
81107ca4:	e1bfff17 	ldw	r6,-4(fp)
81107ca8:	000b883a 	mov	r5,zero
81107cac:	e13ffe17 	ldw	r4,-8(fp)
81107cb0:	110667c0 	call	8110667c <alt_msgdma_descriptor_sync_transfer>
}
81107cb4:	e037883a 	mov	sp,fp
81107cb8:	dfc00117 	ldw	ra,4(sp)
81107cbc:	df000017 	ldw	fp,0(sp)
81107cc0:	dec00204 	addi	sp,sp,8
81107cc4:	f800283a 	ret

81107cc8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
81107cc8:	defff504 	addi	sp,sp,-44
81107ccc:	df000a15 	stw	fp,40(sp)
81107cd0:	df000a04 	addi	fp,sp,40
81107cd4:	e13ffc15 	stw	r4,-16(fp)
81107cd8:	e17ffd15 	stw	r5,-12(fp)
81107cdc:	e1bffe15 	stw	r6,-8(fp)
81107ce0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
81107ce4:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
81107ce8:	d0a01a17 	ldw	r2,-32664(gp)
  
  if (alt_ticks_per_second ())
81107cec:	10003c26 	beq	r2,zero,81107de0 <alt_alarm_start+0x118>
  {
    if (alarm)
81107cf0:	e0bffc17 	ldw	r2,-16(fp)
81107cf4:	10003826 	beq	r2,zero,81107dd8 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
81107cf8:	e0bffc17 	ldw	r2,-16(fp)
81107cfc:	e0fffe17 	ldw	r3,-8(fp)
81107d00:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
81107d04:	e0bffc17 	ldw	r2,-16(fp)
81107d08:	e0ffff17 	ldw	r3,-4(fp)
81107d0c:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81107d10:	0005303a 	rdctl	r2,status
81107d14:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81107d18:	e0fff917 	ldw	r3,-28(fp)
81107d1c:	00bfff84 	movi	r2,-2
81107d20:	1884703a 	and	r2,r3,r2
81107d24:	1001703a 	wrctl	status,r2
  
  return context;
81107d28:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
81107d2c:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
81107d30:	d0a01b17 	ldw	r2,-32660(gp)
      
      current_nticks = alt_nticks();
81107d34:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
81107d38:	e0fffd17 	ldw	r3,-12(fp)
81107d3c:	e0bff617 	ldw	r2,-40(fp)
81107d40:	1885883a 	add	r2,r3,r2
81107d44:	10c00044 	addi	r3,r2,1
81107d48:	e0bffc17 	ldw	r2,-16(fp)
81107d4c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
81107d50:	e0bffc17 	ldw	r2,-16(fp)
81107d54:	10c00217 	ldw	r3,8(r2)
81107d58:	e0bff617 	ldw	r2,-40(fp)
81107d5c:	1880042e 	bgeu	r3,r2,81107d70 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
81107d60:	e0bffc17 	ldw	r2,-16(fp)
81107d64:	00c00044 	movi	r3,1
81107d68:	10c00405 	stb	r3,16(r2)
81107d6c:	00000206 	br	81107d78 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
81107d70:	e0bffc17 	ldw	r2,-16(fp)
81107d74:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
81107d78:	e0bffc17 	ldw	r2,-16(fp)
81107d7c:	d0e01004 	addi	r3,gp,-32704
81107d80:	e0fffa15 	stw	r3,-24(fp)
81107d84:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81107d88:	e0bffb17 	ldw	r2,-20(fp)
81107d8c:	e0fffa17 	ldw	r3,-24(fp)
81107d90:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81107d94:	e0bffa17 	ldw	r2,-24(fp)
81107d98:	10c00017 	ldw	r3,0(r2)
81107d9c:	e0bffb17 	ldw	r2,-20(fp)
81107da0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81107da4:	e0bffa17 	ldw	r2,-24(fp)
81107da8:	10800017 	ldw	r2,0(r2)
81107dac:	e0fffb17 	ldw	r3,-20(fp)
81107db0:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81107db4:	e0bffa17 	ldw	r2,-24(fp)
81107db8:	e0fffb17 	ldw	r3,-20(fp)
81107dbc:	10c00015 	stw	r3,0(r2)
81107dc0:	e0bff817 	ldw	r2,-32(fp)
81107dc4:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81107dc8:	e0bff717 	ldw	r2,-36(fp)
81107dcc:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
81107dd0:	0005883a 	mov	r2,zero
81107dd4:	00000306 	br	81107de4 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
81107dd8:	00bffa84 	movi	r2,-22
81107ddc:	00000106 	br	81107de4 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
81107de0:	00bfde84 	movi	r2,-134
  }
}
81107de4:	e037883a 	mov	sp,fp
81107de8:	df000017 	ldw	fp,0(sp)
81107dec:	dec00104 	addi	sp,sp,4
81107df0:	f800283a 	ret

81107df4 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
81107df4:	defffb04 	addi	sp,sp,-20
81107df8:	df000415 	stw	fp,16(sp)
81107dfc:	df000404 	addi	fp,sp,16
81107e00:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
81107e04:	008000c4 	movi	r2,3
81107e08:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
81107e0c:	e0fffd17 	ldw	r3,-12(fp)
81107e10:	008003f4 	movhi	r2,15
81107e14:	10909004 	addi	r2,r2,16960
81107e18:	1887383a 	mul	r3,r3,r2
81107e1c:	00817db4 	movhi	r2,1526
81107e20:	10b84004 	addi	r2,r2,-7936
81107e24:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
81107e28:	00a00034 	movhi	r2,32768
81107e2c:	10bfffc4 	addi	r2,r2,-1
81107e30:	10c5203a 	divu	r2,r2,r3
81107e34:	e0ffff17 	ldw	r3,-4(fp)
81107e38:	1885203a 	divu	r2,r3,r2
81107e3c:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
81107e40:	e0bffe17 	ldw	r2,-8(fp)
81107e44:	10002526 	beq	r2,zero,81107edc <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
81107e48:	e03ffc15 	stw	zero,-16(fp)
81107e4c:	00001406 	br	81107ea0 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
81107e50:	00a00034 	movhi	r2,32768
81107e54:	10bfffc4 	addi	r2,r2,-1
81107e58:	10bfffc4 	addi	r2,r2,-1
81107e5c:	103ffe1e 	bne	r2,zero,81107e58 <__reset+0xfb0e7e58>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
81107e60:	e0fffd17 	ldw	r3,-12(fp)
81107e64:	008003f4 	movhi	r2,15
81107e68:	10909004 	addi	r2,r2,16960
81107e6c:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
81107e70:	00817db4 	movhi	r2,1526
81107e74:	10b84004 	addi	r2,r2,-7936
81107e78:	10c7203a 	divu	r3,r2,r3
81107e7c:	00a00034 	movhi	r2,32768
81107e80:	10bfffc4 	addi	r2,r2,-1
81107e84:	10c5203a 	divu	r2,r2,r3
81107e88:	e0ffff17 	ldw	r3,-4(fp)
81107e8c:	1885c83a 	sub	r2,r3,r2
81107e90:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
81107e94:	e0bffc17 	ldw	r2,-16(fp)
81107e98:	10800044 	addi	r2,r2,1
81107e9c:	e0bffc15 	stw	r2,-16(fp)
81107ea0:	e0fffc17 	ldw	r3,-16(fp)
81107ea4:	e0bffe17 	ldw	r2,-8(fp)
81107ea8:	18bfe916 	blt	r3,r2,81107e50 <__reset+0xfb0e7e50>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
81107eac:	e0fffd17 	ldw	r3,-12(fp)
81107eb0:	008003f4 	movhi	r2,15
81107eb4:	10909004 	addi	r2,r2,16960
81107eb8:	1887383a 	mul	r3,r3,r2
81107ebc:	00817db4 	movhi	r2,1526
81107ec0:	10b84004 	addi	r2,r2,-7936
81107ec4:	10c7203a 	divu	r3,r2,r3
81107ec8:	e0bfff17 	ldw	r2,-4(fp)
81107ecc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81107ed0:	10bfffc4 	addi	r2,r2,-1
81107ed4:	103ffe1e 	bne	r2,zero,81107ed0 <__reset+0xfb0e7ed0>
81107ed8:	00000b06 	br	81107f08 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
81107edc:	e0fffd17 	ldw	r3,-12(fp)
81107ee0:	008003f4 	movhi	r2,15
81107ee4:	10909004 	addi	r2,r2,16960
81107ee8:	1887383a 	mul	r3,r3,r2
81107eec:	00817db4 	movhi	r2,1526
81107ef0:	10b84004 	addi	r2,r2,-7936
81107ef4:	10c7203a 	divu	r3,r2,r3
81107ef8:	e0bfff17 	ldw	r2,-4(fp)
81107efc:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
81107f00:	10bfffc4 	addi	r2,r2,-1
81107f04:	00bffe16 	blt	zero,r2,81107f00 <__reset+0xfb0e7f00>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
81107f08:	0005883a 	mov	r2,zero
}
81107f0c:	e037883a 	mov	sp,fp
81107f10:	df000017 	ldw	fp,0(sp)
81107f14:	dec00104 	addi	sp,sp,4
81107f18:	f800283a 	ret

81107f1c <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
81107f1c:	defffd04 	addi	sp,sp,-12
81107f20:	df000215 	stw	fp,8(sp)
81107f24:	df000204 	addi	fp,sp,8
81107f28:	e13ffe15 	stw	r4,-8(fp)
81107f2c:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
81107f30:	0001883a 	nop
81107f34:	e037883a 	mov	sp,fp
81107f38:	df000017 	ldw	fp,0(sp)
81107f3c:	dec00104 	addi	sp,sp,4
81107f40:	f800283a 	ret

81107f44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81107f44:	defffe04 	addi	sp,sp,-8
81107f48:	dfc00115 	stw	ra,4(sp)
81107f4c:	df000015 	stw	fp,0(sp)
81107f50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81107f54:	d0a00917 	ldw	r2,-32732(gp)
81107f58:	10000326 	beq	r2,zero,81107f68 <alt_get_errno+0x24>
81107f5c:	d0a00917 	ldw	r2,-32732(gp)
81107f60:	103ee83a 	callr	r2
81107f64:	00000106 	br	81107f6c <alt_get_errno+0x28>
81107f68:	d0a01504 	addi	r2,gp,-32684
}
81107f6c:	e037883a 	mov	sp,fp
81107f70:	dfc00117 	ldw	ra,4(sp)
81107f74:	df000017 	ldw	fp,0(sp)
81107f78:	dec00204 	addi	sp,sp,8
81107f7c:	f800283a 	ret

81107f80 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
81107f80:	defffa04 	addi	sp,sp,-24
81107f84:	dfc00515 	stw	ra,20(sp)
81107f88:	df000415 	stw	fp,16(sp)
81107f8c:	df000404 	addi	fp,sp,16
81107f90:	e13ffe15 	stw	r4,-8(fp)
81107f94:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
81107f98:	e0bffe17 	ldw	r2,-8(fp)
81107f9c:	10000326 	beq	r2,zero,81107fac <alt_dev_llist_insert+0x2c>
81107fa0:	e0bffe17 	ldw	r2,-8(fp)
81107fa4:	10800217 	ldw	r2,8(r2)
81107fa8:	1000061e 	bne	r2,zero,81107fc4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
81107fac:	1107f440 	call	81107f44 <alt_get_errno>
81107fb0:	1007883a 	mov	r3,r2
81107fb4:	00800584 	movi	r2,22
81107fb8:	18800015 	stw	r2,0(r3)
    return -EINVAL;
81107fbc:	00bffa84 	movi	r2,-22
81107fc0:	00001306 	br	81108010 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
81107fc4:	e0bffe17 	ldw	r2,-8(fp)
81107fc8:	e0ffff17 	ldw	r3,-4(fp)
81107fcc:	e0fffc15 	stw	r3,-16(fp)
81107fd0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
81107fd4:	e0bffd17 	ldw	r2,-12(fp)
81107fd8:	e0fffc17 	ldw	r3,-16(fp)
81107fdc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
81107fe0:	e0bffc17 	ldw	r2,-16(fp)
81107fe4:	10c00017 	ldw	r3,0(r2)
81107fe8:	e0bffd17 	ldw	r2,-12(fp)
81107fec:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
81107ff0:	e0bffc17 	ldw	r2,-16(fp)
81107ff4:	10800017 	ldw	r2,0(r2)
81107ff8:	e0fffd17 	ldw	r3,-12(fp)
81107ffc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
81108000:	e0bffc17 	ldw	r2,-16(fp)
81108004:	e0fffd17 	ldw	r3,-12(fp)
81108008:	10c00015 	stw	r3,0(r2)

  return 0;  
8110800c:	0005883a 	mov	r2,zero
}
81108010:	e037883a 	mov	sp,fp
81108014:	dfc00117 	ldw	ra,4(sp)
81108018:	df000017 	ldw	fp,0(sp)
8110801c:	dec00204 	addi	sp,sp,8
81108020:	f800283a 	ret

81108024 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
81108024:	defffd04 	addi	sp,sp,-12
81108028:	dfc00215 	stw	ra,8(sp)
8110802c:	df000115 	stw	fp,4(sp)
81108030:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81108034:	00a04474 	movhi	r2,33041
81108038:	10a51c04 	addi	r2,r2,-27536
8110803c:	e0bfff15 	stw	r2,-4(fp)
81108040:	00000606 	br	8110805c <_do_ctors+0x38>
        (*ctor) (); 
81108044:	e0bfff17 	ldw	r2,-4(fp)
81108048:	10800017 	ldw	r2,0(r2)
8110804c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
81108050:	e0bfff17 	ldw	r2,-4(fp)
81108054:	10bfff04 	addi	r2,r2,-4
81108058:	e0bfff15 	stw	r2,-4(fp)
8110805c:	e0ffff17 	ldw	r3,-4(fp)
81108060:	00a04474 	movhi	r2,33041
81108064:	10a51d04 	addi	r2,r2,-27532
81108068:	18bff62e 	bgeu	r3,r2,81108044 <__reset+0xfb0e8044>
        (*ctor) (); 
}
8110806c:	0001883a 	nop
81108070:	e037883a 	mov	sp,fp
81108074:	dfc00117 	ldw	ra,4(sp)
81108078:	df000017 	ldw	fp,0(sp)
8110807c:	dec00204 	addi	sp,sp,8
81108080:	f800283a 	ret

81108084 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
81108084:	defffd04 	addi	sp,sp,-12
81108088:	dfc00215 	stw	ra,8(sp)
8110808c:	df000115 	stw	fp,4(sp)
81108090:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
81108094:	00a04474 	movhi	r2,33041
81108098:	10a51c04 	addi	r2,r2,-27536
8110809c:	e0bfff15 	stw	r2,-4(fp)
811080a0:	00000606 	br	811080bc <_do_dtors+0x38>
        (*dtor) (); 
811080a4:	e0bfff17 	ldw	r2,-4(fp)
811080a8:	10800017 	ldw	r2,0(r2)
811080ac:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
811080b0:	e0bfff17 	ldw	r2,-4(fp)
811080b4:	10bfff04 	addi	r2,r2,-4
811080b8:	e0bfff15 	stw	r2,-4(fp)
811080bc:	e0ffff17 	ldw	r3,-4(fp)
811080c0:	00a04474 	movhi	r2,33041
811080c4:	10a51d04 	addi	r2,r2,-27532
811080c8:	18bff62e 	bgeu	r3,r2,811080a4 <__reset+0xfb0e80a4>
        (*dtor) (); 
}
811080cc:	0001883a 	nop
811080d0:	e037883a 	mov	sp,fp
811080d4:	dfc00117 	ldw	ra,4(sp)
811080d8:	df000017 	ldw	fp,0(sp)
811080dc:	dec00204 	addi	sp,sp,8
811080e0:	f800283a 	ret

811080e4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
811080e4:	defffa04 	addi	sp,sp,-24
811080e8:	dfc00515 	stw	ra,20(sp)
811080ec:	df000415 	stw	fp,16(sp)
811080f0:	df000404 	addi	fp,sp,16
811080f4:	e13ffe15 	stw	r4,-8(fp)
811080f8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
811080fc:	e0bfff17 	ldw	r2,-4(fp)
81108100:	10800017 	ldw	r2,0(r2)
81108104:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
81108108:	e13ffe17 	ldw	r4,-8(fp)
8110810c:	1100ee80 	call	81100ee8 <strlen>
81108110:	10800044 	addi	r2,r2,1
81108114:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81108118:	00000d06 	br	81108150 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
8110811c:	e0bffc17 	ldw	r2,-16(fp)
81108120:	10800217 	ldw	r2,8(r2)
81108124:	e0fffd17 	ldw	r3,-12(fp)
81108128:	180d883a 	mov	r6,r3
8110812c:	e17ffe17 	ldw	r5,-8(fp)
81108130:	1009883a 	mov	r4,r2
81108134:	1108e6c0 	call	81108e6c <memcmp>
81108138:	1000021e 	bne	r2,zero,81108144 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
8110813c:	e0bffc17 	ldw	r2,-16(fp)
81108140:	00000706 	br	81108160 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
81108144:	e0bffc17 	ldw	r2,-16(fp)
81108148:	10800017 	ldw	r2,0(r2)
8110814c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
81108150:	e0fffc17 	ldw	r3,-16(fp)
81108154:	e0bfff17 	ldw	r2,-4(fp)
81108158:	18bff01e 	bne	r3,r2,8110811c <__reset+0xfb0e811c>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
8110815c:	0005883a 	mov	r2,zero
}
81108160:	e037883a 	mov	sp,fp
81108164:	dfc00117 	ldw	ra,4(sp)
81108168:	df000017 	ldw	fp,0(sp)
8110816c:	dec00204 	addi	sp,sp,8
81108170:	f800283a 	ret

81108174 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
81108174:	defff904 	addi	sp,sp,-28
81108178:	dfc00615 	stw	ra,24(sp)
8110817c:	df000515 	stw	fp,20(sp)
81108180:	df000504 	addi	fp,sp,20
81108184:	e13ffc15 	stw	r4,-16(fp)
81108188:	e17ffd15 	stw	r5,-12(fp)
8110818c:	e1bffe15 	stw	r6,-8(fp)
81108190:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
81108194:	e0800217 	ldw	r2,8(fp)
81108198:	d8800015 	stw	r2,0(sp)
8110819c:	e1ffff17 	ldw	r7,-4(fp)
811081a0:	e1bffe17 	ldw	r6,-8(fp)
811081a4:	e17ffd17 	ldw	r5,-12(fp)
811081a8:	e13ffc17 	ldw	r4,-16(fp)
811081ac:	11083240 	call	81108324 <alt_iic_isr_register>
}  
811081b0:	e037883a 	mov	sp,fp
811081b4:	dfc00117 	ldw	ra,4(sp)
811081b8:	df000017 	ldw	fp,0(sp)
811081bc:	dec00204 	addi	sp,sp,8
811081c0:	f800283a 	ret

811081c4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
811081c4:	defff904 	addi	sp,sp,-28
811081c8:	df000615 	stw	fp,24(sp)
811081cc:	df000604 	addi	fp,sp,24
811081d0:	e13ffe15 	stw	r4,-8(fp)
811081d4:	e17fff15 	stw	r5,-4(fp)
811081d8:	e0bfff17 	ldw	r2,-4(fp)
811081dc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
811081e0:	0005303a 	rdctl	r2,status
811081e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
811081e8:	e0fffb17 	ldw	r3,-20(fp)
811081ec:	00bfff84 	movi	r2,-2
811081f0:	1884703a 	and	r2,r3,r2
811081f4:	1001703a 	wrctl	status,r2
  
  return context;
811081f8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
811081fc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
81108200:	00c00044 	movi	r3,1
81108204:	e0bffa17 	ldw	r2,-24(fp)
81108208:	1884983a 	sll	r2,r3,r2
8110820c:	1007883a 	mov	r3,r2
81108210:	d0a01917 	ldw	r2,-32668(gp)
81108214:	1884b03a 	or	r2,r3,r2
81108218:	d0a01915 	stw	r2,-32668(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
8110821c:	d0a01917 	ldw	r2,-32668(gp)
81108220:	100170fa 	wrctl	ienable,r2
81108224:	e0bffc17 	ldw	r2,-16(fp)
81108228:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
8110822c:	e0bffd17 	ldw	r2,-12(fp)
81108230:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
81108234:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
81108238:	0001883a 	nop
}
8110823c:	e037883a 	mov	sp,fp
81108240:	df000017 	ldw	fp,0(sp)
81108244:	dec00104 	addi	sp,sp,4
81108248:	f800283a 	ret

8110824c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
8110824c:	defff904 	addi	sp,sp,-28
81108250:	df000615 	stw	fp,24(sp)
81108254:	df000604 	addi	fp,sp,24
81108258:	e13ffe15 	stw	r4,-8(fp)
8110825c:	e17fff15 	stw	r5,-4(fp)
81108260:	e0bfff17 	ldw	r2,-4(fp)
81108264:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81108268:	0005303a 	rdctl	r2,status
8110826c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81108270:	e0fffb17 	ldw	r3,-20(fp)
81108274:	00bfff84 	movi	r2,-2
81108278:	1884703a 	and	r2,r3,r2
8110827c:	1001703a 	wrctl	status,r2
  
  return context;
81108280:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
81108284:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
81108288:	00c00044 	movi	r3,1
8110828c:	e0bffa17 	ldw	r2,-24(fp)
81108290:	1884983a 	sll	r2,r3,r2
81108294:	0084303a 	nor	r2,zero,r2
81108298:	1007883a 	mov	r3,r2
8110829c:	d0a01917 	ldw	r2,-32668(gp)
811082a0:	1884703a 	and	r2,r3,r2
811082a4:	d0a01915 	stw	r2,-32668(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
811082a8:	d0a01917 	ldw	r2,-32668(gp)
811082ac:	100170fa 	wrctl	ienable,r2
811082b0:	e0bffc17 	ldw	r2,-16(fp)
811082b4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811082b8:	e0bffd17 	ldw	r2,-12(fp)
811082bc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
811082c0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
811082c4:	0001883a 	nop
}
811082c8:	e037883a 	mov	sp,fp
811082cc:	df000017 	ldw	fp,0(sp)
811082d0:	dec00104 	addi	sp,sp,4
811082d4:	f800283a 	ret

811082d8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
811082d8:	defffc04 	addi	sp,sp,-16
811082dc:	df000315 	stw	fp,12(sp)
811082e0:	df000304 	addi	fp,sp,12
811082e4:	e13ffe15 	stw	r4,-8(fp)
811082e8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
811082ec:	000530fa 	rdctl	r2,ienable
811082f0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
811082f4:	00c00044 	movi	r3,1
811082f8:	e0bfff17 	ldw	r2,-4(fp)
811082fc:	1884983a 	sll	r2,r3,r2
81108300:	1007883a 	mov	r3,r2
81108304:	e0bffd17 	ldw	r2,-12(fp)
81108308:	1884703a 	and	r2,r3,r2
8110830c:	1004c03a 	cmpne	r2,r2,zero
81108310:	10803fcc 	andi	r2,r2,255
}
81108314:	e037883a 	mov	sp,fp
81108318:	df000017 	ldw	fp,0(sp)
8110831c:	dec00104 	addi	sp,sp,4
81108320:	f800283a 	ret

81108324 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
81108324:	defff504 	addi	sp,sp,-44
81108328:	dfc00a15 	stw	ra,40(sp)
8110832c:	df000915 	stw	fp,36(sp)
81108330:	df000904 	addi	fp,sp,36
81108334:	e13ffc15 	stw	r4,-16(fp)
81108338:	e17ffd15 	stw	r5,-12(fp)
8110833c:	e1bffe15 	stw	r6,-8(fp)
81108340:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
81108344:	00bffa84 	movi	r2,-22
81108348:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
8110834c:	e0bffd17 	ldw	r2,-12(fp)
81108350:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
81108354:	e0bff817 	ldw	r2,-32(fp)
81108358:	10800808 	cmpgei	r2,r2,32
8110835c:	1000271e 	bne	r2,zero,811083fc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81108360:	0005303a 	rdctl	r2,status
81108364:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81108368:	e0fffb17 	ldw	r3,-20(fp)
8110836c:	00bfff84 	movi	r2,-2
81108370:	1884703a 	and	r2,r3,r2
81108374:	1001703a 	wrctl	status,r2
  
  return context;
81108378:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
8110837c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
81108380:	00a04474 	movhi	r2,33041
81108384:	10aca304 	addi	r2,r2,-19828
81108388:	e0fff817 	ldw	r3,-32(fp)
8110838c:	180690fa 	slli	r3,r3,3
81108390:	10c5883a 	add	r2,r2,r3
81108394:	e0fffe17 	ldw	r3,-8(fp)
81108398:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
8110839c:	00a04474 	movhi	r2,33041
811083a0:	10aca304 	addi	r2,r2,-19828
811083a4:	e0fff817 	ldw	r3,-32(fp)
811083a8:	180690fa 	slli	r3,r3,3
811083ac:	10c5883a 	add	r2,r2,r3
811083b0:	10800104 	addi	r2,r2,4
811083b4:	e0ffff17 	ldw	r3,-4(fp)
811083b8:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
811083bc:	e0bffe17 	ldw	r2,-8(fp)
811083c0:	10000526 	beq	r2,zero,811083d8 <alt_iic_isr_register+0xb4>
811083c4:	e0bff817 	ldw	r2,-32(fp)
811083c8:	100b883a 	mov	r5,r2
811083cc:	e13ffc17 	ldw	r4,-16(fp)
811083d0:	11081c40 	call	811081c4 <alt_ic_irq_enable>
811083d4:	00000406 	br	811083e8 <alt_iic_isr_register+0xc4>
811083d8:	e0bff817 	ldw	r2,-32(fp)
811083dc:	100b883a 	mov	r5,r2
811083e0:	e13ffc17 	ldw	r4,-16(fp)
811083e4:	110824c0 	call	8110824c <alt_ic_irq_disable>
811083e8:	e0bff715 	stw	r2,-36(fp)
811083ec:	e0bffa17 	ldw	r2,-24(fp)
811083f0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
811083f4:	e0bff917 	ldw	r2,-28(fp)
811083f8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
811083fc:	e0bff717 	ldw	r2,-36(fp)
}
81108400:	e037883a 	mov	sp,fp
81108404:	dfc00117 	ldw	ra,4(sp)
81108408:	df000017 	ldw	fp,0(sp)
8110840c:	dec00204 	addi	sp,sp,8
81108410:	f800283a 	ret

81108414 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
81108414:	defff904 	addi	sp,sp,-28
81108418:	dfc00615 	stw	ra,24(sp)
8110841c:	df000515 	stw	fp,20(sp)
81108420:	df000504 	addi	fp,sp,20
81108424:	e13ffc15 	stw	r4,-16(fp)
81108428:	e17ffd15 	stw	r5,-12(fp)
8110842c:	e1bffe15 	stw	r6,-8(fp)
81108430:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
81108434:	e1bfff17 	ldw	r6,-4(fp)
81108438:	e17ffe17 	ldw	r5,-8(fp)
8110843c:	e13ffd17 	ldw	r4,-12(fp)
81108440:	11086540 	call	81108654 <open>
81108444:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
81108448:	e0bffb17 	ldw	r2,-20(fp)
8110844c:	10001c16 	blt	r2,zero,811084c0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
81108450:	00a04474 	movhi	r2,33041
81108454:	10a7d404 	addi	r2,r2,-24752
81108458:	e0fffb17 	ldw	r3,-20(fp)
8110845c:	18c00324 	muli	r3,r3,12
81108460:	10c5883a 	add	r2,r2,r3
81108464:	10c00017 	ldw	r3,0(r2)
81108468:	e0bffc17 	ldw	r2,-16(fp)
8110846c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
81108470:	00a04474 	movhi	r2,33041
81108474:	10a7d404 	addi	r2,r2,-24752
81108478:	e0fffb17 	ldw	r3,-20(fp)
8110847c:	18c00324 	muli	r3,r3,12
81108480:	10c5883a 	add	r2,r2,r3
81108484:	10800104 	addi	r2,r2,4
81108488:	10c00017 	ldw	r3,0(r2)
8110848c:	e0bffc17 	ldw	r2,-16(fp)
81108490:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
81108494:	00a04474 	movhi	r2,33041
81108498:	10a7d404 	addi	r2,r2,-24752
8110849c:	e0fffb17 	ldw	r3,-20(fp)
811084a0:	18c00324 	muli	r3,r3,12
811084a4:	10c5883a 	add	r2,r2,r3
811084a8:	10800204 	addi	r2,r2,8
811084ac:	10c00017 	ldw	r3,0(r2)
811084b0:	e0bffc17 	ldw	r2,-16(fp)
811084b4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
811084b8:	e13ffb17 	ldw	r4,-20(fp)
811084bc:	11041ec0 	call	811041ec <alt_release_fd>
  }
} 
811084c0:	0001883a 	nop
811084c4:	e037883a 	mov	sp,fp
811084c8:	dfc00117 	ldw	ra,4(sp)
811084cc:	df000017 	ldw	fp,0(sp)
811084d0:	dec00204 	addi	sp,sp,8
811084d4:	f800283a 	ret

811084d8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
811084d8:	defffb04 	addi	sp,sp,-20
811084dc:	dfc00415 	stw	ra,16(sp)
811084e0:	df000315 	stw	fp,12(sp)
811084e4:	df000304 	addi	fp,sp,12
811084e8:	e13ffd15 	stw	r4,-12(fp)
811084ec:	e17ffe15 	stw	r5,-8(fp)
811084f0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
811084f4:	01c07fc4 	movi	r7,511
811084f8:	01800044 	movi	r6,1
811084fc:	e17ffd17 	ldw	r5,-12(fp)
81108500:	01204474 	movhi	r4,33041
81108504:	2127d704 	addi	r4,r4,-24740
81108508:	11084140 	call	81108414 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
8110850c:	01c07fc4 	movi	r7,511
81108510:	000d883a 	mov	r6,zero
81108514:	e17ffe17 	ldw	r5,-8(fp)
81108518:	01204474 	movhi	r4,33041
8110851c:	2127d404 	addi	r4,r4,-24752
81108520:	11084140 	call	81108414 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
81108524:	01c07fc4 	movi	r7,511
81108528:	01800044 	movi	r6,1
8110852c:	e17fff17 	ldw	r5,-4(fp)
81108530:	01204474 	movhi	r4,33041
81108534:	2127da04 	addi	r4,r4,-24728
81108538:	11084140 	call	81108414 <alt_open_fd>
}  
8110853c:	0001883a 	nop
81108540:	e037883a 	mov	sp,fp
81108544:	dfc00117 	ldw	ra,4(sp)
81108548:	df000017 	ldw	fp,0(sp)
8110854c:	dec00204 	addi	sp,sp,8
81108550:	f800283a 	ret

81108554 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
81108554:	defffe04 	addi	sp,sp,-8
81108558:	dfc00115 	stw	ra,4(sp)
8110855c:	df000015 	stw	fp,0(sp)
81108560:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
81108564:	d0a00917 	ldw	r2,-32732(gp)
81108568:	10000326 	beq	r2,zero,81108578 <alt_get_errno+0x24>
8110856c:	d0a00917 	ldw	r2,-32732(gp)
81108570:	103ee83a 	callr	r2
81108574:	00000106 	br	8110857c <alt_get_errno+0x28>
81108578:	d0a01504 	addi	r2,gp,-32684
}
8110857c:	e037883a 	mov	sp,fp
81108580:	dfc00117 	ldw	ra,4(sp)
81108584:	df000017 	ldw	fp,0(sp)
81108588:	dec00204 	addi	sp,sp,8
8110858c:	f800283a 	ret

81108590 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
81108590:	defffd04 	addi	sp,sp,-12
81108594:	df000215 	stw	fp,8(sp)
81108598:	df000204 	addi	fp,sp,8
8110859c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
811085a0:	e0bfff17 	ldw	r2,-4(fp)
811085a4:	10800217 	ldw	r2,8(r2)
811085a8:	10d00034 	orhi	r3,r2,16384
811085ac:	e0bfff17 	ldw	r2,-4(fp)
811085b0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
811085b4:	e03ffe15 	stw	zero,-8(fp)
811085b8:	00001d06 	br	81108630 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
811085bc:	00a04474 	movhi	r2,33041
811085c0:	10a7d404 	addi	r2,r2,-24752
811085c4:	e0fffe17 	ldw	r3,-8(fp)
811085c8:	18c00324 	muli	r3,r3,12
811085cc:	10c5883a 	add	r2,r2,r3
811085d0:	10c00017 	ldw	r3,0(r2)
811085d4:	e0bfff17 	ldw	r2,-4(fp)
811085d8:	10800017 	ldw	r2,0(r2)
811085dc:	1880111e 	bne	r3,r2,81108624 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
811085e0:	00a04474 	movhi	r2,33041
811085e4:	10a7d404 	addi	r2,r2,-24752
811085e8:	e0fffe17 	ldw	r3,-8(fp)
811085ec:	18c00324 	muli	r3,r3,12
811085f0:	10c5883a 	add	r2,r2,r3
811085f4:	10800204 	addi	r2,r2,8
811085f8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
811085fc:	1000090e 	bge	r2,zero,81108624 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
81108600:	e0bffe17 	ldw	r2,-8(fp)
81108604:	10c00324 	muli	r3,r2,12
81108608:	00a04474 	movhi	r2,33041
8110860c:	10a7d404 	addi	r2,r2,-24752
81108610:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
81108614:	e0bfff17 	ldw	r2,-4(fp)
81108618:	18800226 	beq	r3,r2,81108624 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
8110861c:	00bffcc4 	movi	r2,-13
81108620:	00000806 	br	81108644 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
81108624:	e0bffe17 	ldw	r2,-8(fp)
81108628:	10800044 	addi	r2,r2,1
8110862c:	e0bffe15 	stw	r2,-8(fp)
81108630:	d0a00817 	ldw	r2,-32736(gp)
81108634:	1007883a 	mov	r3,r2
81108638:	e0bffe17 	ldw	r2,-8(fp)
8110863c:	18bfdf2e 	bgeu	r3,r2,811085bc <__reset+0xfb0e85bc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
81108640:	0005883a 	mov	r2,zero
}
81108644:	e037883a 	mov	sp,fp
81108648:	df000017 	ldw	fp,0(sp)
8110864c:	dec00104 	addi	sp,sp,4
81108650:	f800283a 	ret

81108654 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
81108654:	defff604 	addi	sp,sp,-40
81108658:	dfc00915 	stw	ra,36(sp)
8110865c:	df000815 	stw	fp,32(sp)
81108660:	df000804 	addi	fp,sp,32
81108664:	e13ffd15 	stw	r4,-12(fp)
81108668:	e17ffe15 	stw	r5,-8(fp)
8110866c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
81108670:	00bfffc4 	movi	r2,-1
81108674:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
81108678:	00bffb44 	movi	r2,-19
8110867c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
81108680:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
81108684:	d1600604 	addi	r5,gp,-32744
81108688:	e13ffd17 	ldw	r4,-12(fp)
8110868c:	11080e40 	call	811080e4 <alt_find_dev>
81108690:	e0bff815 	stw	r2,-32(fp)
81108694:	e0bff817 	ldw	r2,-32(fp)
81108698:	1000051e 	bne	r2,zero,811086b0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
8110869c:	e13ffd17 	ldw	r4,-12(fp)
811086a0:	1108bd80 	call	81108bd8 <alt_find_file>
811086a4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
811086a8:	00800044 	movi	r2,1
811086ac:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
811086b0:	e0bff817 	ldw	r2,-32(fp)
811086b4:	10002926 	beq	r2,zero,8110875c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
811086b8:	e13ff817 	ldw	r4,-32(fp)
811086bc:	1108ce00 	call	81108ce0 <alt_get_fd>
811086c0:	e0bff915 	stw	r2,-28(fp)
811086c4:	e0bff917 	ldw	r2,-28(fp)
811086c8:	1000030e 	bge	r2,zero,811086d8 <open+0x84>
    {
      status = index;
811086cc:	e0bff917 	ldw	r2,-28(fp)
811086d0:	e0bffa15 	stw	r2,-24(fp)
811086d4:	00002306 	br	81108764 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
811086d8:	e0bff917 	ldw	r2,-28(fp)
811086dc:	10c00324 	muli	r3,r2,12
811086e0:	00a04474 	movhi	r2,33041
811086e4:	10a7d404 	addi	r2,r2,-24752
811086e8:	1885883a 	add	r2,r3,r2
811086ec:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
811086f0:	e0fffe17 	ldw	r3,-8(fp)
811086f4:	00900034 	movhi	r2,16384
811086f8:	10bfffc4 	addi	r2,r2,-1
811086fc:	1886703a 	and	r3,r3,r2
81108700:	e0bffc17 	ldw	r2,-16(fp)
81108704:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
81108708:	e0bffb17 	ldw	r2,-20(fp)
8110870c:	1000051e 	bne	r2,zero,81108724 <open+0xd0>
81108710:	e13ffc17 	ldw	r4,-16(fp)
81108714:	11085900 	call	81108590 <alt_file_locked>
81108718:	e0bffa15 	stw	r2,-24(fp)
8110871c:	e0bffa17 	ldw	r2,-24(fp)
81108720:	10001016 	blt	r2,zero,81108764 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
81108724:	e0bff817 	ldw	r2,-32(fp)
81108728:	10800317 	ldw	r2,12(r2)
8110872c:	10000826 	beq	r2,zero,81108750 <open+0xfc>
81108730:	e0bff817 	ldw	r2,-32(fp)
81108734:	10800317 	ldw	r2,12(r2)
81108738:	e1ffff17 	ldw	r7,-4(fp)
8110873c:	e1bffe17 	ldw	r6,-8(fp)
81108740:	e17ffd17 	ldw	r5,-12(fp)
81108744:	e13ffc17 	ldw	r4,-16(fp)
81108748:	103ee83a 	callr	r2
8110874c:	00000106 	br	81108754 <open+0x100>
81108750:	0005883a 	mov	r2,zero
81108754:	e0bffa15 	stw	r2,-24(fp)
81108758:	00000206 	br	81108764 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
8110875c:	00bffb44 	movi	r2,-19
81108760:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
81108764:	e0bffa17 	ldw	r2,-24(fp)
81108768:	1000090e 	bge	r2,zero,81108790 <open+0x13c>
  {
    alt_release_fd (index);  
8110876c:	e13ff917 	ldw	r4,-28(fp)
81108770:	11041ec0 	call	811041ec <alt_release_fd>
    ALT_ERRNO = -status;
81108774:	11085540 	call	81108554 <alt_get_errno>
81108778:	1007883a 	mov	r3,r2
8110877c:	e0bffa17 	ldw	r2,-24(fp)
81108780:	0085c83a 	sub	r2,zero,r2
81108784:	18800015 	stw	r2,0(r3)
    return -1;
81108788:	00bfffc4 	movi	r2,-1
8110878c:	00000106 	br	81108794 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
81108790:	e0bff917 	ldw	r2,-28(fp)
}
81108794:	e037883a 	mov	sp,fp
81108798:	dfc00117 	ldw	ra,4(sp)
8110879c:	df000017 	ldw	fp,0(sp)
811087a0:	dec00204 	addi	sp,sp,8
811087a4:	f800283a 	ret

811087a8 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
811087a8:	defff204 	addi	sp,sp,-56
811087ac:	dfc00a15 	stw	ra,40(sp)
811087b0:	df000915 	stw	fp,36(sp)
811087b4:	df000904 	addi	fp,sp,36
811087b8:	e13fff15 	stw	r4,-4(fp)
811087bc:	e1400215 	stw	r5,8(fp)
811087c0:	e1800315 	stw	r6,12(fp)
811087c4:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
811087c8:	e0800204 	addi	r2,fp,8
811087cc:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
811087d0:	e0bfff17 	ldw	r2,-4(fp)
811087d4:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
811087d8:	00006f06 	br	81108998 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
811087dc:	e0bff807 	ldb	r2,-32(fp)
811087e0:	10800960 	cmpeqi	r2,r2,37
811087e4:	1000041e 	bne	r2,zero,811087f8 <alt_printf+0x50>
        {
            alt_putchar(c);
811087e8:	e0bff807 	ldb	r2,-32(fp)
811087ec:	1009883a 	mov	r4,r2
811087f0:	11089d40 	call	811089d4 <alt_putchar>
811087f4:	00006806 	br	81108998 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
811087f8:	e0bff717 	ldw	r2,-36(fp)
811087fc:	10c00044 	addi	r3,r2,1
81108800:	e0fff715 	stw	r3,-36(fp)
81108804:	10800003 	ldbu	r2,0(r2)
81108808:	e0bff805 	stb	r2,-32(fp)
8110880c:	e0bff807 	ldb	r2,-32(fp)
81108810:	10006926 	beq	r2,zero,811089b8 <alt_printf+0x210>
            {
                if (c == '%')
81108814:	e0bff807 	ldb	r2,-32(fp)
81108818:	10800958 	cmpnei	r2,r2,37
8110881c:	1000041e 	bne	r2,zero,81108830 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
81108820:	e0bff807 	ldb	r2,-32(fp)
81108824:	1009883a 	mov	r4,r2
81108828:	11089d40 	call	811089d4 <alt_putchar>
8110882c:	00005a06 	br	81108998 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
81108830:	e0bff807 	ldb	r2,-32(fp)
81108834:	108018d8 	cmpnei	r2,r2,99
81108838:	1000081e 	bne	r2,zero,8110885c <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
8110883c:	e0bffe17 	ldw	r2,-8(fp)
81108840:	10c00104 	addi	r3,r2,4
81108844:	e0fffe15 	stw	r3,-8(fp)
81108848:	10800017 	ldw	r2,0(r2)
8110884c:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
81108850:	e13ffd17 	ldw	r4,-12(fp)
81108854:	11089d40 	call	811089d4 <alt_putchar>
81108858:	00004f06 	br	81108998 <alt_printf+0x1f0>
                }
                else if (c == 'x')
8110885c:	e0bff807 	ldb	r2,-32(fp)
81108860:	10801e18 	cmpnei	r2,r2,120
81108864:	1000341e 	bne	r2,zero,81108938 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
81108868:	e0bffe17 	ldw	r2,-8(fp)
8110886c:	10c00104 	addi	r3,r2,4
81108870:	e0fffe15 	stw	r3,-8(fp)
81108874:	10800017 	ldw	r2,0(r2)
81108878:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
8110887c:	e0bffb17 	ldw	r2,-20(fp)
81108880:	1000031e 	bne	r2,zero,81108890 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
81108884:	01000c04 	movi	r4,48
81108888:	11089d40 	call	811089d4 <alt_putchar>
                        continue;
8110888c:	00004206 	br	81108998 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
81108890:	00800704 	movi	r2,28
81108894:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
81108898:	00000306 	br	811088a8 <alt_printf+0x100>
                        digit_shift -= 4;
8110889c:	e0bff917 	ldw	r2,-28(fp)
811088a0:	10bfff04 	addi	r2,r2,-4
811088a4:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
811088a8:	00c003c4 	movi	r3,15
811088ac:	e0bff917 	ldw	r2,-28(fp)
811088b0:	1884983a 	sll	r2,r3,r2
811088b4:	1007883a 	mov	r3,r2
811088b8:	e0bffb17 	ldw	r2,-20(fp)
811088bc:	1884703a 	and	r2,r3,r2
811088c0:	103ff626 	beq	r2,zero,8110889c <__reset+0xfb0e889c>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
811088c4:	00001906 	br	8110892c <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
811088c8:	00c003c4 	movi	r3,15
811088cc:	e0bff917 	ldw	r2,-28(fp)
811088d0:	1884983a 	sll	r2,r3,r2
811088d4:	1007883a 	mov	r3,r2
811088d8:	e0bffb17 	ldw	r2,-20(fp)
811088dc:	1886703a 	and	r3,r3,r2
811088e0:	e0bff917 	ldw	r2,-28(fp)
811088e4:	1884d83a 	srl	r2,r3,r2
811088e8:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
811088ec:	e0bffc17 	ldw	r2,-16(fp)
811088f0:	108002a8 	cmpgeui	r2,r2,10
811088f4:	1000041e 	bne	r2,zero,81108908 <alt_printf+0x160>
                            c = '0' + digit;
811088f8:	e0bffc17 	ldw	r2,-16(fp)
811088fc:	10800c04 	addi	r2,r2,48
81108900:	e0bff805 	stb	r2,-32(fp)
81108904:	00000306 	br	81108914 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
81108908:	e0bffc17 	ldw	r2,-16(fp)
8110890c:	108015c4 	addi	r2,r2,87
81108910:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
81108914:	e0bff807 	ldb	r2,-32(fp)
81108918:	1009883a 	mov	r4,r2
8110891c:	11089d40 	call	811089d4 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
81108920:	e0bff917 	ldw	r2,-28(fp)
81108924:	10bfff04 	addi	r2,r2,-4
81108928:	e0bff915 	stw	r2,-28(fp)
8110892c:	e0bff917 	ldw	r2,-28(fp)
81108930:	103fe50e 	bge	r2,zero,811088c8 <__reset+0xfb0e88c8>
81108934:	00001806 	br	81108998 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
81108938:	e0bff807 	ldb	r2,-32(fp)
8110893c:	10801cd8 	cmpnei	r2,r2,115
81108940:	1000151e 	bne	r2,zero,81108998 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
81108944:	e0bffe17 	ldw	r2,-8(fp)
81108948:	10c00104 	addi	r3,r2,4
8110894c:	e0fffe15 	stw	r3,-8(fp)
81108950:	10800017 	ldw	r2,0(r2)
81108954:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
81108958:	00000906 	br	81108980 <alt_printf+0x1d8>
                      alt_putchar(*s++);
8110895c:	e0bffa17 	ldw	r2,-24(fp)
81108960:	10c00044 	addi	r3,r2,1
81108964:	e0fffa15 	stw	r3,-24(fp)
81108968:	10800003 	ldbu	r2,0(r2)
8110896c:	10803fcc 	andi	r2,r2,255
81108970:	1080201c 	xori	r2,r2,128
81108974:	10bfe004 	addi	r2,r2,-128
81108978:	1009883a 	mov	r4,r2
8110897c:	11089d40 	call	811089d4 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
81108980:	e0bffa17 	ldw	r2,-24(fp)
81108984:	10800003 	ldbu	r2,0(r2)
81108988:	10803fcc 	andi	r2,r2,255
8110898c:	1080201c 	xori	r2,r2,128
81108990:	10bfe004 	addi	r2,r2,-128
81108994:	103ff11e 	bne	r2,zero,8110895c <__reset+0xfb0e895c>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
81108998:	e0bff717 	ldw	r2,-36(fp)
8110899c:	10c00044 	addi	r3,r2,1
811089a0:	e0fff715 	stw	r3,-36(fp)
811089a4:	10800003 	ldbu	r2,0(r2)
811089a8:	e0bff805 	stb	r2,-32(fp)
811089ac:	e0bff807 	ldb	r2,-32(fp)
811089b0:	103f8a1e 	bne	r2,zero,811087dc <__reset+0xfb0e87dc>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
811089b4:	00000106 	br	811089bc <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
811089b8:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
811089bc:	0001883a 	nop
811089c0:	e037883a 	mov	sp,fp
811089c4:	dfc00117 	ldw	ra,4(sp)
811089c8:	df000017 	ldw	fp,0(sp)
811089cc:	dec00504 	addi	sp,sp,20
811089d0:	f800283a 	ret

811089d4 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
811089d4:	defffd04 	addi	sp,sp,-12
811089d8:	dfc00215 	stw	ra,8(sp)
811089dc:	df000115 	stw	fp,4(sp)
811089e0:	df000104 	addi	fp,sp,4
811089e4:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
811089e8:	d0a00117 	ldw	r2,-32764(gp)
811089ec:	10800217 	ldw	r2,8(r2)
811089f0:	100b883a 	mov	r5,r2
811089f4:	e13fff17 	ldw	r4,-4(fp)
811089f8:	1108f880 	call	81108f88 <putc>
#endif
#endif
}
811089fc:	e037883a 	mov	sp,fp
81108a00:	dfc00117 	ldw	ra,4(sp)
81108a04:	df000017 	ldw	fp,0(sp)
81108a08:	dec00204 	addi	sp,sp,8
81108a0c:	f800283a 	ret

81108a10 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
81108a10:	defffa04 	addi	sp,sp,-24
81108a14:	df000515 	stw	fp,20(sp)
81108a18:	df000504 	addi	fp,sp,20
81108a1c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
81108a20:	0005303a 	rdctl	r2,status
81108a24:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
81108a28:	e0fffc17 	ldw	r3,-16(fp)
81108a2c:	00bfff84 	movi	r2,-2
81108a30:	1884703a 	and	r2,r3,r2
81108a34:	1001703a 	wrctl	status,r2
  
  return context;
81108a38:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
81108a3c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
81108a40:	e0bfff17 	ldw	r2,-4(fp)
81108a44:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
81108a48:	e0bffd17 	ldw	r2,-12(fp)
81108a4c:	10800017 	ldw	r2,0(r2)
81108a50:	e0fffd17 	ldw	r3,-12(fp)
81108a54:	18c00117 	ldw	r3,4(r3)
81108a58:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
81108a5c:	e0bffd17 	ldw	r2,-12(fp)
81108a60:	10800117 	ldw	r2,4(r2)
81108a64:	e0fffd17 	ldw	r3,-12(fp)
81108a68:	18c00017 	ldw	r3,0(r3)
81108a6c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
81108a70:	e0bffd17 	ldw	r2,-12(fp)
81108a74:	e0fffd17 	ldw	r3,-12(fp)
81108a78:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
81108a7c:	e0bffd17 	ldw	r2,-12(fp)
81108a80:	e0fffd17 	ldw	r3,-12(fp)
81108a84:	10c00015 	stw	r3,0(r2)
81108a88:	e0bffb17 	ldw	r2,-20(fp)
81108a8c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
81108a90:	e0bffe17 	ldw	r2,-8(fp)
81108a94:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
81108a98:	0001883a 	nop
81108a9c:	e037883a 	mov	sp,fp
81108aa0:	df000017 	ldw	fp,0(sp)
81108aa4:	dec00104 	addi	sp,sp,4
81108aa8:	f800283a 	ret

81108aac <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
81108aac:	defffb04 	addi	sp,sp,-20
81108ab0:	dfc00415 	stw	ra,16(sp)
81108ab4:	df000315 	stw	fp,12(sp)
81108ab8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
81108abc:	d0a01017 	ldw	r2,-32704(gp)
81108ac0:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
81108ac4:	d0a01b17 	ldw	r2,-32660(gp)
81108ac8:	10800044 	addi	r2,r2,1
81108acc:	d0a01b15 	stw	r2,-32660(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81108ad0:	00002e06 	br	81108b8c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
81108ad4:	e0bffd17 	ldw	r2,-12(fp)
81108ad8:	10800017 	ldw	r2,0(r2)
81108adc:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
81108ae0:	e0bffd17 	ldw	r2,-12(fp)
81108ae4:	10800403 	ldbu	r2,16(r2)
81108ae8:	10803fcc 	andi	r2,r2,255
81108aec:	10000426 	beq	r2,zero,81108b00 <alt_tick+0x54>
81108af0:	d0a01b17 	ldw	r2,-32660(gp)
81108af4:	1000021e 	bne	r2,zero,81108b00 <alt_tick+0x54>
    {
      alarm->rollover = 0;
81108af8:	e0bffd17 	ldw	r2,-12(fp)
81108afc:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
81108b00:	e0bffd17 	ldw	r2,-12(fp)
81108b04:	10800217 	ldw	r2,8(r2)
81108b08:	d0e01b17 	ldw	r3,-32660(gp)
81108b0c:	18801d36 	bltu	r3,r2,81108b84 <alt_tick+0xd8>
81108b10:	e0bffd17 	ldw	r2,-12(fp)
81108b14:	10800403 	ldbu	r2,16(r2)
81108b18:	10803fcc 	andi	r2,r2,255
81108b1c:	1000191e 	bne	r2,zero,81108b84 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
81108b20:	e0bffd17 	ldw	r2,-12(fp)
81108b24:	10800317 	ldw	r2,12(r2)
81108b28:	e0fffd17 	ldw	r3,-12(fp)
81108b2c:	18c00517 	ldw	r3,20(r3)
81108b30:	1809883a 	mov	r4,r3
81108b34:	103ee83a 	callr	r2
81108b38:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
81108b3c:	e0bfff17 	ldw	r2,-4(fp)
81108b40:	1000031e 	bne	r2,zero,81108b50 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
81108b44:	e13ffd17 	ldw	r4,-12(fp)
81108b48:	1108a100 	call	81108a10 <alt_alarm_stop>
81108b4c:	00000d06 	br	81108b84 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
81108b50:	e0bffd17 	ldw	r2,-12(fp)
81108b54:	10c00217 	ldw	r3,8(r2)
81108b58:	e0bfff17 	ldw	r2,-4(fp)
81108b5c:	1887883a 	add	r3,r3,r2
81108b60:	e0bffd17 	ldw	r2,-12(fp)
81108b64:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
81108b68:	e0bffd17 	ldw	r2,-12(fp)
81108b6c:	10c00217 	ldw	r3,8(r2)
81108b70:	d0a01b17 	ldw	r2,-32660(gp)
81108b74:	1880032e 	bgeu	r3,r2,81108b84 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
81108b78:	e0bffd17 	ldw	r2,-12(fp)
81108b7c:	00c00044 	movi	r3,1
81108b80:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
81108b84:	e0bffe17 	ldw	r2,-8(fp)
81108b88:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
81108b8c:	e0fffd17 	ldw	r3,-12(fp)
81108b90:	d0a01004 	addi	r2,gp,-32704
81108b94:	18bfcf1e 	bne	r3,r2,81108ad4 <__reset+0xfb0e8ad4>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
81108b98:	0001883a 	nop
}
81108b9c:	0001883a 	nop
81108ba0:	e037883a 	mov	sp,fp
81108ba4:	dfc00117 	ldw	ra,4(sp)
81108ba8:	df000017 	ldw	fp,0(sp)
81108bac:	dec00204 	addi	sp,sp,8
81108bb0:	f800283a 	ret

81108bb4 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
81108bb4:	deffff04 	addi	sp,sp,-4
81108bb8:	df000015 	stw	fp,0(sp)
81108bbc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
81108bc0:	000170fa 	wrctl	ienable,zero
}
81108bc4:	0001883a 	nop
81108bc8:	e037883a 	mov	sp,fp
81108bcc:	df000017 	ldw	fp,0(sp)
81108bd0:	dec00104 	addi	sp,sp,4
81108bd4:	f800283a 	ret

81108bd8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
81108bd8:	defffb04 	addi	sp,sp,-20
81108bdc:	dfc00415 	stw	ra,16(sp)
81108be0:	df000315 	stw	fp,12(sp)
81108be4:	df000304 	addi	fp,sp,12
81108be8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
81108bec:	d0a00417 	ldw	r2,-32752(gp)
81108bf0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81108bf4:	00003106 	br	81108cbc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
81108bf8:	e0bffd17 	ldw	r2,-12(fp)
81108bfc:	10800217 	ldw	r2,8(r2)
81108c00:	1009883a 	mov	r4,r2
81108c04:	1100ee80 	call	81100ee8 <strlen>
81108c08:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
81108c0c:	e0bffd17 	ldw	r2,-12(fp)
81108c10:	10c00217 	ldw	r3,8(r2)
81108c14:	e0bffe17 	ldw	r2,-8(fp)
81108c18:	10bfffc4 	addi	r2,r2,-1
81108c1c:	1885883a 	add	r2,r3,r2
81108c20:	10800003 	ldbu	r2,0(r2)
81108c24:	10803fcc 	andi	r2,r2,255
81108c28:	1080201c 	xori	r2,r2,128
81108c2c:	10bfe004 	addi	r2,r2,-128
81108c30:	10800bd8 	cmpnei	r2,r2,47
81108c34:	1000031e 	bne	r2,zero,81108c44 <alt_find_file+0x6c>
    {
      len -= 1;
81108c38:	e0bffe17 	ldw	r2,-8(fp)
81108c3c:	10bfffc4 	addi	r2,r2,-1
81108c40:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81108c44:	e0bffe17 	ldw	r2,-8(fp)
81108c48:	e0ffff17 	ldw	r3,-4(fp)
81108c4c:	1885883a 	add	r2,r3,r2
81108c50:	10800003 	ldbu	r2,0(r2)
81108c54:	10803fcc 	andi	r2,r2,255
81108c58:	1080201c 	xori	r2,r2,128
81108c5c:	10bfe004 	addi	r2,r2,-128
81108c60:	10800be0 	cmpeqi	r2,r2,47
81108c64:	1000081e 	bne	r2,zero,81108c88 <alt_find_file+0xb0>
81108c68:	e0bffe17 	ldw	r2,-8(fp)
81108c6c:	e0ffff17 	ldw	r3,-4(fp)
81108c70:	1885883a 	add	r2,r3,r2
81108c74:	10800003 	ldbu	r2,0(r2)
81108c78:	10803fcc 	andi	r2,r2,255
81108c7c:	1080201c 	xori	r2,r2,128
81108c80:	10bfe004 	addi	r2,r2,-128
81108c84:	10000a1e 	bne	r2,zero,81108cb0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
81108c88:	e0bffd17 	ldw	r2,-12(fp)
81108c8c:	10800217 	ldw	r2,8(r2)
81108c90:	e0fffe17 	ldw	r3,-8(fp)
81108c94:	180d883a 	mov	r6,r3
81108c98:	e17fff17 	ldw	r5,-4(fp)
81108c9c:	1009883a 	mov	r4,r2
81108ca0:	1108e6c0 	call	81108e6c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
81108ca4:	1000021e 	bne	r2,zero,81108cb0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
81108ca8:	e0bffd17 	ldw	r2,-12(fp)
81108cac:	00000706 	br	81108ccc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
81108cb0:	e0bffd17 	ldw	r2,-12(fp)
81108cb4:	10800017 	ldw	r2,0(r2)
81108cb8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
81108cbc:	e0fffd17 	ldw	r3,-12(fp)
81108cc0:	d0a00404 	addi	r2,gp,-32752
81108cc4:	18bfcc1e 	bne	r3,r2,81108bf8 <__reset+0xfb0e8bf8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
81108cc8:	0005883a 	mov	r2,zero
}
81108ccc:	e037883a 	mov	sp,fp
81108cd0:	dfc00117 	ldw	ra,4(sp)
81108cd4:	df000017 	ldw	fp,0(sp)
81108cd8:	dec00204 	addi	sp,sp,8
81108cdc:	f800283a 	ret

81108ce0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
81108ce0:	defffc04 	addi	sp,sp,-16
81108ce4:	df000315 	stw	fp,12(sp)
81108ce8:	df000304 	addi	fp,sp,12
81108cec:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
81108cf0:	00bffa04 	movi	r2,-24
81108cf4:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81108cf8:	e03ffd15 	stw	zero,-12(fp)
81108cfc:	00001906 	br	81108d64 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
81108d00:	00a04474 	movhi	r2,33041
81108d04:	10a7d404 	addi	r2,r2,-24752
81108d08:	e0fffd17 	ldw	r3,-12(fp)
81108d0c:	18c00324 	muli	r3,r3,12
81108d10:	10c5883a 	add	r2,r2,r3
81108d14:	10800017 	ldw	r2,0(r2)
81108d18:	10000f1e 	bne	r2,zero,81108d58 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
81108d1c:	00a04474 	movhi	r2,33041
81108d20:	10a7d404 	addi	r2,r2,-24752
81108d24:	e0fffd17 	ldw	r3,-12(fp)
81108d28:	18c00324 	muli	r3,r3,12
81108d2c:	10c5883a 	add	r2,r2,r3
81108d30:	e0ffff17 	ldw	r3,-4(fp)
81108d34:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
81108d38:	d0e00817 	ldw	r3,-32736(gp)
81108d3c:	e0bffd17 	ldw	r2,-12(fp)
81108d40:	1880020e 	bge	r3,r2,81108d4c <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
81108d44:	e0bffd17 	ldw	r2,-12(fp)
81108d48:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
81108d4c:	e0bffd17 	ldw	r2,-12(fp)
81108d50:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
81108d54:	00000606 	br	81108d70 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
81108d58:	e0bffd17 	ldw	r2,-12(fp)
81108d5c:	10800044 	addi	r2,r2,1
81108d60:	e0bffd15 	stw	r2,-12(fp)
81108d64:	e0bffd17 	ldw	r2,-12(fp)
81108d68:	10800810 	cmplti	r2,r2,32
81108d6c:	103fe41e 	bne	r2,zero,81108d00 <__reset+0xfb0e8d00>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
81108d70:	e0bffe17 	ldw	r2,-8(fp)
}
81108d74:	e037883a 	mov	sp,fp
81108d78:	df000017 	ldw	fp,0(sp)
81108d7c:	dec00104 	addi	sp,sp,4
81108d80:	f800283a 	ret

81108d84 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
81108d84:	defffe04 	addi	sp,sp,-8
81108d88:	df000115 	stw	fp,4(sp)
81108d8c:	df000104 	addi	fp,sp,4
81108d90:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
81108d94:	e0bfff17 	ldw	r2,-4(fp)
81108d98:	10bffe84 	addi	r2,r2,-6
81108d9c:	10c00428 	cmpgeui	r3,r2,16
81108da0:	18001a1e 	bne	r3,zero,81108e0c <alt_exception_cause_generated_bad_addr+0x88>
81108da4:	100690ba 	slli	r3,r2,2
81108da8:	00a04474 	movhi	r2,33041
81108dac:	10a36f04 	addi	r2,r2,-29252
81108db0:	1885883a 	add	r2,r3,r2
81108db4:	10800017 	ldw	r2,0(r2)
81108db8:	1000683a 	jmp	r2
81108dbc:	81108dfc 	xorhi	r4,r16,16951
81108dc0:	81108dfc 	xorhi	r4,r16,16951
81108dc4:	81108e0c 	andi	r4,r16,16952
81108dc8:	81108e0c 	andi	r4,r16,16952
81108dcc:	81108e0c 	andi	r4,r16,16952
81108dd0:	81108dfc 	xorhi	r4,r16,16951
81108dd4:	81108e04 	addi	r4,r16,16952
81108dd8:	81108e0c 	andi	r4,r16,16952
81108ddc:	81108dfc 	xorhi	r4,r16,16951
81108de0:	81108dfc 	xorhi	r4,r16,16951
81108de4:	81108e0c 	andi	r4,r16,16952
81108de8:	81108dfc 	xorhi	r4,r16,16951
81108dec:	81108e04 	addi	r4,r16,16952
81108df0:	81108e0c 	andi	r4,r16,16952
81108df4:	81108e0c 	andi	r4,r16,16952
81108df8:	81108dfc 	xorhi	r4,r16,16951
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
81108dfc:	00800044 	movi	r2,1
81108e00:	00000306 	br	81108e10 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
81108e04:	0005883a 	mov	r2,zero
81108e08:	00000106 	br	81108e10 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
81108e0c:	0005883a 	mov	r2,zero
  }
}
81108e10:	e037883a 	mov	sp,fp
81108e14:	df000017 	ldw	fp,0(sp)
81108e18:	dec00104 	addi	sp,sp,4
81108e1c:	f800283a 	ret

81108e20 <atexit>:
81108e20:	200b883a 	mov	r5,r4
81108e24:	000f883a 	mov	r7,zero
81108e28:	000d883a 	mov	r6,zero
81108e2c:	0009883a 	mov	r4,zero
81108e30:	11091a81 	jmpi	811091a8 <__register_exitproc>

81108e34 <exit>:
81108e34:	defffe04 	addi	sp,sp,-8
81108e38:	000b883a 	mov	r5,zero
81108e3c:	dc000015 	stw	r16,0(sp)
81108e40:	dfc00115 	stw	ra,4(sp)
81108e44:	2021883a 	mov	r16,r4
81108e48:	11092c00 	call	811092c0 <__call_exitprocs>
81108e4c:	00a04474 	movhi	r2,33041
81108e50:	10ac7c04 	addi	r2,r2,-19984
81108e54:	11000017 	ldw	r4,0(r2)
81108e58:	20800f17 	ldw	r2,60(r4)
81108e5c:	10000126 	beq	r2,zero,81108e64 <exit+0x30>
81108e60:	103ee83a 	callr	r2
81108e64:	8009883a 	mov	r4,r16
81108e68:	11094400 	call	81109440 <_exit>

81108e6c <memcmp>:
81108e6c:	01c000c4 	movi	r7,3
81108e70:	3980192e 	bgeu	r7,r6,81108ed8 <memcmp+0x6c>
81108e74:	2144b03a 	or	r2,r4,r5
81108e78:	11c4703a 	and	r2,r2,r7
81108e7c:	10000f26 	beq	r2,zero,81108ebc <memcmp+0x50>
81108e80:	20800003 	ldbu	r2,0(r4)
81108e84:	28c00003 	ldbu	r3,0(r5)
81108e88:	10c0151e 	bne	r2,r3,81108ee0 <memcmp+0x74>
81108e8c:	31bfff84 	addi	r6,r6,-2
81108e90:	01ffffc4 	movi	r7,-1
81108e94:	00000406 	br	81108ea8 <memcmp+0x3c>
81108e98:	20800003 	ldbu	r2,0(r4)
81108e9c:	28c00003 	ldbu	r3,0(r5)
81108ea0:	31bfffc4 	addi	r6,r6,-1
81108ea4:	10c00e1e 	bne	r2,r3,81108ee0 <memcmp+0x74>
81108ea8:	21000044 	addi	r4,r4,1
81108eac:	29400044 	addi	r5,r5,1
81108eb0:	31fff91e 	bne	r6,r7,81108e98 <__reset+0xfb0e8e98>
81108eb4:	0005883a 	mov	r2,zero
81108eb8:	f800283a 	ret
81108ebc:	20c00017 	ldw	r3,0(r4)
81108ec0:	28800017 	ldw	r2,0(r5)
81108ec4:	18bfee1e 	bne	r3,r2,81108e80 <__reset+0xfb0e8e80>
81108ec8:	31bfff04 	addi	r6,r6,-4
81108ecc:	21000104 	addi	r4,r4,4
81108ed0:	29400104 	addi	r5,r5,4
81108ed4:	39bff936 	bltu	r7,r6,81108ebc <__reset+0xfb0e8ebc>
81108ed8:	303fe91e 	bne	r6,zero,81108e80 <__reset+0xfb0e8e80>
81108edc:	003ff506 	br	81108eb4 <__reset+0xfb0e8eb4>
81108ee0:	10c5c83a 	sub	r2,r2,r3
81108ee4:	f800283a 	ret

81108ee8 <_putc_r>:
81108ee8:	defffc04 	addi	sp,sp,-16
81108eec:	dc000215 	stw	r16,8(sp)
81108ef0:	dfc00315 	stw	ra,12(sp)
81108ef4:	2021883a 	mov	r16,r4
81108ef8:	20000226 	beq	r4,zero,81108f04 <_putc_r+0x1c>
81108efc:	20800e17 	ldw	r2,56(r4)
81108f00:	10001b26 	beq	r2,zero,81108f70 <_putc_r+0x88>
81108f04:	30800217 	ldw	r2,8(r6)
81108f08:	10bfffc4 	addi	r2,r2,-1
81108f0c:	30800215 	stw	r2,8(r6)
81108f10:	10000a16 	blt	r2,zero,81108f3c <_putc_r+0x54>
81108f14:	30800017 	ldw	r2,0(r6)
81108f18:	11400005 	stb	r5,0(r2)
81108f1c:	30800017 	ldw	r2,0(r6)
81108f20:	10c00044 	addi	r3,r2,1
81108f24:	30c00015 	stw	r3,0(r6)
81108f28:	10800003 	ldbu	r2,0(r2)
81108f2c:	dfc00317 	ldw	ra,12(sp)
81108f30:	dc000217 	ldw	r16,8(sp)
81108f34:	dec00404 	addi	sp,sp,16
81108f38:	f800283a 	ret
81108f3c:	30c00617 	ldw	r3,24(r6)
81108f40:	10c00616 	blt	r2,r3,81108f5c <_putc_r+0x74>
81108f44:	30800017 	ldw	r2,0(r6)
81108f48:	00c00284 	movi	r3,10
81108f4c:	11400005 	stb	r5,0(r2)
81108f50:	30800017 	ldw	r2,0(r6)
81108f54:	11400003 	ldbu	r5,0(r2)
81108f58:	28fff11e 	bne	r5,r3,81108f20 <__reset+0xfb0e8f20>
81108f5c:	8009883a 	mov	r4,r16
81108f60:	dfc00317 	ldw	ra,12(sp)
81108f64:	dc000217 	ldw	r16,8(sp)
81108f68:	dec00404 	addi	sp,sp,16
81108f6c:	11090501 	jmpi	81109050 <__swbuf_r>
81108f70:	d9400015 	stw	r5,0(sp)
81108f74:	d9800115 	stw	r6,4(sp)
81108f78:	11012d00 	call	811012d0 <__sinit>
81108f7c:	d9800117 	ldw	r6,4(sp)
81108f80:	d9400017 	ldw	r5,0(sp)
81108f84:	003fdf06 	br	81108f04 <__reset+0xfb0e8f04>

81108f88 <putc>:
81108f88:	00a04474 	movhi	r2,33041
81108f8c:	defffc04 	addi	sp,sp,-16
81108f90:	10ac7d04 	addi	r2,r2,-19980
81108f94:	dc000115 	stw	r16,4(sp)
81108f98:	14000017 	ldw	r16,0(r2)
81108f9c:	dc400215 	stw	r17,8(sp)
81108fa0:	dfc00315 	stw	ra,12(sp)
81108fa4:	2023883a 	mov	r17,r4
81108fa8:	80000226 	beq	r16,zero,81108fb4 <putc+0x2c>
81108fac:	80800e17 	ldw	r2,56(r16)
81108fb0:	10001a26 	beq	r2,zero,8110901c <putc+0x94>
81108fb4:	28800217 	ldw	r2,8(r5)
81108fb8:	10bfffc4 	addi	r2,r2,-1
81108fbc:	28800215 	stw	r2,8(r5)
81108fc0:	10000b16 	blt	r2,zero,81108ff0 <putc+0x68>
81108fc4:	28800017 	ldw	r2,0(r5)
81108fc8:	14400005 	stb	r17,0(r2)
81108fcc:	28800017 	ldw	r2,0(r5)
81108fd0:	10c00044 	addi	r3,r2,1
81108fd4:	28c00015 	stw	r3,0(r5)
81108fd8:	10800003 	ldbu	r2,0(r2)
81108fdc:	dfc00317 	ldw	ra,12(sp)
81108fe0:	dc400217 	ldw	r17,8(sp)
81108fe4:	dc000117 	ldw	r16,4(sp)
81108fe8:	dec00404 	addi	sp,sp,16
81108fec:	f800283a 	ret
81108ff0:	28c00617 	ldw	r3,24(r5)
81108ff4:	10c00e16 	blt	r2,r3,81109030 <putc+0xa8>
81108ff8:	28800017 	ldw	r2,0(r5)
81108ffc:	01000284 	movi	r4,10
81109000:	14400005 	stb	r17,0(r2)
81109004:	28800017 	ldw	r2,0(r5)
81109008:	10c00003 	ldbu	r3,0(r2)
8110900c:	193ff01e 	bne	r3,r4,81108fd0 <__reset+0xfb0e8fd0>
81109010:	280d883a 	mov	r6,r5
81109014:	180b883a 	mov	r5,r3
81109018:	00000706 	br	81109038 <putc+0xb0>
8110901c:	8009883a 	mov	r4,r16
81109020:	d9400015 	stw	r5,0(sp)
81109024:	11012d00 	call	811012d0 <__sinit>
81109028:	d9400017 	ldw	r5,0(sp)
8110902c:	003fe106 	br	81108fb4 <__reset+0xfb0e8fb4>
81109030:	280d883a 	mov	r6,r5
81109034:	880b883a 	mov	r5,r17
81109038:	8009883a 	mov	r4,r16
8110903c:	dfc00317 	ldw	ra,12(sp)
81109040:	dc400217 	ldw	r17,8(sp)
81109044:	dc000117 	ldw	r16,4(sp)
81109048:	dec00404 	addi	sp,sp,16
8110904c:	11090501 	jmpi	81109050 <__swbuf_r>

81109050 <__swbuf_r>:
81109050:	defffb04 	addi	sp,sp,-20
81109054:	dcc00315 	stw	r19,12(sp)
81109058:	dc800215 	stw	r18,8(sp)
8110905c:	dc000015 	stw	r16,0(sp)
81109060:	dfc00415 	stw	ra,16(sp)
81109064:	dc400115 	stw	r17,4(sp)
81109068:	2025883a 	mov	r18,r4
8110906c:	2827883a 	mov	r19,r5
81109070:	3021883a 	mov	r16,r6
81109074:	20000226 	beq	r4,zero,81109080 <__swbuf_r+0x30>
81109078:	20800e17 	ldw	r2,56(r4)
8110907c:	10004226 	beq	r2,zero,81109188 <__swbuf_r+0x138>
81109080:	80800617 	ldw	r2,24(r16)
81109084:	8100030b 	ldhu	r4,12(r16)
81109088:	80800215 	stw	r2,8(r16)
8110908c:	2080020c 	andi	r2,r4,8
81109090:	10003626 	beq	r2,zero,8110916c <__swbuf_r+0x11c>
81109094:	80c00417 	ldw	r3,16(r16)
81109098:	18003426 	beq	r3,zero,8110916c <__swbuf_r+0x11c>
8110909c:	2088000c 	andi	r2,r4,8192
811090a0:	9c403fcc 	andi	r17,r19,255
811090a4:	10001a26 	beq	r2,zero,81109110 <__swbuf_r+0xc0>
811090a8:	80800017 	ldw	r2,0(r16)
811090ac:	81000517 	ldw	r4,20(r16)
811090b0:	10c7c83a 	sub	r3,r2,r3
811090b4:	1900200e 	bge	r3,r4,81109138 <__swbuf_r+0xe8>
811090b8:	18c00044 	addi	r3,r3,1
811090bc:	81000217 	ldw	r4,8(r16)
811090c0:	11400044 	addi	r5,r2,1
811090c4:	81400015 	stw	r5,0(r16)
811090c8:	213fffc4 	addi	r4,r4,-1
811090cc:	81000215 	stw	r4,8(r16)
811090d0:	14c00005 	stb	r19,0(r2)
811090d4:	80800517 	ldw	r2,20(r16)
811090d8:	10c01e26 	beq	r2,r3,81109154 <__swbuf_r+0x104>
811090dc:	8080030b 	ldhu	r2,12(r16)
811090e0:	1080004c 	andi	r2,r2,1
811090e4:	10000226 	beq	r2,zero,811090f0 <__swbuf_r+0xa0>
811090e8:	00800284 	movi	r2,10
811090ec:	88801926 	beq	r17,r2,81109154 <__swbuf_r+0x104>
811090f0:	8805883a 	mov	r2,r17
811090f4:	dfc00417 	ldw	ra,16(sp)
811090f8:	dcc00317 	ldw	r19,12(sp)
811090fc:	dc800217 	ldw	r18,8(sp)
81109100:	dc400117 	ldw	r17,4(sp)
81109104:	dc000017 	ldw	r16,0(sp)
81109108:	dec00504 	addi	sp,sp,20
8110910c:	f800283a 	ret
81109110:	81401917 	ldw	r5,100(r16)
81109114:	00b7ffc4 	movi	r2,-8193
81109118:	21080014 	ori	r4,r4,8192
8110911c:	2884703a 	and	r2,r5,r2
81109120:	80801915 	stw	r2,100(r16)
81109124:	80800017 	ldw	r2,0(r16)
81109128:	8100030d 	sth	r4,12(r16)
8110912c:	81000517 	ldw	r4,20(r16)
81109130:	10c7c83a 	sub	r3,r2,r3
81109134:	193fe016 	blt	r3,r4,811090b8 <__reset+0xfb0e90b8>
81109138:	800b883a 	mov	r5,r16
8110913c:	9009883a 	mov	r4,r18
81109140:	110323c0 	call	8110323c <_fflush_r>
81109144:	1000071e 	bne	r2,zero,81109164 <__swbuf_r+0x114>
81109148:	80800017 	ldw	r2,0(r16)
8110914c:	00c00044 	movi	r3,1
81109150:	003fda06 	br	811090bc <__reset+0xfb0e90bc>
81109154:	800b883a 	mov	r5,r16
81109158:	9009883a 	mov	r4,r18
8110915c:	110323c0 	call	8110323c <_fflush_r>
81109160:	103fe326 	beq	r2,zero,811090f0 <__reset+0xfb0e90f0>
81109164:	00bfffc4 	movi	r2,-1
81109168:	003fe206 	br	811090f4 <__reset+0xfb0e90f4>
8110916c:	800b883a 	mov	r5,r16
81109170:	9009883a 	mov	r4,r18
81109174:	1102d740 	call	81102d74 <__swsetup_r>
81109178:	103ffa1e 	bne	r2,zero,81109164 <__reset+0xfb0e9164>
8110917c:	8100030b 	ldhu	r4,12(r16)
81109180:	80c00417 	ldw	r3,16(r16)
81109184:	003fc506 	br	8110909c <__reset+0xfb0e909c>
81109188:	11012d00 	call	811012d0 <__sinit>
8110918c:	003fbc06 	br	81109080 <__reset+0xfb0e9080>

81109190 <__swbuf>:
81109190:	00a04474 	movhi	r2,33041
81109194:	10ac7d04 	addi	r2,r2,-19980
81109198:	280d883a 	mov	r6,r5
8110919c:	200b883a 	mov	r5,r4
811091a0:	11000017 	ldw	r4,0(r2)
811091a4:	11090501 	jmpi	81109050 <__swbuf_r>

811091a8 <__register_exitproc>:
811091a8:	defffa04 	addi	sp,sp,-24
811091ac:	dc000315 	stw	r16,12(sp)
811091b0:	04204474 	movhi	r16,33041
811091b4:	842c7c04 	addi	r16,r16,-19984
811091b8:	80c00017 	ldw	r3,0(r16)
811091bc:	dc400415 	stw	r17,16(sp)
811091c0:	dfc00515 	stw	ra,20(sp)
811091c4:	18805217 	ldw	r2,328(r3)
811091c8:	2023883a 	mov	r17,r4
811091cc:	10003726 	beq	r2,zero,811092ac <__register_exitproc+0x104>
811091d0:	10c00117 	ldw	r3,4(r2)
811091d4:	010007c4 	movi	r4,31
811091d8:	20c00e16 	blt	r4,r3,81109214 <__register_exitproc+0x6c>
811091dc:	1a000044 	addi	r8,r3,1
811091e0:	8800221e 	bne	r17,zero,8110926c <__register_exitproc+0xc4>
811091e4:	18c00084 	addi	r3,r3,2
811091e8:	18c7883a 	add	r3,r3,r3
811091ec:	18c7883a 	add	r3,r3,r3
811091f0:	12000115 	stw	r8,4(r2)
811091f4:	10c7883a 	add	r3,r2,r3
811091f8:	19400015 	stw	r5,0(r3)
811091fc:	0005883a 	mov	r2,zero
81109200:	dfc00517 	ldw	ra,20(sp)
81109204:	dc400417 	ldw	r17,16(sp)
81109208:	dc000317 	ldw	r16,12(sp)
8110920c:	dec00604 	addi	sp,sp,24
81109210:	f800283a 	ret
81109214:	00800034 	movhi	r2,0
81109218:	10800004 	addi	r2,r2,0
8110921c:	10002626 	beq	r2,zero,811092b8 <__register_exitproc+0x110>
81109220:	01006404 	movi	r4,400
81109224:	d9400015 	stw	r5,0(sp)
81109228:	d9800115 	stw	r6,4(sp)
8110922c:	d9c00215 	stw	r7,8(sp)
81109230:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
81109234:	d9400017 	ldw	r5,0(sp)
81109238:	d9800117 	ldw	r6,4(sp)
8110923c:	d9c00217 	ldw	r7,8(sp)
81109240:	10001d26 	beq	r2,zero,811092b8 <__register_exitproc+0x110>
81109244:	81000017 	ldw	r4,0(r16)
81109248:	10000115 	stw	zero,4(r2)
8110924c:	02000044 	movi	r8,1
81109250:	22405217 	ldw	r9,328(r4)
81109254:	0007883a 	mov	r3,zero
81109258:	12400015 	stw	r9,0(r2)
8110925c:	20805215 	stw	r2,328(r4)
81109260:	10006215 	stw	zero,392(r2)
81109264:	10006315 	stw	zero,396(r2)
81109268:	883fde26 	beq	r17,zero,811091e4 <__reset+0xfb0e91e4>
8110926c:	18c9883a 	add	r4,r3,r3
81109270:	2109883a 	add	r4,r4,r4
81109274:	1109883a 	add	r4,r2,r4
81109278:	21802215 	stw	r6,136(r4)
8110927c:	01800044 	movi	r6,1
81109280:	12406217 	ldw	r9,392(r2)
81109284:	30cc983a 	sll	r6,r6,r3
81109288:	4992b03a 	or	r9,r9,r6
8110928c:	12406215 	stw	r9,392(r2)
81109290:	21c04215 	stw	r7,264(r4)
81109294:	01000084 	movi	r4,2
81109298:	893fd21e 	bne	r17,r4,811091e4 <__reset+0xfb0e91e4>
8110929c:	11006317 	ldw	r4,396(r2)
811092a0:	218cb03a 	or	r6,r4,r6
811092a4:	11806315 	stw	r6,396(r2)
811092a8:	003fce06 	br	811091e4 <__reset+0xfb0e91e4>
811092ac:	18805304 	addi	r2,r3,332
811092b0:	18805215 	stw	r2,328(r3)
811092b4:	003fc606 	br	811091d0 <__reset+0xfb0e91d0>
811092b8:	00bfffc4 	movi	r2,-1
811092bc:	003fd006 	br	81109200 <__reset+0xfb0e9200>

811092c0 <__call_exitprocs>:
811092c0:	defff504 	addi	sp,sp,-44
811092c4:	df000915 	stw	fp,36(sp)
811092c8:	dd400615 	stw	r21,24(sp)
811092cc:	dc800315 	stw	r18,12(sp)
811092d0:	dfc00a15 	stw	ra,40(sp)
811092d4:	ddc00815 	stw	r23,32(sp)
811092d8:	dd800715 	stw	r22,28(sp)
811092dc:	dd000515 	stw	r20,20(sp)
811092e0:	dcc00415 	stw	r19,16(sp)
811092e4:	dc400215 	stw	r17,8(sp)
811092e8:	dc000115 	stw	r16,4(sp)
811092ec:	d9000015 	stw	r4,0(sp)
811092f0:	2839883a 	mov	fp,r5
811092f4:	04800044 	movi	r18,1
811092f8:	057fffc4 	movi	r21,-1
811092fc:	00a04474 	movhi	r2,33041
81109300:	10ac7c04 	addi	r2,r2,-19984
81109304:	12000017 	ldw	r8,0(r2)
81109308:	45005217 	ldw	r20,328(r8)
8110930c:	44c05204 	addi	r19,r8,328
81109310:	a0001c26 	beq	r20,zero,81109384 <__call_exitprocs+0xc4>
81109314:	a0800117 	ldw	r2,4(r20)
81109318:	15ffffc4 	addi	r23,r2,-1
8110931c:	b8000d16 	blt	r23,zero,81109354 <__call_exitprocs+0x94>
81109320:	14000044 	addi	r16,r2,1
81109324:	8421883a 	add	r16,r16,r16
81109328:	8421883a 	add	r16,r16,r16
8110932c:	84402004 	addi	r17,r16,128
81109330:	a463883a 	add	r17,r20,r17
81109334:	a421883a 	add	r16,r20,r16
81109338:	e0001e26 	beq	fp,zero,811093b4 <__call_exitprocs+0xf4>
8110933c:	80804017 	ldw	r2,256(r16)
81109340:	e0801c26 	beq	fp,r2,811093b4 <__call_exitprocs+0xf4>
81109344:	bdffffc4 	addi	r23,r23,-1
81109348:	843fff04 	addi	r16,r16,-4
8110934c:	8c7fff04 	addi	r17,r17,-4
81109350:	bd7ff91e 	bne	r23,r21,81109338 <__reset+0xfb0e9338>
81109354:	00800034 	movhi	r2,0
81109358:	10800004 	addi	r2,r2,0
8110935c:	10000926 	beq	r2,zero,81109384 <__call_exitprocs+0xc4>
81109360:	a0800117 	ldw	r2,4(r20)
81109364:	1000301e 	bne	r2,zero,81109428 <__call_exitprocs+0x168>
81109368:	a0800017 	ldw	r2,0(r20)
8110936c:	10003226 	beq	r2,zero,81109438 <__call_exitprocs+0x178>
81109370:	a009883a 	mov	r4,r20
81109374:	98800015 	stw	r2,0(r19)
81109378:	00000000 	call	80000000 <__alt_mem_onchip_memory-0x1100000>
8110937c:	9d000017 	ldw	r20,0(r19)
81109380:	a03fe41e 	bne	r20,zero,81109314 <__reset+0xfb0e9314>
81109384:	dfc00a17 	ldw	ra,40(sp)
81109388:	df000917 	ldw	fp,36(sp)
8110938c:	ddc00817 	ldw	r23,32(sp)
81109390:	dd800717 	ldw	r22,28(sp)
81109394:	dd400617 	ldw	r21,24(sp)
81109398:	dd000517 	ldw	r20,20(sp)
8110939c:	dcc00417 	ldw	r19,16(sp)
811093a0:	dc800317 	ldw	r18,12(sp)
811093a4:	dc400217 	ldw	r17,8(sp)
811093a8:	dc000117 	ldw	r16,4(sp)
811093ac:	dec00b04 	addi	sp,sp,44
811093b0:	f800283a 	ret
811093b4:	a0800117 	ldw	r2,4(r20)
811093b8:	80c00017 	ldw	r3,0(r16)
811093bc:	10bfffc4 	addi	r2,r2,-1
811093c0:	15c01426 	beq	r2,r23,81109414 <__call_exitprocs+0x154>
811093c4:	80000015 	stw	zero,0(r16)
811093c8:	183fde26 	beq	r3,zero,81109344 <__reset+0xfb0e9344>
811093cc:	95c8983a 	sll	r4,r18,r23
811093d0:	a0806217 	ldw	r2,392(r20)
811093d4:	a5800117 	ldw	r22,4(r20)
811093d8:	2084703a 	and	r2,r4,r2
811093dc:	10000b26 	beq	r2,zero,8110940c <__call_exitprocs+0x14c>
811093e0:	a0806317 	ldw	r2,396(r20)
811093e4:	2088703a 	and	r4,r4,r2
811093e8:	20000c1e 	bne	r4,zero,8110941c <__call_exitprocs+0x15c>
811093ec:	89400017 	ldw	r5,0(r17)
811093f0:	d9000017 	ldw	r4,0(sp)
811093f4:	183ee83a 	callr	r3
811093f8:	a0800117 	ldw	r2,4(r20)
811093fc:	15bfbf1e 	bne	r2,r22,811092fc <__reset+0xfb0e92fc>
81109400:	98800017 	ldw	r2,0(r19)
81109404:	153fcf26 	beq	r2,r20,81109344 <__reset+0xfb0e9344>
81109408:	003fbc06 	br	811092fc <__reset+0xfb0e92fc>
8110940c:	183ee83a 	callr	r3
81109410:	003ff906 	br	811093f8 <__reset+0xfb0e93f8>
81109414:	a5c00115 	stw	r23,4(r20)
81109418:	003feb06 	br	811093c8 <__reset+0xfb0e93c8>
8110941c:	89000017 	ldw	r4,0(r17)
81109420:	183ee83a 	callr	r3
81109424:	003ff406 	br	811093f8 <__reset+0xfb0e93f8>
81109428:	a0800017 	ldw	r2,0(r20)
8110942c:	a027883a 	mov	r19,r20
81109430:	1029883a 	mov	r20,r2
81109434:	003fb606 	br	81109310 <__reset+0xfb0e9310>
81109438:	0005883a 	mov	r2,zero
8110943c:	003ffb06 	br	8110942c <__reset+0xfb0e942c>

81109440 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
81109440:	defffd04 	addi	sp,sp,-12
81109444:	df000215 	stw	fp,8(sp)
81109448:	df000204 	addi	fp,sp,8
8110944c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
81109450:	0001883a 	nop
81109454:	e0bfff17 	ldw	r2,-4(fp)
81109458:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
8110945c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
81109460:	10000226 	beq	r2,zero,8110946c <_exit+0x2c>
    ALT_SIM_FAIL();
81109464:	002af070 	cmpltui	zero,zero,43969
81109468:	00000106 	br	81109470 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
8110946c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
81109470:	003fff06 	br	81109470 <__reset+0xfb0e9470>
