Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Apr  6 14:42:07 2023
| Host             : LAPTOP-KI2VB3H7 running 64-bit major release  (build 9200)
| Command          : report_power -file atelier4_wrapper_power_routed.rpt -pb atelier4_wrapper_power_summary_routed.pb -rpx atelier4_wrapper_power_routed.rpx
| Design           : atelier4_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.986        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.854        |
| Device Static (W)        | 0.132        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.1         |
| Junction Temperature (C) | 47.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        9 |       --- |             --- |
| Slice Logic              |     0.011 |    40546 |       --- |             --- |
|   LUT as Logic           |     0.010 |    12503 |     17600 |           71.04 |
|   Register               |    <0.001 |    19856 |     35200 |           56.41 |
|   CARRY4                 |    <0.001 |      446 |      4400 |           10.14 |
|   LUT as Distributed RAM |    <0.001 |      646 |      6000 |           10.77 |
|   LUT as Shift Register  |    <0.001 |      376 |      6000 |            6.27 |
|   F7/F8 Muxes            |    <0.001 |     1205 |     17600 |            6.85 |
|   Others                 |     0.000 |     1671 |       --- |             --- |
|   BUFG                   |     0.000 |        2 |        32 |            6.25 |
| Signals                  |     0.017 |    30640 |       --- |             --- |
| Block RAM                |     0.011 |       26 |        60 |           43.33 |
| MMCM                     |     0.116 |        1 |         2 |           50.00 |
| PLL                      |     0.135 |        1 |         2 |           50.00 |
| DSPs                     |    <0.001 |       36 |        80 |           45.00 |
| I/O                      |     0.132 |       10 |       100 |           10.00 |
| PS7                      |     1.401 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.986 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.093 |       0.084 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.141 |       0.132 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.753 |       0.719 |      0.034 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+--------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                       | Constraint (ns) |
+-------------------------------+--------------------------------------------------------------+-----------------+
| CLKFBIN                       | atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            13.5 |
| PixelClkIO                    | atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk  |            13.5 |
| SerialClkIO                   | atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk |             2.7 |
| clk_fpga_0                    | atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            20.0 |
| clk_out1_atelier4_clk_wiz_0_0 | atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0      |            13.5 |
| clkfbout_atelier4_clk_wiz_0_0 | atelier4_i/clk_wiz_0/inst/clkfbout_atelier4_clk_wiz_0_0      |            40.0 |
| sys_clk                       | sys_clk                                                      |            10.0 |
+-------------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| atelier4_wrapper         |     1.854 |
|   atelier4_i             |     1.854 |
|     axi_vdma_0           |     0.012 |
|       U0                 |     0.012 |
|     clk_wiz_0            |     0.117 |
|       inst               |     0.117 |
|     processing_system7_0 |     1.402 |
|       inst               |     1.402 |
|     rgb2dvi_0            |     0.269 |
|       U0                 |     0.269 |
|     smartconnect_0       |     0.005 |
|       inst               |     0.005 |
|     smartconnect_1       |     0.016 |
|       inst               |     0.016 |
|     testPatternGen2_0    |     0.008 |
|       U0                 |     0.008 |
|     v_axi4s_vid_out_0    |     0.002 |
|       inst               |     0.002 |
|     v_proc_ss_0          |     0.022 |
|       U0                 |     0.022 |
+--------------------------+-----------+


