INFO-FLOW: Workspace /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2 opened at Mon Jul 15 19:04:26 CST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/sxy/new-vol/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/sxy/new-vol/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.25 sec.
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -ldflags -L /home/sxy/Desktop/opencv440/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv /home/sxy/Desktop/Vitis_Libraries/vision/data/128x128.png 64 64 
INFO: [HLS 200-1510] Running: csim_design -ldflags -L /home/sxy/Desktop/opencv440/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv /home/sxy/Desktop/Vitis_Libraries/vision/data/128x128.png 64 64 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 8.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.32 seconds. CPU system time: 0.41 seconds. Elapsed time: 8.8 seconds; current allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 227.902 MB.
Execute         set_directive_top sobel_resize_accel -name=sobel_resize_accel 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp -foptimization-record-file=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/sxy/new-vol/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/all.directive.json -E -I/home/sxy/Desktop/Vitis_Libraries/vision/L1/include -I/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/config/. -std=c++14 -I/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/autopilot -I /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -hls-platform-db-name=/home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.cpp.clang.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -hls-platform-db-name=/home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/clang.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/clang.err.log
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759:47)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp std=c++14 -target fpga  -directive=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/.systemc_flag -fix-errors /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp std=c++14 -target fpga  -directive=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/all.directive.json -fix-errors /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.27 sec.
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1141:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1411:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp -I/home/sxy/Desktop/Vitis_Libraries/vision/L1/include -I/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/config/. -std=c++14 -I/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/build -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/autopilot -I /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.bc -hls-platform-db-name=/home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.clang.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'src' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 't1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:45:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:48:52)
WARNING: [HLS 207-5292] unused parameter 'b1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:51:52)
WARNING: [HLS 207-5292] unused parameter 'm0' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:95:52)
WARNING: [HLS 207-5292] unused parameter 'm1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:96:52)
WARNING: [HLS 207-5292] unused parameter 'm2' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:97:52)
WARNING: [HLS 207-5292] unused parameter 'src_buf3' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:573:54)
WARNING: [HLS 207-5292] unused parameter 'src_buf4' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1267:54)
WARNING: [HLS 207-5292] unused parameter '_src_mat' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1564:72)
WARNING: [HLS 207-5292] unused parameter 'read_index' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:1580:26)
WARNING: [HLS 207-5292] unused parameter 'j' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:215:31)
WARNING: [HLS 207-5292] unused parameter 'output_rows_count' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:216:31)
WARNING: [HLS 207-5292] unused parameter 'scalex' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:217:65)
WARNING: [HLS 207-5292] unused parameter 'skip_count' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:43:47)
WARNING: [HLS 207-5292] unused parameter 'in_width' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:54:49)
WARNING: [HLS 207-5292] unused parameter 'write_index' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:417:46)
WARNING: [HLS 207-5292] unused parameter 'out_width' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:419:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.15 seconds. CPU system time: 0.58 seconds. Elapsed time: 11.74 seconds; current allocated memory: 238.766 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc -args  "/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.g.bc"  
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xf_sobel_resize_accel.g.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc -args /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.2.m1.bc -args /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.2.m1.bc > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.24 sec.
Execute         run_link_or_opt -opt -out /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc -args /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel_resize_accel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sobel_resize_accel -reflow-float-conversion -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.53 sec.
Execute         run_link_or_opt -out /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.4.m2.bc -args /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.4.m2.bc > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.5.gdce.bc -args /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel_resize_accel 
INFO-FLOW: run_clang exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.5.gdce.bc > /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sobel_resize_accel -mllvm -hls-db-dir -mllvm /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.5.gdce.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 42,676 Compile/Link /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 42,676 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,889 Unroll/Inline (step 1) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,889 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,785 Unroll/Inline (step 2) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,785 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,780 Unroll/Inline (step 3) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,780 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,612 Unroll/Inline (step 4) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,612 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,550 Array/Struct (step 1) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,550 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,419 Array/Struct (step 2) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,419 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,419 Array/Struct (step 3) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,419 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,419 Array/Struct (step 4) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,419 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,439 Array/Struct (step 5) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,439 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,339 Performance (step 1) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,339 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,318 Performance (step 2) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,318 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,318 Performance (step 3) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,318 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,318 Performance (step 4) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,318 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,315 HW Transforms (step 1) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,315 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,344 HW Transforms (step 2) /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,344 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 64, 64, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 64, 64, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 64, 64, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 64, 64, 1, 2>::Mat(int, int)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void interpolatePixel<0, 1, 1>(PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, PixelType<DataType<0, 1>::pixeldepth>::name&)' into 'void computeOutputPixel<0, 1, 1, 17, 3, 48, 16>(DataType<0, 1>::name*, DataType<0, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<0, 1>::name&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:146:13)
INFO: [HLS 214-131] Inlining function 'void computeOutputPixel<0, 1, 1, 17, 3, 48, 16>(DataType<0, 1>::name*, DataType<0, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<0, 1>::name&)' into 'void resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:521:21)
INFO: [HLS 214-131] Inlining function 'void scaleMult<1, 48, 16, 42, 20>(ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:332:2)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:272:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:271:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:261:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:260:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:257:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:256:13)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, unsigned short, unsigned short)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:447:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::xfPackPixels<1, 1, 0>(PixelType<0>::name*, StreamType<1>::name&, unsigned short, short, unsigned short&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, unsigned short, unsigned short)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:446:9)
INFO: [HLS 214-131] Inlining function 'void xf::cv::ProcessSobel3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, StreamType<1>::name (*) [(64) >> (xfNPixelsPerCycle<1>::datashift)], PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, PixelType<0>::name*, StreamType<1>::name&, StreamType<1>::name&, unsigned short, unsigned short, ap_uint<13>, unsigned short&, unsigned short&, ap_uint<2>, ap_uint<2>, ap_uint<2>, ap_uint<13>, int&, int&)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, unsigned short, unsigned short)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:392:9)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 2>::Mat(int, int)' into 'sobel_resize_accel(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:46:46)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 64, 64, 1, 2>::Mat(int, int)' into 'sobel_resize_accel(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:48:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 64, 64, 1, 2>::Mat(int, int)' into 'sobel_resize_accel(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60:47)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 64, 64, 1, 2>::Mat(int, int)' into 'sobel_resize_accel(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:64:47)
INFO: [HLS 214-377] Adding '_dstgy' into disaggregation list because there's stream pragma applied on the struct field (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding '_dstgx' into disaggregation list because there's stream pragma applied on the struct field (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'out_resize_mat' into disaggregation list because there's stream pragma applied on the struct field (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'in_mat' into disaggregation list because there's stream pragma applied on the struct field (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:468:5)
INFO: [HLS 214-210] Disaggregating variable '_dstgy' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:64:47)
INFO: [HLS 214-210] Disaggregating variable '_dstgx' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60:47)
INFO: [HLS 214-210] Disaggregating variable 'out_resize_mat' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:48:47)
INFO: [HLS 214-210] Disaggregating variable 'in_mat' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:46:46)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_325_1' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:325:23)
INFO: [HLS 214-291] Loop 'Compute_Grad_Loop' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:153:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_1' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:158:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_487_10' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:487:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_500_11' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:500:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_466_8' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:466:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_479_9' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:479:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_445_6' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:445:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_458_7' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:458:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_513_12' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:513:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:103:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:119:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:124:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:136:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_6' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:154:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_365_3' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:365:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_1' is marked as complete unroll implied by the pipeline pragma (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:254:23)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_354_1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354:23) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>'. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
WARNING: [HLS 214-398] Updating loop upper bound from 128 to 1 for loop 'MMIterInLoop1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_325_1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:325:23) in function 'xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-186] Unrolling loop 'Compute_Grad_Loop' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:153:5) in function 'xf::cv::xFSobel3x3<1, 1, 0, 0>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:158:20) in function 'xf::cv::xFSobel3x3<1, 1, 0, 0>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_487_10' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:487:36) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_500_11' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:500:40) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_466_8' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:466:35) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_479_9' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:479:39) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_445_6' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:445:35) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_458_7' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:458:39) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_12' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:513:44) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 3 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:103:20) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 3 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:107:20) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:119:23) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:124:20) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:136:20) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 3 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_6' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:154:23) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_365_3' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:365:31) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' completely with a factor of 2 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:254:23) in function 'computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>' completely with a factor of 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:226:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<8, 0, 128, 128, 1, 2>(ap_uint<8>*, xf::cv::Mat<0, 128, 128, 1, 2>&, int)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 128, 128, 1, 2>::read<2, (void*)0>(int)' into 'void resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'void computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>(int, int, int, int, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<17>*, ap_uint<17>&, ap_uint<17>&, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 64, 64, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>(xf::cv::Mat<0, 128, 128, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 64, 64, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, unsigned short, unsigned short)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 64, 64, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>(xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, xf::cv::Mat<0, 64, 64, 1, 2>&, unsigned short, unsigned short)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:310:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 64, 64, 1, 2>&, ap_uint<8>*, int) (.135.171.243)' into 'void xf::cv::xfMat2Array<8, 0, 64, 64, 1, 2, 1>(xf::cv::Mat<0, 64, 64, 1, 2>&, ap_uint<8>*, int)' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:824:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334:45)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesX': Complete partitioning on dimension 1. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:319:5)
INFO: [HLS 214-248] Applying array_partition to 'GradientValuesY': Complete partitioning on dimension 1. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:321:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf1': Complete partitioning on dimension 1. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:328:5)
INFO: [HLS 214-248] Applying array_partition to 'src_buf2': Complete partitioning on dimension 1. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:329:9)
INFO: [HLS 214-248] Applying array_partition to 'src_buf3': Complete partitioning on dimension 1. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:330:9)
INFO: [HLS 214-248] Applying array_partition to 'buf': Complete partitioning on dimension 1. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339:46)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_432_2> at /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:432:31 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1'(/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2'(/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.68 seconds; current allocated memory: 240.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 240.773 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sobel_resize_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.0.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 244.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.1.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.2.prechk.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:434: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 249.902 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.g.1.bc to /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.1.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:434) in function 'xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_432_2' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_432_2' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:432) in function 'xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>' completely with a factor of 1.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2Mat' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc11'
	 'xf::cv::MMIter<8, 0, 128, 128, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2Mat' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::Mat2AxiStream' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<8, 0, 64, 64, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::Mat2Axi' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc12'
	 'xf::cv::MMIter<8, 0, 64, 64, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'sobel_resize_accel' (/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:23:1), detected/extracted 8 process function(s): 
	 'entry_proc13'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<8, 0, 128, 128, 1, 2>'
	 'xf::cv::resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>'
	 'Block_entry14_proc'
	 'xf::cv::Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>'
	 'xf::cv::xfMat2Array<8, 0, 64, 64, 1, 2, 1>'
	 'xf::cv::xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1'.
Command           transform done; 0.21 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.1.tmp.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:95:52) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:127:1) in function 'xf::cv::xFGradientY3x3<0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:45:52) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:80:1) in function 'xf::cv::xFGradientX3x3<0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1331:26) in function 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::MatStream2AxiStream<2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1066:25) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1064:40) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<8, 0, 128, 128, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:413:9) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:427:17) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:74:46) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:527:17) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:386:24) to (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404:23) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>'... converting 6 basic blocks.
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 279.672 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.2.bc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_354_1'(/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354:23) and 'VITIS_LOOP_359_2'(/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359:20) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_404_4'(/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404:23) and 'VITIS_LOOP_411_5'(/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411:27) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'Row_Loop' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:366:5) in function 'xf::cv::xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<8, 0, 64, 64, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_354_1' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354:23) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_404_4' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404:23) in function 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'scaleCompute<17, 42, 20, 48, 16, 1>' to 'scaleCompute_17_42_20_48_16_1_s' (/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:190:1)
Execute             auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<8, 0, 128, 128, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.36 seconds; current allocated memory: 641.785 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.84 sec.
Command       elaborate done; 20.27 sec.
Execute       ap_eval exec zip -j /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sobel_resize_accel' ...
Execute         ap_set_top_model sobel_resize_accel 
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<8, 0, 128, 128, 1, 2>' to 'Array2xfMat_8_0_128_128_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>' to 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>' to 'resize_1_0_128_128_64_64_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientX3x3<0, 0>' to 'xFGradientX3x3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFGradientY3x3<0, 0>' to 'xFGradientY3x3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobel3x3<1, 1, 0, 0>' to 'xFSobel3x3_1_1_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>' to 'xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s'.
WARNING: [SYN 201-103] Legalizing function name 'Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>' to 'Sobel_0_3_0_0_64_64_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 64, 64, 1, 2, 1>' to 'xfMat2Array_8_0_64_64_1_2_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1' to 'xfMat2Array_8_0_64_64_1_2_1_1'.
Execute         get_model_list sobel_resize_accel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model sobel_resize_accel 
Execute         preproc_iomode -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         preproc_iomode -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         preproc_iomode -model Mat2Axi 
Execute         preproc_iomode -model AxiStream2Axi 
Execute         preproc_iomode -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         preproc_iomode -model Mat2AxiStream 
Execute         preproc_iomode -model MatStream2AxiStream<2> 
Execute         preproc_iomode -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         preproc_iomode -model last_blk_pxl_width 
Execute         preproc_iomode -model entry_proc 
Execute         preproc_iomode -model Mat2Axi_Block_entry24_proc 
Execute         preproc_iomode -model addrbound 
Execute         preproc_iomode -model entry_proc12 
Execute         preproc_iomode -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         preproc_iomode -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         preproc_iomode -model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         preproc_iomode -model xFSobel3x3<1, 1, 0, 0> 
Execute         preproc_iomode -model xFGradientY3x3<0, 0> 
Execute         preproc_iomode -model xFGradientX3x3<0, 0> 
Execute         preproc_iomode -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         preproc_iomode -model Block_entry14_proc 
Execute         preproc_iomode -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         preproc_iomode -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         preproc_iomode -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         preproc_iomode -model scaleCompute_17_42_20_48_16_1_s 
Execute         preproc_iomode -model xfUDivResize 
Execute         preproc_iomode -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         preproc_iomode -model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         preproc_iomode -model Axi2Mat 
Execute         preproc_iomode -model AxiStream2Mat 
Execute         preproc_iomode -model AxiStream2MatStream<2> 
Execute         preproc_iomode -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         preproc_iomode -model last_blk_pxl_width.1 
Execute         preproc_iomode -model entry_proc11 
Execute         preproc_iomode -model Axi2AxiStream 
Execute         preproc_iomode -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         preproc_iomode -model Block_entry1_proc 
Execute         preproc_iomode -model entry_proc13 
Execute         get_model_list sobel_resize_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc13 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc11 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 xfUDivResize scaleCompute_17_42_20_48_16_1_s resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 {resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>} {resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>} Block_entry14_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>} {Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>} entry_proc12 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 64, 64, 1, 2, 1>} {xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1} sobel_resize_accel
INFO-FLOW: Configuring Module : entry_proc13 ...
Execute         set_default_model entry_proc13 
Execute         apply_spec_resource_limit entry_proc13 
INFO-FLOW: Configuring Module : Block_entry1_proc ...
Execute         set_default_model Block_entry1_proc 
Execute         apply_spec_resource_limit Block_entry1_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         apply_spec_resource_limit Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute         set_default_model Axi2AxiStream 
Execute         apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : entry_proc11 ...
Execute         set_default_model entry_proc11 
Execute         apply_spec_resource_limit entry_proc11 
INFO-FLOW: Configuring Module : last_blk_pxl_width.1 ...
Execute         set_default_model last_blk_pxl_width.1 
Execute         apply_spec_resource_limit last_blk_pxl_width.1 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         apply_spec_resource_limit AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2> ...
Execute         set_default_model AxiStream2MatStream<2> 
Execute         apply_spec_resource_limit AxiStream2MatStream<2> 
INFO-FLOW: Configuring Module : AxiStream2Mat ...
Execute         set_default_model AxiStream2Mat 
Execute         apply_spec_resource_limit AxiStream2Mat 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute         set_default_model Axi2Mat 
Execute         apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<8, 0, 128, 128, 1, 2> ...
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         apply_spec_resource_limit Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO-FLOW: Configuring Module : resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 ...
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         apply_spec_resource_limit resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
INFO-FLOW: Configuring Module : xfUDivResize ...
Execute         set_default_model xfUDivResize 
Execute         apply_spec_resource_limit xfUDivResize 
INFO-FLOW: Configuring Module : scaleCompute_17_42_20_48_16_1_s ...
Execute         set_default_model scaleCompute_17_42_20_48_16_1_s 
Execute         apply_spec_resource_limit scaleCompute_17_42_20_48_16_1_s 
INFO-FLOW: Configuring Module : resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 ...
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         apply_spec_resource_limit resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
INFO-FLOW: Configuring Module : resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> ...
Execute         set_default_model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         apply_spec_resource_limit resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
INFO-FLOW: Configuring Module : resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> ...
Execute         set_default_model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         apply_spec_resource_limit resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
INFO-FLOW: Configuring Module : Block_entry14_proc ...
Execute         set_default_model Block_entry14_proc 
Execute         apply_spec_resource_limit Block_entry14_proc 
INFO-FLOW: Configuring Module : xFSobelFilter3x3_Pipeline_Clear_Row_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         apply_spec_resource_limit xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO-FLOW: Configuring Module : xFGradientX3x3<0, 0> ...
Execute         set_default_model xFGradientX3x3<0, 0> 
Execute         apply_spec_resource_limit xFGradientX3x3<0, 0> 
INFO-FLOW: Configuring Module : xFGradientY3x3<0, 0> ...
Execute         set_default_model xFGradientY3x3<0, 0> 
Execute         apply_spec_resource_limit xFGradientY3x3<0, 0> 
INFO-FLOW: Configuring Module : xFSobel3x3<1, 1, 0, 0> ...
Execute         set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute         apply_spec_resource_limit xFSobel3x3<1, 1, 0, 0> 
INFO-FLOW: Configuring Module : xFSobelFilter3x3_Pipeline_Col_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         apply_spec_resource_limit xFSobelFilter3x3_Pipeline_Col_Loop 
INFO-FLOW: Configuring Module : xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> ...
Execute         set_default_model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         apply_spec_resource_limit xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
INFO-FLOW: Configuring Module : Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> ...
Execute         set_default_model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         apply_spec_resource_limit Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
INFO-FLOW: Configuring Module : entry_proc12 ...
Execute         set_default_model entry_proc12 
Execute         apply_spec_resource_limit entry_proc12 
INFO-FLOW: Configuring Module : addrbound ...
Execute         set_default_model addrbound 
Execute         apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Mat2Axi_Block_entry24_proc ...
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         apply_spec_resource_limit Mat2Axi_Block_entry24_proc 
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute         set_default_model last_blk_pxl_width 
Execute         apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         apply_spec_resource_limit MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2> ...
Execute         set_default_model MatStream2AxiStream<2> 
Execute         apply_spec_resource_limit MatStream2AxiStream<2> 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute         set_default_model Mat2AxiStream 
Execute         apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         apply_spec_resource_limit AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute         set_default_model AxiStream2Axi 
Execute         apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute         set_default_model Mat2Axi 
Execute         apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<8, 0, 64, 64, 1, 2, 1> ...
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         apply_spec_resource_limit xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
INFO-FLOW: Configuring Module : xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 ...
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         apply_spec_resource_limit xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
INFO-FLOW: Configuring Module : sobel_resize_accel ...
Execute         set_default_model sobel_resize_accel 
Execute         apply_spec_resource_limit sobel_resize_accel 
INFO-FLOW: Model list for preprocess: entry_proc13 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc11 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 xfUDivResize scaleCompute_17_42_20_48_16_1_s resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 {resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>} {resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>} Block_entry14_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>} {Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>} entry_proc12 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 64, 64, 1, 2, 1>} {xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1} sobel_resize_accel
INFO-FLOW: Preprocessing Module: entry_proc13 ...
Execute         set_default_model entry_proc13 
Execute         cdfg_preprocess -model entry_proc13 
Execute         rtl_gen_preprocess entry_proc13 
INFO-FLOW: Preprocessing Module: Block_entry1_proc ...
Execute         set_default_model Block_entry1_proc 
Execute         cdfg_preprocess -model Block_entry1_proc 
Execute         rtl_gen_preprocess Block_entry1_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         cdfg_preprocess -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' on 'mul_rows_cols', which is not an operation.
Execute         rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute         set_default_model Axi2AxiStream 
Execute         cdfg_preprocess -model Axi2AxiStream 
Execute         rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: entry_proc11 ...
Execute         set_default_model entry_proc11 
Execute         cdfg_preprocess -model entry_proc11 
Execute         rtl_gen_preprocess entry_proc11 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width.1 ...
Execute         set_default_model last_blk_pxl_width.1 
Execute         cdfg_preprocess -model last_blk_pxl_width.1 
Execute         rtl_gen_preprocess last_blk_pxl_width.1 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         cdfg_preprocess -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2> ...
Execute         set_default_model AxiStream2MatStream<2> 
Execute         cdfg_preprocess -model AxiStream2MatStream<2> 
Execute         rtl_gen_preprocess AxiStream2MatStream<2> 
INFO-FLOW: Preprocessing Module: AxiStream2Mat ...
Execute         set_default_model AxiStream2Mat 
Execute         cdfg_preprocess -model AxiStream2Mat 
Execute         rtl_gen_preprocess AxiStream2Mat 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute         set_default_model Axi2Mat 
Execute         cdfg_preprocess -model Axi2Mat 
Execute         rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<8, 0, 128, 128, 1, 2> ...
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         cdfg_preprocess -model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         rtl_gen_preprocess Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO-FLOW: Preprocessing Module: resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 ...
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         cdfg_preprocess -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         rtl_gen_preprocess resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
INFO-FLOW: Preprocessing Module: xfUDivResize ...
Execute         set_default_model xfUDivResize 
Execute         cdfg_preprocess -model xfUDivResize 
Execute         rtl_gen_preprocess xfUDivResize 
INFO-FLOW: Preprocessing Module: scaleCompute_17_42_20_48_16_1_s ...
Execute         set_default_model scaleCompute_17_42_20_48_16_1_s 
Execute         cdfg_preprocess -model scaleCompute_17_42_20_48_16_1_s 
Execute         rtl_gen_preprocess scaleCompute_17_42_20_48_16_1_s 
INFO-FLOW: Preprocessing Module: resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 ...
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         cdfg_preprocess -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         rtl_gen_preprocess resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
INFO-FLOW: Preprocessing Module: resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> ...
Execute         set_default_model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         cdfg_preprocess -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         rtl_gen_preprocess resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
INFO-FLOW: Preprocessing Module: resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> ...
Execute         set_default_model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         cdfg_preprocess -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
INFO-FLOW: Preprocessing Module: Block_entry14_proc ...
Execute         set_default_model Block_entry14_proc 
Execute         cdfg_preprocess -model Block_entry14_proc 
Execute         rtl_gen_preprocess Block_entry14_proc 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3_Pipeline_Clear_Row_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         cdfg_preprocess -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO-FLOW: Preprocessing Module: xFGradientX3x3<0, 0> ...
Execute         set_default_model xFGradientX3x3<0, 0> 
Execute         cdfg_preprocess -model xFGradientX3x3<0, 0> 
Execute         rtl_gen_preprocess xFGradientX3x3<0, 0> 
INFO-FLOW: Preprocessing Module: xFGradientY3x3<0, 0> ...
Execute         set_default_model xFGradientY3x3<0, 0> 
Execute         cdfg_preprocess -model xFGradientY3x3<0, 0> 
Execute         rtl_gen_preprocess xFGradientY3x3<0, 0> 
INFO-FLOW: Preprocessing Module: xFSobel3x3<1, 1, 0, 0> ...
Execute         set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute         cdfg_preprocess -model xFSobel3x3<1, 1, 0, 0> 
Execute         rtl_gen_preprocess xFSobel3x3<1, 1, 0, 0> 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3_Pipeline_Col_Loop ...
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         cdfg_preprocess -model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Col_Loop 
INFO-FLOW: Preprocessing Module: xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> ...
Execute         set_default_model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         cdfg_preprocess -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         rtl_gen_preprocess xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
INFO-FLOW: Preprocessing Module: Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> ...
Execute         set_default_model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         cdfg_preprocess -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
INFO-FLOW: Preprocessing Module: entry_proc12 ...
Execute         set_default_model entry_proc12 
Execute         cdfg_preprocess -model entry_proc12 
Execute         rtl_gen_preprocess entry_proc12 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute         set_default_model addrbound 
Execute         cdfg_preprocess -model addrbound 
Execute         rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_entry24_proc ...
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         cdfg_preprocess -model Mat2Axi_Block_entry24_proc 
Execute         rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute         set_default_model last_blk_pxl_width 
Execute         cdfg_preprocess -model last_blk_pxl_width 
Execute         rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         cdfg_preprocess -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2> ...
Execute         set_default_model MatStream2AxiStream<2> 
Execute         cdfg_preprocess -model MatStream2AxiStream<2> 
Execute         rtl_gen_preprocess MatStream2AxiStream<2> 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute         set_default_model Mat2AxiStream 
Execute         cdfg_preprocess -model Mat2AxiStream 
Execute         rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         cdfg_preprocess -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute         set_default_model AxiStream2Axi 
Execute         cdfg_preprocess -model AxiStream2Axi 
Execute         rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute         set_default_model Mat2Axi 
Execute         cdfg_preprocess -model Mat2Axi 
Execute         rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<8, 0, 64, 64, 1, 2, 1> ...
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         cdfg_preprocess -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         rtl_gen_preprocess xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
INFO-FLOW: Preprocessing Module: xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 ...
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         cdfg_preprocess -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         rtl_gen_preprocess xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
INFO-FLOW: Preprocessing Module: sobel_resize_accel ...
Execute         set_default_model sobel_resize_accel 
Execute         cdfg_preprocess -model sobel_resize_accel 
Execute         rtl_gen_preprocess sobel_resize_accel 
INFO-FLOW: Model list for synthesis: entry_proc13 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc11 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 xfUDivResize scaleCompute_17_42_20_48_16_1_s resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 {resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>} {resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>} Block_entry14_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>} {Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>} entry_proc12 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 64, 64, 1, 2, 1>} {xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1} sobel_resize_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc13 
Execute         schedule -model entry_proc13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 642.535 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc13.
Execute         set_default_model entry_proc13 
Execute         bind -model entry_proc13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 642.676 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.bind.adb -f 
INFO-FLOW: Finish binding entry_proc13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry1_proc 
Execute         schedule -model Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 642.734 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry1_proc.
Execute         set_default_model Block_entry1_proc 
Execute         bind -model Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 642.859 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         schedule -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 643.711 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
Execute         set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         bind -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 643.711 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2AxiStream 
Execute         schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 644.016 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute         set_default_model Axi2AxiStream 
Execute         bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 644.016 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc11 
Execute         schedule -model entry_proc11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 644.016 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc11.
Execute         set_default_model entry_proc11 
Execute         bind -model entry_proc11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 644.016 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.bind.adb -f 
INFO-FLOW: Finish binding entry_proc11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model last_blk_pxl_width.1 
Execute         schedule -model last_blk_pxl_width.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 644.016 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.1.
Execute         set_default_model last_blk_pxl_width.1 
Execute         bind -model last_blk_pxl_width.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 644.016 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         schedule -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
Execute         set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         bind -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2MatStream<2> 
Execute         schedule -model AxiStream2MatStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>.
Execute         set_default_model AxiStream2MatStream<2> 
Execute         bind -model AxiStream2MatStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Mat 
Execute         schedule -model AxiStream2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Mat.
Execute         set_default_model AxiStream2Mat 
Execute         bind -model AxiStream2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Axi2Mat 
Execute         schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute         set_default_model Axi2Mat 
Execute         bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.082 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_8_0_128_128_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         schedule -model Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.375 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<8, 0, 128, 128, 1, 2>.
Execute         set_default_model Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         bind -model Array2xfMat<8, 0, 128, 128, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 646.375 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<8, 0, 128, 128, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         schedule -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_354_1_VITIS_LOOP_359_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_354_1_VITIS_LOOP_359_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 646.730 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.sched.adb -f 
INFO-FLOW: Finish scheduling resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         bind -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 646.730 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.bind.adb -f 
INFO-FLOW: Finish binding resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfUDivResize 
Execute         schedule -model xfUDivResize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.730 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.sched.adb -f 
INFO-FLOW: Finish scheduling xfUDivResize.
Execute         set_default_model xfUDivResize 
Execute         bind -model xfUDivResize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 646.730 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.bind.adb -f 
INFO-FLOW: Finish binding xfUDivResize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model scaleCompute_17_42_20_48_16_1_s 
Execute         schedule -model scaleCompute_17_42_20_48_16_1_s 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'scaleCompute_17_42_20_48_16_1_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 647.496 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling scaleCompute_17_42_20_48_16_1_s.
Execute         set_default_model scaleCompute_17_42_20_48_16_1_s 
Execute         bind -model scaleCompute_17_42_20_48_16_1_s 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.496 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.bind.adb -f 
INFO-FLOW: Finish binding scaleCompute_17_42_20_48_16_1_s.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         schedule -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_411_5'
WARNING: [HLS 200-871] Estimated clock period (7.544 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' consists of the following:
	wire read operation ('indexy_pre_1_read') on port 'indexy_pre_1' [49]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln249', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [88]  (2.255 ns)
	'select' operation 17 bit ('select_ln249', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [89]  (0.000 ns)
	'select' operation 17 bit ('indexy', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:249->/home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:420) [90]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln510', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:510) [193]  (2.552 ns)
	'and' operation 1 bit ('and_ln508', /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:508) [194]  (0.978 ns)
	blocking operation 0.978 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 649.262 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.sched.adb -f 
INFO-FLOW: Finish scheduling resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.
Execute         set_default_model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         bind -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.262 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.bind.adb -f 
INFO-FLOW: Finish binding resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         schedule -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.164 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>.
Execute         set_default_model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         bind -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.164 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_1_0_128_128_64_64_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         schedule -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.820 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>.
Execute         set_default_model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         bind -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.820 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry14_proc 
Execute         schedule -model Block_entry14_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.820 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry14_proc.
Execute         set_default_model Block_entry14_proc 
Execute         bind -model Block_entry14_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.820 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry14_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         schedule -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Clear_Row_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Clear_Row_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 651.102 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3_Pipeline_Clear_Row_Loop.
Execute         set_default_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         bind -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 651.102 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3_Pipeline_Clear_Row_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientX3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFGradientX3x3<0, 0> 
Execute         schedule -model xFGradientX3x3<0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientX3x3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFGradientX3x3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 651.395 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFGradientX3x3<0, 0>.
Execute         set_default_model xFGradientX3x3<0, 0> 
Execute         bind -model xFGradientX3x3<0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 651.395 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding xFGradientX3x3<0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFGradientY3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFGradientY3x3<0, 0> 
Execute         schedule -model xFGradientY3x3<0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFGradientY3x3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFGradientY3x3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 651.809 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFGradientY3x3<0, 0>.
Execute         set_default_model xFGradientY3x3<0, 0> 
Execute         bind -model xFGradientY3x3<0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 651.809 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding xFGradientY3x3<0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobel3x3_1_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute         schedule -model xFSobel3x3<1, 1, 0, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xFSobel3x3<1, 1, 0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'xFSobel3x3<1, 1, 0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 651.809 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobel3x3<1, 1, 0, 0>.
Execute         set_default_model xFSobel3x3<1, 1, 0, 0> 
Execute         bind -model xFSobel3x3<1, 1, 0, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 651.809 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobel3x3<1, 1, 0, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         schedule -model xFSobelFilter3x3_Pipeline_Col_Loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'Col_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 653.160 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3_Pipeline_Col_Loop.
Execute         set_default_model xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         bind -model xFSobelFilter3x3_Pipeline_Col_Loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.160 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3_Pipeline_Col_Loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         schedule -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 653.426 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.sched.adb -f 
INFO-FLOW: Finish scheduling xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>.
Execute         set_default_model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         bind -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 653.426 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.bind.adb -f 
INFO-FLOW: Finish binding xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Sobel_0_3_0_0_64_64_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         schedule -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.426 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>.
Execute         set_default_model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         bind -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 653.426 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc12 
Execute         schedule -model entry_proc12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 653.492 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc12.
Execute         set_default_model entry_proc12 
Execute         bind -model entry_proc12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 653.617 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.bind.adb -f 
INFO-FLOW: Finish binding entry_proc12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model addrbound 
Execute         schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute         set_default_model addrbound 
Execute         bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         schedule -model Mat2Axi_Block_entry24_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_entry24_proc.
Execute         set_default_model Mat2Axi_Block_entry24_proc 
Execute         bind -model Mat2Axi_Block_entry24_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_entry24_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model last_blk_pxl_width 
Execute         schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.293 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute         set_default_model last_blk_pxl_width 
Execute         bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.336 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         schedule -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.773 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
Execute         set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         bind -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 655.773 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MatStream2AxiStream<2> 
Execute         schedule -model MatStream2AxiStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 655.789 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>.
Execute         set_default_model MatStream2AxiStream<2> 
Execute         bind -model MatStream2AxiStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 655.789 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2AxiStream 
Execute         schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 655.789 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute         set_default_model Mat2AxiStream 
Execute         bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 655.789 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         schedule -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 656.254 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi_Pipeline_MMIterOutLoop2.
Execute         set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         bind -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.254 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi_Pipeline_MMIterOutLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AxiStream2Axi 
Execute         schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.488 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute         set_default_model AxiStream2Axi 
Execute         bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.488 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mat2Axi 
Execute         schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 656.488 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute         set_default_model Mat2Axi 
Execute         bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.531 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_64_64_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         schedule -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 656.531 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<8, 0, 64, 64, 1, 2, 1>.
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         bind -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.566 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<8, 0, 64, 64, 1, 2, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_64_64_1_2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         schedule -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.812 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1.
Execute         set_default_model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         bind -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 656.812 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sobel_resize_accel 
Execute         schedule -model sobel_resize_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_resize_mat_rows_c17_channel (from Block_entry1_proc_U0 to resize_1_0_128_128_64_64_1_false_2_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_resize_mat_cols_c18_channel (from Block_entry1_proc_U0 to resize_1_0_128_128_64_64_1_false_2_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_dstgx_rows_channel (from Block_entry14_proc_U0 to xfMat2Array_8_0_64_64_1_2_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_dstgx_cols_channel (from Block_entry14_proc_U0 to xfMat2Array_8_0_64_64_1_2_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_dstgy_rows_channel (from Block_entry14_proc_U0 to xfMat2Array_8_0_64_64_1_2_1_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO p_dstgy_cols_channel (from Block_entry14_proc_U0 to xfMat2Array_8_0_64_64_1_2_1_1_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 657.496 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_resize_accel.
Execute         set_default_model sobel_resize_accel 
Execute         bind -model sobel_resize_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 657.598 MB.
Execute         syn_report -verbosereport -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.bind.adb -f 
INFO-FLOW: Finish binding sobel_resize_accel.
Execute         get_model_list sobel_resize_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc13 
Execute         rtl_gen_preprocess Block_entry1_proc 
Execute         rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         rtl_gen_preprocess Axi2AxiStream 
Execute         rtl_gen_preprocess entry_proc11 
Execute         rtl_gen_preprocess last_blk_pxl_width.1 
Execute         rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute         rtl_gen_preprocess AxiStream2MatStream<2> 
Execute         rtl_gen_preprocess AxiStream2Mat 
Execute         rtl_gen_preprocess Axi2Mat 
Execute         rtl_gen_preprocess Array2xfMat<8, 0, 128, 128, 1, 2> 
Execute         rtl_gen_preprocess resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         rtl_gen_preprocess xfUDivResize 
Execute         rtl_gen_preprocess scaleCompute_17_42_20_48_16_1_s 
Execute         rtl_gen_preprocess resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         rtl_gen_preprocess resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> 
Execute         rtl_gen_preprocess resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess Block_entry14_proc 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         rtl_gen_preprocess xFGradientX3x3<0, 0> 
Execute         rtl_gen_preprocess xFGradientY3x3<0, 0> 
Execute         rtl_gen_preprocess xFSobel3x3<1, 1, 0, 0> 
Execute         rtl_gen_preprocess xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         rtl_gen_preprocess xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> 
Execute         rtl_gen_preprocess Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> 
Execute         rtl_gen_preprocess entry_proc12 
Execute         rtl_gen_preprocess addrbound 
Execute         rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess last_blk_pxl_width 
Execute         rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         rtl_gen_preprocess MatStream2AxiStream<2> 
Execute         rtl_gen_preprocess Mat2AxiStream 
Execute         rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         rtl_gen_preprocess AxiStream2Axi 
Execute         rtl_gen_preprocess Mat2Axi 
Execute         rtl_gen_preprocess xfMat2Array<8, 0, 64, 64, 1, 2, 1> 
Execute         rtl_gen_preprocess xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 
Execute         rtl_gen_preprocess sobel_resize_accel 
INFO-FLOW: Model list for RTL generation: entry_proc13 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc11 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 xfUDivResize scaleCompute_17_42_20_48_16_1_s resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 {resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>} {resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>} Block_entry14_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>} {Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>} entry_proc12 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 64, 64, 1, 2, 1>} {xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1} sobel_resize_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc13 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 657.773 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc13 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_entry_proc13 
Execute         gen_rtl entry_proc13 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_entry_proc13 
Execute         syn_report -csynth -model entry_proc13 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc13_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model entry_proc13 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc13_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model entry_proc13 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model entry_proc13 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.adb 
Execute         db_write -model entry_proc13 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc13 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry1_proc -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.199 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry1_proc -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Block_entry1_proc 
Execute         gen_rtl Block_entry1_proc -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Block_entry1_proc 
Execute         syn_report -csynth -model Block_entry1_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Block_entry1_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Block_entry1_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Block_entry1_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Block_entry1_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Block_entry1_proc -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.adb 
Execute         db_write -model Block_entry1_proc -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry1_proc -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 659.062 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute         syn_report -csynth -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.adb 
Execute         db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2AxiStream -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 660.027 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Axi2AxiStream 
Execute         gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Axi2AxiStream 
Execute         syn_report -csynth -model Axi2AxiStream -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Axi2AxiStream_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Axi2AxiStream -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Axi2AxiStream_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Axi2AxiStream -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Axi2AxiStream -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.adb 
Execute         db_write -model Axi2AxiStream -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2AxiStream -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc11 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.695 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc11 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_entry_proc11 
Execute         gen_rtl entry_proc11 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_entry_proc11 
Execute         syn_report -csynth -model entry_proc11 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc11_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model entry_proc11 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc11_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model entry_proc11 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model entry_proc11 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.adb 
Execute         db_write -model entry_proc11 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc11 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model last_blk_pxl_width.1 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 661.027 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_last_blk_pxl_width_1 
Execute         gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_last_blk_pxl_width_1 
Execute         syn_report -csynth -model last_blk_pxl_width.1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/last_blk_pxl_width_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model last_blk_pxl_width.1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/last_blk_pxl_width_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model last_blk_pxl_width.1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model last_blk_pxl_width.1 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.adb 
Execute         db_write -model last_blk_pxl_width.1 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info last_blk_pxl_width.1 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.129 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute         gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute         syn_report -csynth -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.adb 
Execute         db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2MatStream<2> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 664.578 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_AxiStream2MatStream_2_s 
Execute         gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_AxiStream2MatStream_2_s 
Execute         syn_report -csynth -model AxiStream2MatStream<2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2MatStream_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AxiStream2MatStream<2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2MatStream_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AxiStream2MatStream<2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AxiStream2MatStream<2> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.adb 
Execute         db_write -model AxiStream2MatStream<2> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2MatStream<2> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Mat -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(sobel_resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(sobel_resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(sobel_resize_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 665.465 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Mat -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_AxiStream2Mat 
Execute         gen_rtl AxiStream2Mat -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_AxiStream2Mat 
Execute         syn_report -csynth -model AxiStream2Mat -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2Mat_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AxiStream2Mat -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2Mat_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AxiStream2Mat -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AxiStream2Mat -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.adb 
Execute         db_write -model AxiStream2Mat -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Mat -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Axi2Mat -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(sobel_resize_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(sobel_resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(sobel_resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(sobel_resize_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 666.488 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Axi2Mat 
Execute         gen_rtl Axi2Mat -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Axi2Mat 
Execute         syn_report -csynth -model Axi2Mat -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Axi2Mat_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Axi2Mat -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Axi2Mat_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Axi2Mat -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Axi2Mat -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.adb 
Execute         db_write -model Axi2Mat -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Axi2Mat -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_8_0_128_128_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Array2xfMat<8, 0, 128, 128, 1, 2> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_8_0_128_128_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 667.391 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Array2xfMat<8, 0, 128, 128, 1, 2> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s 
Execute         gen_rtl Array2xfMat<8, 0, 128, 128, 1, 2> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Array2xfMat_8_0_128_128_1_2_s 
Execute         syn_report -csynth -model Array2xfMat<8, 0, 128, 128, 1, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Array2xfMat_8_0_128_128_1_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Array2xfMat<8, 0, 128, 128, 1, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Array2xfMat_8_0_128_128_1_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Array2xfMat<8, 0, 128, 128, 1, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Array2xfMat<8, 0, 128, 128, 1, 2> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.adb 
Execute         db_write -model Array2xfMat<8, 0, 128, 128, 1, 2> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Array2xfMat<8, 0, 128, 128, 1, 2> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' pipeline 'VITIS_LOOP_354_1_VITIS_LOOP_359_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 668.117 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         gen_rtl resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
Execute         syn_report -csynth -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.adb 
Execute         db_write -model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfUDivResize -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'udiv_64ns_16ns_64_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfUDivResize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 669.699 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfUDivResize -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xfUDivResize 
Execute         gen_rtl xfUDivResize -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xfUDivResize 
Execute         syn_report -csynth -model xfUDivResize -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xfUDivResize_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xfUDivResize -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xfUDivResize_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xfUDivResize -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xfUDivResize -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.adb 
Execute         db_write -model xfUDivResize -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfUDivResize -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model scaleCompute_17_42_20_48_16_1_s -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_48ns_42s_74_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 670.285 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl scaleCompute_17_42_20_48_16_1_s -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s 
Execute         gen_rtl scaleCompute_17_42_20_48_16_1_s -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s 
Execute         syn_report -csynth -model scaleCompute_17_42_20_48_16_1_s -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/scaleCompute_17_42_20_48_16_1_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model scaleCompute_17_42_20_48_16_1_s -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/scaleCompute_17_42_20_48_16_1_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model scaleCompute_17_42_20_48_16_1_s -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model scaleCompute_17_42_20_48_16_1_s -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.adb 
Execute         db_write -model scaleCompute_17_42_20_48_16_1_s -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info scaleCompute_17_42_20_48_16_1_s -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' pipeline 'VITIS_LOOP_411_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_10s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_9s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_12ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_9s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 672.984 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         gen_rtl resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
Execute         syn_report -csynth -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.adb 
Execute         db_write -model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_1_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_1_RAM_T2P_BRAMcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_2_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_2_RAM_T2P_BRAMdEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s'.
INFO: [RTMG 210-278] Implementing memory 'sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 678.031 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s 
Execute         gen_rtl resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s 
Execute         syn_report -csynth -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.adb 
Execute         db_write -model resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_1_0_128_128_64_64_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_1_0_128_128_64_64_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 680.527 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s 
Execute         gen_rtl resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_resize_1_0_128_128_64_64_1_false_2_2_2_s 
Execute         syn_report -csynth -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resize_1_0_128_128_64_64_1_false_2_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/resize_1_0_128_128_64_64_1_false_2_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.adb 
Execute         db_write -model resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry14_proc -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 681.051 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry14_proc -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Block_entry14_proc 
Execute         gen_rtl Block_entry14_proc -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Block_entry14_proc 
Execute         syn_report -csynth -model Block_entry14_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Block_entry14_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Block_entry14_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Block_entry14_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Block_entry14_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Block_entry14_proc -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.adb 
Execute         db_write -model Block_entry14_proc -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry14_proc -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop' pipeline 'Clear_Row_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Clear_Row_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 681.590 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Clear_Row_Loop -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Clear_Row_Loop -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
Execute         syn_report -csynth -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobelFilter3x3_Pipeline_Clear_Row_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobelFilter3x3_Pipeline_Clear_Row_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.adb 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Clear_Row_Loop -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobelFilter3x3_Pipeline_Clear_Row_Loop -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientX3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFGradientX3x3<0, 0> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientX3x3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 682.309 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFGradientX3x3<0, 0> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xFGradientX3x3_0_0_s 
Execute         gen_rtl xFGradientX3x3<0, 0> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xFGradientX3x3_0_0_s 
Execute         syn_report -csynth -model xFGradientX3x3<0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFGradientX3x3_0_0_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xFGradientX3x3<0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFGradientX3x3_0_0_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xFGradientX3x3<0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xFGradientX3x3<0, 0> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.adb 
Execute         db_write -model xFGradientX3x3<0, 0> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFGradientX3x3<0, 0> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFGradientY3x3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFGradientY3x3<0, 0> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFGradientY3x3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 683.207 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFGradientY3x3<0, 0> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xFGradientY3x3_0_0_s 
Execute         gen_rtl xFGradientY3x3<0, 0> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xFGradientY3x3_0_0_s 
Execute         syn_report -csynth -model xFGradientY3x3<0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFGradientY3x3_0_0_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xFGradientY3x3<0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFGradientY3x3_0_0_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xFGradientY3x3<0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xFGradientY3x3<0, 0> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.adb 
Execute         db_write -model xFGradientY3x3<0, 0> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFGradientY3x3<0, 0> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobel3x3_1_1_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobel3x3<1, 1, 0, 0> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobel3x3_1_1_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 684.066 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobel3x3<1, 1, 0, 0> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xFSobel3x3_1_1_0_0_s 
Execute         gen_rtl xFSobel3x3<1, 1, 0, 0> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xFSobel3x3_1_1_0_0_s 
Execute         syn_report -csynth -model xFSobel3x3<1, 1, 0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobel3x3_1_1_0_0_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xFSobel3x3<1, 1, 0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobel3x3_1_1_0_0_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xFSobel3x3<1, 1, 0, 0> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xFSobel3x3<1, 1, 0, 0> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.adb 
Execute         db_write -model xFSobel3x3<1, 1, 0, 0> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobel3x3<1, 1, 0, 0> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_Pipeline_Col_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobelFilter3x3_Pipeline_Col_Loop -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xFSobelFilter3x3_Pipeline_Col_Loop' pipeline 'Col_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_Pipeline_Col_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 685.387 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Col_Loop -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         gen_rtl xFSobelFilter3x3_Pipeline_Col_Loop -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop 
Execute         syn_report -csynth -model xFSobelFilter3x3_Pipeline_Col_Loop -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobelFilter3x3_Pipeline_Col_Loop_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xFSobelFilter3x3_Pipeline_Col_Loop -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobelFilter3x3_Pipeline_Col_Loop_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xFSobelFilter3x3_Pipeline_Col_Loop -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Col_Loop -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.adb 
Execute         db_write -model xFSobelFilter3x3_Pipeline_Col_Loop -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobelFilter3x3_Pipeline_Col_Loop -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_13_2_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s'.
INFO: [RTMG 210-278] Implementing memory 'sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 688.062 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s 
Execute         gen_rtl xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s 
Execute         syn_report -csynth -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.adb 
Execute         db_write -model xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Sobel_0_3_0_0_64_64_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Sobel_0_3_0_0_64_64_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 689.539 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s 
Execute         gen_rtl Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Sobel_0_3_0_0_64_64_1_false_2_2_2_s 
Execute         syn_report -csynth -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Sobel_0_3_0_0_64_64_1_false_2_2_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Sobel_0_3_0_0_64_64_1_false_2_2_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.adb 
Execute         db_write -model Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc12 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 689.965 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc12 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_entry_proc12 
Execute         gen_rtl entry_proc12 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_entry_proc12 
Execute         syn_report -csynth -model entry_proc12 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc12_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model entry_proc12 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc12_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model entry_proc12 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model entry_proc12 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.adb 
Execute         db_write -model entry_proc12 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc12 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model addrbound -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_13s_13s_13_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 690.355 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl addrbound -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_addrbound 
Execute         gen_rtl addrbound -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_addrbound 
Execute         syn_report -csynth -model addrbound -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/addrbound_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model addrbound -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/addrbound_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model addrbound -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model addrbound -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.adb 
Execute         db_write -model addrbound -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info addrbound -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2Axi_Block_entry24_proc -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 690.719 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Mat2Axi_Block_entry24_proc 
Execute         gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Mat2Axi_Block_entry24_proc 
Execute         syn_report -csynth -model Mat2Axi_Block_entry24_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Mat2Axi_Block_entry24_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Mat2Axi_Block_entry24_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Mat2Axi_Block_entry24_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Mat2Axi_Block_entry24_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Mat2Axi_Block_entry24_proc -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.adb 
Execute         db_write -model Mat2Axi_Block_entry24_proc -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2Axi_Block_entry24_proc -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 691.062 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model entry_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model entry_proc -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model entry_proc -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model last_blk_pxl_width -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 691.410 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_last_blk_pxl_width 
Execute         gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_last_blk_pxl_width 
Execute         syn_report -csynth -model last_blk_pxl_width -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/last_blk_pxl_width_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model last_blk_pxl_width -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/last_blk_pxl_width_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model last_blk_pxl_width -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model last_blk_pxl_width -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.adb 
Execute         db_write -model last_blk_pxl_width -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info last_blk_pxl_width -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 692.242 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute         syn_report -csynth -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.adb 
Execute         db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MatStream2AxiStream<2> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 693.941 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_MatStream2AxiStream_2_s 
Execute         gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_MatStream2AxiStream_2_s 
Execute         syn_report -csynth -model MatStream2AxiStream<2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/MatStream2AxiStream_2_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model MatStream2AxiStream<2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/MatStream2AxiStream_2_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model MatStream2AxiStream<2> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model MatStream2AxiStream<2> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.adb 
Execute         db_write -model MatStream2AxiStream<2> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MatStream2AxiStream<2> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2AxiStream -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(sobel_resize_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(sobel_resize_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(sobel_resize_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 694.891 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Mat2AxiStream 
Execute         gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Mat2AxiStream 
Execute         syn_report -csynth -model Mat2AxiStream -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Mat2AxiStream_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Mat2AxiStream -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Mat2AxiStream_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Mat2AxiStream -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Mat2AxiStream -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.adb 
Execute         db_write -model Mat2AxiStream -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2AxiStream -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Axi_Pipeline_MMIterOutLoop2 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 695.734 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute         syn_report -csynth -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.adb 
Execute         db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Axi_Pipeline_MMIterOutLoop2 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AxiStream2Axi -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 696.742 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_AxiStream2Axi 
Execute         gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_AxiStream2Axi 
Execute         syn_report -csynth -model AxiStream2Axi -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2Axi_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model AxiStream2Axi -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/AxiStream2Axi_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model AxiStream2Axi -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model AxiStream2Axi -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.adb 
Execute         db_write -model AxiStream2Axi -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AxiStream2Axi -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Mat2Axi -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem3_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(sobel_resize_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(sobel_resize_accel_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(sobel_resize_accel_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(sobel_resize_accel_fifo_w8_d2_S_x)' using Shift Registers.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 697.934 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_Mat2Axi 
Execute         gen_rtl Mat2Axi -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_Mat2Axi 
Execute         syn_report -csynth -model Mat2Axi -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Mat2Axi_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model Mat2Axi -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/Mat2Axi_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model Mat2Axi -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model Mat2Axi -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.adb 
Execute         db_write -model Mat2Axi -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Mat2Axi -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_64_64_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfMat2Array<8, 0, 64, 64, 1, 2, 1> -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_64_64_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 698.973 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array<8, 0, 64, 64, 1, 2, 1> -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s 
Execute         gen_rtl xfMat2Array<8, 0, 64, 64, 1, 2, 1> -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_s 
Execute         syn_report -csynth -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xfMat2Array_8_0_64_64_1_2_1_s_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xfMat2Array_8_0_64_64_1_2_1_s_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.adb 
Execute         db_write -model xfMat2Array<8, 0, 64, 64, 1, 2, 1> -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfMat2Array<8, 0, 64, 64, 1, 2, 1> -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_64_64_1_2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -top_prefix sobel_resize_accel_ -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_64_64_1_2_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 699.844 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1 
Execute         gen_rtl xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel_xfMat2Array_8_0_64_64_1_2_1_1 
Execute         syn_report -csynth -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xfMat2Array_8_0_64_64_1_2_1_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/xfMat2Array_8_0_64_64_1_2_1_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.adb 
Execute         db_write -model xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1 -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sobel_resize_accel -top_prefix  -sub_prefix sobel_resize_accel_ -mg_file /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/img_out1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/img_out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/rows_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/cols_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/rows_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_resize_accel/cols_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out1', 'img_out2', 'rows_in', 'cols_in', 'rows_out', 'cols_out' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_resize_accel'.
INFO: [RTMG 210-285] Implementing FIFO 'img_out1_c_U(sobel_resize_accel_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out2_c_U(sobel_resize_accel_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c15_channel_U(sobel_resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c16_channel_U(sobel_resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_resize_mat_rows_c17_channel_U(sobel_resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_resize_mat_cols_c18_channel_U(sobel_resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(sobel_resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(sobel_resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(sobel_resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_resize_mat_data_U(sobel_resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_resize_mat_rows_c_U(sobel_resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_resize_mat_cols_c_U(sobel_resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dstgx_rows_channel_U(sobel_resize_accel_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dstgx_cols_channel_U(sobel_resize_accel_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dstgy_rows_channel_U(sobel_resize_accel_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dstgy_cols_channel_U(sobel_resize_accel_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dstgx_data_U(sobel_resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dstgy_data_U(sobel_resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_U(sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0)' using Shift Registers.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 703.035 MB.
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         gen_rtl sobel_resize_accel -istop -style xilinx -f -lang vhdl -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/vhdl/sobel_resize_accel 
Execute         gen_rtl sobel_resize_accel -istop -style xilinx -f -lang vlog -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/verilog/sobel_resize_accel 
Execute         syn_report -csynth -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/sobel_resize_accel_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/sobel_resize_accel_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model sobel_resize_accel -f -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.adb 
Execute         db_write -model sobel_resize_accel -bindview -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sobel_resize_accel -p /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel 
Execute         export_constraint_db -f -tool general -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.constraint.tcl 
Execute         syn_report -designview -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.design.xml 
Execute         syn_report -csynthDesign -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth.rpt -MHOut /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model sobel_resize_accel -o /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.protoinst 
Execute         sc_get_clocks sobel_resize_accel 
Execute         sc_get_portdomain sobel_resize_accel 
INFO-FLOW: Model list for RTL component generation: entry_proc13 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc11 last_blk_pxl_width.1 AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<8, 0, 128, 128, 1, 2>} resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 xfUDivResize scaleCompute_17_42_20_48_16_1_s resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 {resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>} {resize<1, 0, 128, 128, 64, 64, 1, false, 2, 2, 2>} Block_entry14_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop {xFGradientX3x3<0, 0>} {xFGradientY3x3<0, 0>} {xFSobel3x3<1, 1, 0, 0>} xFSobelFilter3x3_Pipeline_Col_Loop {xFSobelFilter3x3<0, 0, 64, 64, 1, 0, 0, 1, 2, 2, 2, 1, 1, 64, false>} {Sobel<0, 3, 0, 0, 64, 64, 1, false, 2, 2, 2>} entry_proc12 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<8, 0, 64, 64, 1, 2, 1>} {xfMat2Array<8, 0, 64, 64, 1, 2, 1>.1} sobel_resize_accel
INFO-FLOW: Handling components in module [entry_proc13] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry1_proc] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_mul_15s_15s_15_3_1.
INFO-FLOW: Append model sobel_resize_accel_mul_15s_15s_15_3_1
INFO-FLOW: Handling components in module [entry_proc11] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width_1] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_Pipeline_MMIterInLoopRow] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_mul_32s_32s_32_2_1.
INFO-FLOW: Append model sobel_resize_accel_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [AxiStream2Mat] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d3_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d3_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d3_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d3_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w4_d2_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w4_d2_S
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_fifo_w8_d2_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w8_d2_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S
INFO-FLOW: Found component sobel_resize_accel_start_for_AxiStream2Mat_U0.
INFO-FLOW: Append model sobel_resize_accel_start_for_AxiStream2Mat_U0
INFO-FLOW: Handling components in module [Array2xfMat_8_0_128_128_1_2_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xfUDivResize] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1.
INFO-FLOW: Append model sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1
INFO-FLOW: Handling components in module [scaleCompute_17_42_20_48_16_1_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_mul_48ns_42s_74_5_0.
INFO-FLOW: Append model sobel_resize_accel_mul_48ns_42s_74_5_0
INFO-FLOW: Handling components in module [resizeNNBilinear_Pipeline_VITIS_LOOP_411_5] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_mul_12ns_12ns_24_1_1.
INFO-FLOW: Append model sobel_resize_accel_mul_12ns_12ns_24_1_1
INFO-FLOW: Found component sobel_resize_accel_mul_12ns_9s_21_1_1.
INFO-FLOW: Append model sobel_resize_accel_mul_12ns_9s_21_1_1
INFO-FLOW: Found component sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1.
INFO-FLOW: Append model sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
INFO-FLOW: Found component sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1.
INFO-FLOW: Append model sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb.
INFO-FLOW: Append model sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
INFO-FLOW: Handling components in module [resize_1_0_128_128_64_64_1_false_2_2_2_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry14_proc] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobelFilter3x3_Pipeline_Clear_Row_Loop] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFGradientX3x3_0_0_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFGradientY3x3_0_0_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobel3x3_1_1_0_0_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [xFSobelFilter3x3_Pipeline_Col_Loop] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model sobel_resize_accel_sparsemux_7_2_8_1_1
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_sparsemux_7_13_2_1_1.
INFO-FLOW: Append model sobel_resize_accel_sparsemux_7_13_2_1_1
INFO-FLOW: Found component sobel_resize_accel_sparsemux_7_13_2_1_1.
INFO-FLOW: Append model sobel_resize_accel_sparsemux_7_13_2_1_1
INFO-FLOW: Found component sobel_resize_accel_sparsemux_7_13_2_1_1.
INFO-FLOW: Append model sobel_resize_accel_sparsemux_7_13_2_1_1
INFO-FLOW: Found component sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
INFO-FLOW: Handling components in module [Sobel_0_3_0_0_64_64_1_false_2_2_2_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc12] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_mul_13s_13s_13_3_1.
INFO-FLOW: Append model sobel_resize_accel_mul_13s_13s_13_3_1
INFO-FLOW: Handling components in module [Mat2Axi_Block_entry24_proc] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model sobel_resize_accel_mul_16ns_16ns_32_1_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_fifo_w16_d3_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w16_d3_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d3_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d3_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w4_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w4_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi_Pipeline_MMIterOutLoop2] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_fifo_w64_d4_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w64_d4_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w13_d2_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w13_d2_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w13_d2_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w13_d2_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w8_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w8_d2_S_x
INFO-FLOW: Handling components in module [xfMat2Array_8_0_64_64_1_2_1_s] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2Array_8_0_64_64_1_2_1_1] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.compgen.tcl 
INFO-FLOW: Handling components in module [sobel_resize_accel] ... 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.tcl 
INFO-FLOW: Found component sobel_resize_accel_fifo_w64_d6_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w64_d6_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w64_d6_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w64_d6_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d3_S_x0.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d3_S_x0
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d3_S_x0.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d3_S_x0
INFO-FLOW: Found component sobel_resize_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d2_S_x.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d5_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d5_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d5_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w32_d5_S.
INFO-FLOW: Append model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: Found component sobel_resize_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component sobel_resize_accel_fifo_w8_d2_S_x0.
INFO-FLOW: Append model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: Found component sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0.
INFO-FLOW: Append model sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0
INFO-FLOW: Found component sobel_resize_accel_gmem1_m_axi.
INFO-FLOW: Append model sobel_resize_accel_gmem1_m_axi
INFO-FLOW: Found component sobel_resize_accel_gmem2_m_axi.
INFO-FLOW: Append model sobel_resize_accel_gmem2_m_axi
INFO-FLOW: Found component sobel_resize_accel_gmem3_m_axi.
INFO-FLOW: Append model sobel_resize_accel_gmem3_m_axi
INFO-FLOW: Found component sobel_resize_accel_control_s_axi.
INFO-FLOW: Append model sobel_resize_accel_control_s_axi
INFO-FLOW: Append model entry_proc13
INFO-FLOW: Append model Block_entry1_proc
INFO-FLOW: Append model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model entry_proc11
INFO-FLOW: Append model last_blk_pxl_width_1
INFO-FLOW: Append model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: Append model AxiStream2MatStream_2_s
INFO-FLOW: Append model AxiStream2Mat
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_8_0_128_128_1_2_s
INFO-FLOW: Append model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
INFO-FLOW: Append model xfUDivResize
INFO-FLOW: Append model scaleCompute_17_42_20_48_16_1_s
INFO-FLOW: Append model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
INFO-FLOW: Append model resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s
INFO-FLOW: Append model resize_1_0_128_128_64_64_1_false_2_2_2_s
INFO-FLOW: Append model Block_entry14_proc
INFO-FLOW: Append model xFSobelFilter3x3_Pipeline_Clear_Row_Loop
INFO-FLOW: Append model xFGradientX3x3_0_0_s
INFO-FLOW: Append model xFGradientY3x3_0_0_s
INFO-FLOW: Append model xFSobel3x3_1_1_0_0_s
INFO-FLOW: Append model xFSobelFilter3x3_Pipeline_Col_Loop
INFO-FLOW: Append model xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
INFO-FLOW: Append model Sobel_0_3_0_0_64_64_1_false_2_2_2_s
INFO-FLOW: Append model entry_proc12
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Mat2Axi_Block_entry24_proc
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: Append model MatStream2AxiStream_2_s
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_8_0_64_64_1_2_1_s
INFO-FLOW: Append model xfMat2Array_8_0_64_64_1_2_1_1
INFO-FLOW: Append model sobel_resize_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_mul_15s_15s_15_3_1 sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_mul_32s_32s_32_2_1 sobel_resize_accel_fifo_w32_d3_S sobel_resize_accel_fifo_w32_d3_S sobel_resize_accel_fifo_w4_d2_S sobel_resize_accel_fifo_w8_d2_S sobel_resize_accel_fifo_w32_d2_S sobel_resize_accel_fifo_w32_d2_S sobel_resize_accel_start_for_AxiStream2Mat_U0 sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1 sobel_resize_accel_mul_48ns_42s_74_5_0 sobel_resize_accel_mul_12ns_12ns_24_1_1 sobel_resize_accel_mul_12ns_9s_21_1_1 sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1 sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1 sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_sparsemux_7_2_8_1_1 sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_sparsemux_7_13_2_1_1 sobel_resize_accel_sparsemux_7_13_2_1_1 sobel_resize_accel_sparsemux_7_13_2_1_1 sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W sobel_resize_accel_mul_13s_13s_13_3_1 sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_mul_16ns_16ns_32_1_1 sobel_resize_accel_fifo_w16_d3_S sobel_resize_accel_fifo_w32_d3_S_x sobel_resize_accel_fifo_w4_d2_S_x sobel_resize_accel_flow_control_loop_pipe_sequential_init sobel_resize_accel_fifo_w64_d4_S sobel_resize_accel_fifo_w13_d2_S sobel_resize_accel_fifo_w13_d2_S sobel_resize_accel_fifo_w8_d2_S_x sobel_resize_accel_fifo_w64_d6_S sobel_resize_accel_fifo_w64_d6_S sobel_resize_accel_fifo_w32_d2_S_x sobel_resize_accel_fifo_w32_d2_S_x sobel_resize_accel_fifo_w32_d3_S_x0 sobel_resize_accel_fifo_w32_d3_S_x0 sobel_resize_accel_fifo_w8_d2_S_x0 sobel_resize_accel_fifo_w32_d2_S_x sobel_resize_accel_fifo_w32_d2_S_x sobel_resize_accel_fifo_w8_d2_S_x0 sobel_resize_accel_fifo_w32_d2_S_x sobel_resize_accel_fifo_w32_d2_S_x sobel_resize_accel_fifo_w32_d5_S sobel_resize_accel_fifo_w32_d5_S sobel_resize_accel_fifo_w32_d5_S sobel_resize_accel_fifo_w32_d5_S sobel_resize_accel_fifo_w8_d2_S_x0 sobel_resize_accel_fifo_w8_d2_S_x0 sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0 sobel_resize_accel_gmem1_m_axi sobel_resize_accel_gmem2_m_axi sobel_resize_accel_gmem3_m_axi sobel_resize_accel_control_s_axi entry_proc13 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc11 last_blk_pxl_width_1 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow AxiStream2MatStream_2_s AxiStream2Mat Axi2Mat Array2xfMat_8_0_128_128_1_2_s resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 xfUDivResize scaleCompute_17_42_20_48_16_1_s resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s resize_1_0_128_128_64_64_1_false_2_2_2_s Block_entry14_proc xFSobelFilter3x3_Pipeline_Clear_Row_Loop xFGradientX3x3_0_0_s xFGradientY3x3_0_0_s xFSobel3x3_1_1_0_0_s xFSobelFilter3x3_Pipeline_Col_Loop xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s Sobel_0_3_0_0_64_64_1_false_2_2_2_s entry_proc12 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream_2_s Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi xfMat2Array_8_0_64_64_1_2_1_s xfMat2Array_8_0_64_64_1_2_1_1 sobel_resize_accel
INFO-FLOW: Generating /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_mul_15s_15s_15_3_1
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d3_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w4_d2_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w8_d2_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S
INFO-FLOW: To file: write model sobel_resize_accel_start_for_AxiStream2Mat_U0
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1
INFO-FLOW: To file: write model sobel_resize_accel_mul_48ns_42s_74_5_0
INFO-FLOW: To file: write model sobel_resize_accel_mul_12ns_12ns_24_1_1
INFO-FLOW: To file: write model sobel_resize_accel_mul_12ns_9s_21_1_1
INFO-FLOW: To file: write model sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
INFO-FLOW: To file: write model sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_sparsemux_7_13_2_1_1
INFO-FLOW: To file: write model sobel_resize_accel_sparsemux_7_13_2_1_1
INFO-FLOW: To file: write model sobel_resize_accel_sparsemux_7_13_2_1_1
INFO-FLOW: To file: write model sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model sobel_resize_accel_mul_13s_13s_13_3_1
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w16_d3_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d3_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w4_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w64_d4_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w13_d2_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w13_d2_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w8_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w64_d6_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w64_d6_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d3_S_x0
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d3_S_x0
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d2_S_x
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w32_d5_S
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model sobel_resize_accel_fifo_w8_d2_S_x0
INFO-FLOW: To file: write model sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0
INFO-FLOW: To file: write model sobel_resize_accel_gmem1_m_axi
INFO-FLOW: To file: write model sobel_resize_accel_gmem2_m_axi
INFO-FLOW: To file: write model sobel_resize_accel_gmem3_m_axi
INFO-FLOW: To file: write model sobel_resize_accel_control_s_axi
INFO-FLOW: To file: write model entry_proc13
INFO-FLOW: To file: write model Block_entry1_proc
INFO-FLOW: To file: write model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model entry_proc11
INFO-FLOW: To file: write model last_blk_pxl_width_1
INFO-FLOW: To file: write model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: To file: write model AxiStream2MatStream_2_s
INFO-FLOW: To file: write model AxiStream2Mat
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_8_0_128_128_1_2_s
INFO-FLOW: To file: write model resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
INFO-FLOW: To file: write model xfUDivResize
INFO-FLOW: To file: write model scaleCompute_17_42_20_48_16_1_s
INFO-FLOW: To file: write model resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
INFO-FLOW: To file: write model resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s
INFO-FLOW: To file: write model resize_1_0_128_128_64_64_1_false_2_2_2_s
INFO-FLOW: To file: write model Block_entry14_proc
INFO-FLOW: To file: write model xFSobelFilter3x3_Pipeline_Clear_Row_Loop
INFO-FLOW: To file: write model xFGradientX3x3_0_0_s
INFO-FLOW: To file: write model xFGradientY3x3_0_0_s
INFO-FLOW: To file: write model xFSobel3x3_1_1_0_0_s
INFO-FLOW: To file: write model xFSobelFilter3x3_Pipeline_Col_Loop
INFO-FLOW: To file: write model xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
INFO-FLOW: To file: write model Sobel_0_3_0_0_64_64_1_false_2_2_2_s
INFO-FLOW: To file: write model entry_proc12
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Mat2Axi_Block_entry24_proc
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: To file: write model MatStream2AxiStream_2_s
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_8_0_64_64_1_2_1_s
INFO-FLOW: To file: write model xfMat2Array_8_0_64_64_1_2_1_1
INFO-FLOW: To file: write model sobel_resize_accel
INFO-FLOW: Generating /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/vhdl' dstVlogDir='/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/vlog' tclDir='/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db' modelList='sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_15s_15s_15_3_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_32s_32s_32_2_1
sobel_resize_accel_fifo_w32_d3_S
sobel_resize_accel_fifo_w32_d3_S
sobel_resize_accel_fifo_w4_d2_S
sobel_resize_accel_fifo_w8_d2_S
sobel_resize_accel_fifo_w32_d2_S
sobel_resize_accel_fifo_w32_d2_S
sobel_resize_accel_start_for_AxiStream2Mat_U0
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1
sobel_resize_accel_mul_48ns_42s_74_5_0
sobel_resize_accel_mul_12ns_12ns_24_1_1
sobel_resize_accel_mul_12ns_9s_21_1_1
sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_sparsemux_7_2_8_1_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
sobel_resize_accel_mul_13s_13s_13_3_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_16ns_16ns_32_1_1
sobel_resize_accel_fifo_w16_d3_S
sobel_resize_accel_fifo_w32_d3_S_x
sobel_resize_accel_fifo_w4_d2_S_x
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_fifo_w64_d4_S
sobel_resize_accel_fifo_w13_d2_S
sobel_resize_accel_fifo_w13_d2_S
sobel_resize_accel_fifo_w8_d2_S_x
sobel_resize_accel_fifo_w64_d6_S
sobel_resize_accel_fifo_w64_d6_S
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d3_S_x0
sobel_resize_accel_fifo_w32_d3_S_x0
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0
sobel_resize_accel_gmem1_m_axi
sobel_resize_accel_gmem2_m_axi
sobel_resize_accel_gmem3_m_axi
sobel_resize_accel_control_s_axi
entry_proc13
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc11
last_blk_pxl_width_1
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
xfUDivResize
scaleCompute_17_42_20_48_16_1_s
resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s
resize_1_0_128_128_64_64_1_false_2_2_2_s
Block_entry14_proc
xFSobelFilter3x3_Pipeline_Clear_Row_Loop
xFGradientX3x3_0_0_s
xFGradientY3x3_0_0_s
xFSobel3x3_1_1_0_0_s
xFSobelFilter3x3_Pipeline_Col_Loop
xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
Sobel_0_3_0_0_64_64_1_false_2_2_2_s
entry_proc12
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_64_64_1_2_1_s
xfMat2Array_8_0_64_64_1_2_1_1
sobel_resize_accel
' expOnly='0'
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.compgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 704.645 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sobel_resize_accel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc13
INFO-FLOW: No bind nodes found for module_name Block_entry1_proc
INFO-FLOW: No bind nodes found for module_name entry_proc11
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width_1
INFO-FLOW: No bind nodes found for module_name Array2xfMat_8_0_128_128_1_2_s
INFO-FLOW: No bind nodes found for module_name xfUDivResize
INFO-FLOW: No bind nodes found for module_name resize_1_0_128_128_64_64_1_false_2_2_2_s
INFO-FLOW: No bind nodes found for module_name Block_entry14_proc
INFO-FLOW: No bind nodes found for module_name xFSobel3x3_1_1_0_0_s
INFO-FLOW: No bind nodes found for module_name Sobel_0_3_0_0_64_64_1_false_2_2_2_s
INFO-FLOW: No bind nodes found for module_name entry_proc12
INFO-FLOW: No bind nodes found for module_name Mat2Axi_Block_entry24_proc
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width
INFO-FLOW: No bind nodes found for module_name AxiStream2Axi
INFO-FLOW: No bind nodes found for module_name xfMat2Array_8_0_64_64_1_2_1_s
INFO-FLOW: No bind nodes found for module_name xfMat2Array_8_0_64_64_1_2_1_1
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_15s_15s_15_3_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_32s_32s_32_2_1
sobel_resize_accel_fifo_w32_d3_S
sobel_resize_accel_fifo_w32_d3_S
sobel_resize_accel_fifo_w4_d2_S
sobel_resize_accel_fifo_w8_d2_S
sobel_resize_accel_fifo_w32_d2_S
sobel_resize_accel_fifo_w32_d2_S
sobel_resize_accel_start_for_AxiStream2Mat_U0
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1
sobel_resize_accel_mul_48ns_42s_74_5_0
sobel_resize_accel_mul_12ns_12ns_24_1_1
sobel_resize_accel_mul_12ns_9s_21_1_1
sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_sparsemux_7_2_8_1_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
sobel_resize_accel_mul_13s_13s_13_3_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_16ns_16ns_32_1_1
sobel_resize_accel_fifo_w16_d3_S
sobel_resize_accel_fifo_w32_d3_S_x
sobel_resize_accel_fifo_w4_d2_S_x
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_fifo_w64_d4_S
sobel_resize_accel_fifo_w13_d2_S
sobel_resize_accel_fifo_w13_d2_S
sobel_resize_accel_fifo_w8_d2_S_x
sobel_resize_accel_fifo_w64_d6_S
sobel_resize_accel_fifo_w64_d6_S
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d3_S_x0
sobel_resize_accel_fifo_w32_d3_S_x0
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0
sobel_resize_accel_gmem1_m_axi
sobel_resize_accel_gmem2_m_axi
sobel_resize_accel_gmem3_m_axi
sobel_resize_accel_control_s_axi
entry_proc13
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc11
last_blk_pxl_width_1
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
xfUDivResize
scaleCompute_17_42_20_48_16_1_s
resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s
resize_1_0_128_128_64_64_1_false_2_2_2_s
Block_entry14_proc
xFSobelFilter3x3_Pipeline_Clear_Row_Loop
xFGradientX3x3_0_0_s
xFGradientY3x3_0_0_s
xFSobel3x3_1_1_0_0_s
xFSobelFilter3x3_Pipeline_Col_Loop
xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
Sobel_0_3_0_0_64_64_1_false_2_2_2_s
entry_proc12
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_64_64_1_2_1_s
xfMat2Array_8_0_64_64_1_2_1_1
sobel_resize_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/top-io-be.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.constraint.tcl 
Execute         sc_get_clocks sobel_resize_accel 
Execute         source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST sobel_resize_accel MODULE2INSTS {sobel_resize_accel sobel_resize_accel entry_proc13 entry_proc13_U0 Block_entry1_proc Block_entry1_proc_U0 Array2xfMat_8_0_128_128_1_2_s Array2xfMat_8_0_128_128_1_2_U0 Axi2Mat grp_Axi2Mat_fu_84 Axi2AxiStream Axi2AxiStream_U0 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108 AxiStream2Mat AxiStream2Mat_U0 entry_proc11 entry_proc11_U0 last_blk_pxl_width_1 last_blk_pxl_width_1_U0 AxiStream2MatStream_2_s AxiStream2MatStream_2_U0 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 resize_1_0_128_128_64_64_1_false_2_2_2_s resize_1_0_128_128_64_64_1_false_2_2_2_U0 resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 xfUDivResize grp_xfUDivResize_fu_186 scaleCompute_17_42_20_48_16_1_s {grp_scaleCompute_17_42_20_48_16_1_s_fu_203 grp_scaleCompute_17_42_20_48_16_1_s_fu_585} resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228 Sobel_0_3_0_0_64_64_1_false_2_2_2_s Sobel_0_3_0_0_64_64_1_false_2_2_2_U0 xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46 xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150 xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159 xFSobel3x3_1_1_0_0_s grp_xFSobel3x3_1_1_0_0_s_fu_320 xFGradientX3x3_0_0_s {grp_xFGradientX3x3_0_0_s_fu_72 grp_xFGradientX3x3_0_0_s_fu_183} xFGradientY3x3_0_0_s {grp_xFGradientY3x3_0_0_s_fu_88 grp_xFGradientY3x3_0_0_s_fu_196} Block_entry14_proc Block_entry14_proc_U0 xfMat2Array_8_0_64_64_1_2_1_s xfMat2Array_8_0_64_64_1_2_1_U0 Mat2Axi {grp_Mat2Axi_fu_62 grp_Mat2Axi_fu_62} addrbound {addrbound_U0 addrbound_U0} Mat2AxiStream {Mat2AxiStream_U0 Mat2AxiStream_U0} entry_proc {entry_proc_U0 entry_proc_U0} last_blk_pxl_width {last_blk_pxl_width_U0 last_blk_pxl_width_U0} MatStream2AxiStream_2_s {MatStream2AxiStream_2_U0 MatStream2AxiStream_2_U0} MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol {grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79} entry_proc12 {entry_proc12_U0 entry_proc12_U0} Mat2Axi_Block_entry24_proc {Mat2Axi_Block_entry24_proc_U0 Mat2Axi_Block_entry24_proc_U0} AxiStream2Axi {AxiStream2Axi_U0 AxiStream2Axi_U0} AxiStream2Axi_Pipeline_MMIterOutLoop2 {grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67 grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67} xfMat2Array_8_0_64_64_1_2_1_1 xfMat2Array_8_0_64_64_1_2_1_1_U0} INST2MODULE {sobel_resize_accel sobel_resize_accel entry_proc13_U0 entry_proc13 Block_entry1_proc_U0 Block_entry1_proc Array2xfMat_8_0_128_128_1_2_U0 Array2xfMat_8_0_128_128_1_2_s grp_Axi2Mat_fu_84 Axi2Mat Axi2AxiStream_U0 Axi2AxiStream grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 AxiStream2Mat_U0 AxiStream2Mat entry_proc11_U0 entry_proc11 last_blk_pxl_width_1_U0 last_blk_pxl_width_1 AxiStream2MatStream_2_U0 AxiStream2MatStream_2_s grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow resize_1_0_128_128_64_64_1_false_2_2_2_U0 resize_1_0_128_128_64_64_1_false_2_2_2_s grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 grp_xfUDivResize_fu_186 xfUDivResize grp_scaleCompute_17_42_20_48_16_1_s_fu_203 scaleCompute_17_42_20_48_16_1_s grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228 resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 grp_scaleCompute_17_42_20_48_16_1_s_fu_585 scaleCompute_17_42_20_48_16_1_s Sobel_0_3_0_0_64_64_1_false_2_2_2_U0 Sobel_0_3_0_0_64_64_1_false_2_2_2_s grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46 xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150 xFSobelFilter3x3_Pipeline_Clear_Row_Loop grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159 xFSobelFilter3x3_Pipeline_Col_Loop grp_xFSobel3x3_1_1_0_0_s_fu_320 xFSobel3x3_1_1_0_0_s grp_xFGradientX3x3_0_0_s_fu_72 xFGradientX3x3_0_0_s grp_xFGradientY3x3_0_0_s_fu_88 xFGradientY3x3_0_0_s grp_xFGradientX3x3_0_0_s_fu_183 xFGradientX3x3_0_0_s grp_xFGradientY3x3_0_0_s_fu_196 xFGradientY3x3_0_0_s Block_entry14_proc_U0 Block_entry14_proc xfMat2Array_8_0_64_64_1_2_1_U0 xfMat2Array_8_0_64_64_1_2_1_s grp_Mat2Axi_fu_62 Mat2Axi addrbound_U0 addrbound Mat2AxiStream_U0 Mat2AxiStream entry_proc_U0 entry_proc last_blk_pxl_width_U0 last_blk_pxl_width MatStream2AxiStream_2_U0 MatStream2AxiStream_2_s grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol entry_proc12_U0 entry_proc12 Mat2Axi_Block_entry24_proc_U0 Mat2Axi_Block_entry24_proc AxiStream2Axi_U0 AxiStream2Axi grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67 AxiStream2Axi_Pipeline_MMIterOutLoop2 xfMat2Array_8_0_64_64_1_2_1_1_U0 xfMat2Array_8_0_64_64_1_2_1_1} INSTDATA {sobel_resize_accel {DEPTH 1 CHILDREN {entry_proc13_U0 Block_entry1_proc_U0 Array2xfMat_8_0_128_128_1_2_U0 resize_1_0_128_128_64_64_1_false_2_2_2_U0 Sobel_0_3_0_0_64_64_1_false_2_2_2_U0 Block_entry14_proc_U0 xfMat2Array_8_0_64_64_1_2_1_U0 xfMat2Array_8_0_64_64_1_2_1_1_U0}} entry_proc13_U0 {DEPTH 2 CHILDREN {}} Block_entry1_proc_U0 {DEPTH 2 CHILDREN {}} Array2xfMat_8_0_128_128_1_2_U0 {DEPTH 2 CHILDREN grp_Axi2Mat_fu_84} grp_Axi2Mat_fu_84 {DEPTH 3 CHILDREN {Axi2AxiStream_U0 AxiStream2Mat_U0}} Axi2AxiStream_U0 {DEPTH 4 CHILDREN grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108} grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108 {DEPTH 5 CHILDREN {}} AxiStream2Mat_U0 {DEPTH 4 CHILDREN {entry_proc11_U0 last_blk_pxl_width_1_U0 AxiStream2MatStream_2_U0}} entry_proc11_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_1_U0 {DEPTH 5 CHILDREN {}} AxiStream2MatStream_2_U0 {DEPTH 5 CHILDREN grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58} grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 {DEPTH 6 CHILDREN {}} resize_1_0_128_128_64_64_1_false_2_2_2_U0 {DEPTH 2 CHILDREN grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84} grp_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_fu_84 {DEPTH 3 CHILDREN {grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 grp_xfUDivResize_fu_186 grp_scaleCompute_17_42_20_48_16_1_s_fu_203 grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228}} grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 {DEPTH 4 CHILDREN {}} grp_xfUDivResize_fu_186 {DEPTH 4 CHILDREN {}} grp_scaleCompute_17_42_20_48_16_1_s_fu_203 {DEPTH 4 CHILDREN {}} grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228 {DEPTH 4 CHILDREN grp_scaleCompute_17_42_20_48_16_1_s_fu_585} grp_scaleCompute_17_42_20_48_16_1_s_fu_585 {DEPTH 5 CHILDREN {}} Sobel_0_3_0_0_64_64_1_false_2_2_2_U0 {DEPTH 2 CHILDREN grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46} grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46 {DEPTH 3 CHILDREN {grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150 grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159 grp_xFGradientX3x3_0_0_s_fu_183 grp_xFGradientY3x3_0_0_s_fu_196}} grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150 {DEPTH 4 CHILDREN {}} grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159 {DEPTH 4 CHILDREN grp_xFSobel3x3_1_1_0_0_s_fu_320} grp_xFSobel3x3_1_1_0_0_s_fu_320 {DEPTH 5 CHILDREN {grp_xFGradientX3x3_0_0_s_fu_72 grp_xFGradientY3x3_0_0_s_fu_88}} grp_xFGradientX3x3_0_0_s_fu_72 {DEPTH 6 CHILDREN {}} grp_xFGradientY3x3_0_0_s_fu_88 {DEPTH 6 CHILDREN {}} grp_xFGradientX3x3_0_0_s_fu_183 {DEPTH 4 CHILDREN {}} grp_xFGradientY3x3_0_0_s_fu_196 {DEPTH 4 CHILDREN {}} Block_entry14_proc_U0 {DEPTH 2 CHILDREN {}} xfMat2Array_8_0_64_64_1_2_1_U0 {DEPTH 2 CHILDREN grp_Mat2Axi_fu_62} grp_Mat2Axi_fu_62 {DEPTH 3 CHILDREN {addrbound_U0 Mat2AxiStream_U0 entry_proc12_U0 Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi_U0}} addrbound_U0 {DEPTH 4 CHILDREN {}} Mat2AxiStream_U0 {DEPTH 4 CHILDREN {entry_proc_U0 last_blk_pxl_width_U0 MatStream2AxiStream_2_U0}} entry_proc_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_U0 {DEPTH 5 CHILDREN {}} MatStream2AxiStream_2_U0 {DEPTH 5 CHILDREN grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79} grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 {DEPTH 6 CHILDREN {}} entry_proc12_U0 {DEPTH 4 CHILDREN {}} Mat2Axi_Block_entry24_proc_U0 {DEPTH 4 CHILDREN {}} AxiStream2Axi_U0 {DEPTH 4 CHILDREN grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67} grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67 {DEPTH 5 CHILDREN {}} xfMat2Array_8_0_64_64_1_2_1_1_U0 {DEPTH 2 CHILDREN grp_Mat2Axi_fu_62}} MODULEDATA {Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_2_fu_106_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1021 VARIABLE c_2 LOOP VITIS_LOOP_1021_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Axi2AxiStream {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_15s_15s_15_3_1_U13 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1012 VARIABLE mul_rows_cols LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2MatStream_2_Pipeline_MMIterInLoopRow {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1054_fu_203_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1054 VARIABLE add_ln1054 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1074_fu_276_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074 VARIABLE add_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_fu_292_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_1_fu_298_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_2_fu_478_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_3_fu_482_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074 VARIABLE sub_ln1074_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rem_3_fu_318_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1075 VARIABLE rem_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1067_fu_411_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1067 VARIABLE sub_ln1067 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1071_fu_339_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071 VARIABLE add_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1071_fu_426_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071 VARIABLE sub_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rem_2_fu_359_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1072 VARIABLE rem_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1082_fu_601_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1082 VARIABLE sub_ln1082 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1086_fu_219_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086 VARIABLE add_ln1086 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2MatStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1052 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_85_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub3_fu_91_p2 SOURCE {} VARIABLE sub3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 3 BRAM 0 URAM 0}} AxiStream2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1115 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1115 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE :0 VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 3 BRAM 0 URAM 0}} Axi2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1143 VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE :0 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE :0 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 4 BRAM 0 URAM 0}} resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_157_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354 VARIABLE add_ln354 LOOP VITIS_LOOP_354_1_VITIS_LOOP_359_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_1_fu_177_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:354 VARIABLE add_ln354_1 LOOP VITIS_LOOP_354_1_VITIS_LOOP_359_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_200_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:359 VARIABLE add_ln359 LOOP VITIS_LOOP_354_1_VITIS_LOOP_359_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} scaleCompute_17_42_20_48_16_1_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_48ns_42s_74_5_0_U75 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:199 VARIABLE mul_ln199 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_66_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:200 VARIABLE add_ln200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_655_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln243_fu_661_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:243 VARIABLE sub_ln243 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln250_fu_957_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:250 VARIABLE sub_ln250 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln266_fu_850_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:266 VARIABLE add_ln266 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln267_fu_888_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267 VARIABLE sub_ln267 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_nxt_fu_925_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:450 VARIABLE idx_nxt LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_12ns_24_1_1_U79 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:267 VARIABLE conv10_i_i_i LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_997_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_1011_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME val0_fu_1025_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:52 VARIABLE val0 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_1031_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:53 VARIABLE sub_ln53 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln54_fu_1037_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:54 VARIABLE sub_ln54 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12ns_10s_22s_23_4_1_U82 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:56 VARIABLE P1 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12ns_9s_21_1_1_U80 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:57 VARIABLE P2 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12ns_9s_21s_22_4_1_U81 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:58 VARIABLE P3 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12ns_9s_21s_22_4_1_U81 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12ns_10s_22s_23_4_1_U82 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61 VARIABLE add_ln61_1 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_2_fu_1108_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61 VARIABLE add_ln61_2 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_3_fu_1141_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:61 VARIABLE add_ln61_3 LOOP VITIS_LOOP_411_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME line_buffer_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334 VARIABLE line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 128 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME line_buffer_1_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334 VARIABLE line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 128 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME line_buffer_2_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:334 VARIABLE line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 128 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub302_fu_356_p2 SOURCE {} VARIABLE sub302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub97_fu_361_p2 SOURCE {} VARIABLE sub97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_390_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_fu_447_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:404 VARIABLE add_ln404 LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_515_p2 SOURCE {} VARIABLE sub LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub309_fu_526_p2 SOURCE {} VARIABLE sub309 LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i534_i_fu_475_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311 VARIABLE add_i534_i LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i_i_i475_i_fu_539_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:311 VARIABLE add_i_i_i_i_i475_i LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_i_i_i_i349_i_fu_583_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:409 VARIABLE add_i_i_i_i_i349_i LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_637_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME first_row_index_fu_601_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:538 VARIABLE first_row_index LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME read_rows_count_1_fu_676_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:550 VARIABLE read_rows_count_1 LOOP VITIS_LOOP_404_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 3 URAM 0}} xFSobelFilter3x3_Pipeline_Clear_Row_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_4_fu_120_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:354 VARIABLE col_4 LOOP Clear_Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFGradientX3x3_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME A00_fu_102_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:61 VARIABLE A00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME S00_fu_116_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:62 VARIABLE S00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME out_pix_fu_122_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:65 VARIABLE out_pix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} xFGradientY3x3_0_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME A00_fu_90_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:109 VARIABLE A00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME S00_fu_104_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:110 VARIABLE S00 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_114_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:113 VARIABLE add_ln113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFSobelFilter3x3_Pipeline_Col_Loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_2_fu_380_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:225 VARIABLE col_2 LOOP Col_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_1_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339 VARIABLE buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME buf_2_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:339 VARIABLE buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE {ram_s2p array} DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_ind_1_fu_316_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:457 VARIABLE row_ind_1 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_3_fu_336_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/imgproc/xf_sobel.hpp:366 VARIABLE row_3 LOOP Row_Loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} addrbound {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_13s_13s_13_3_1_U200 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:949 VARIABLE mul_rows_cols LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1301_fu_198_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1301 VARIABLE add_ln1301 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1324_fu_268_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1324 VARIABLE sub_ln1324 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_fu_307_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332 VARIABLE sub_ln1332 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_1_fu_324_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1332 VARIABLE sub_ln1332_1 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filled_next_fu_287_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1333 VARIABLE filled_next LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1306_fu_234_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1306 VARIABLE add_ln1306 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MatStream2AxiStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_98_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U220 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1289 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} Mat2AxiStream {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1353 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1353 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE :0 VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2Axi_Pipeline_MMIterOutLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1379_fu_102_p2 SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1379 VARIABLE add_ln1379 LOOP MMIterOutLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dout_c_U SOURCE :0 VARIABLE dout_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_channel_U SOURCE :0 VARIABLE p_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {13 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME axibound_U SOURCE :0 VARIABLE axibound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {13 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE /home/sxy/Desktop/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1420 VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 2 BRAM 0 URAM 0}} sobel_resize_accel {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_out1_c_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE img_out1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 6 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_out2_c_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE img_out2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 6 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_rows_c15_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE in_mat_rows_c15_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_cols_c16_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE in_mat_cols_c16_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_resize_mat_rows_c17_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE out_resize_mat_rows_c17_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_resize_mat_cols_c18_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE out_resize_mat_cols_c18_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_data_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:46 VARIABLE in_mat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_rows_c_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE in_mat_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME in_mat_cols_c_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE in_mat_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_resize_mat_data_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:48 VARIABLE out_resize_mat_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_resize_mat_rows_c_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE out_resize_mat_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_resize_mat_cols_c_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE out_resize_mat_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dstgx_rows_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE p_dstgx_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dstgx_cols_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE p_dstgx_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dstgy_rows_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE p_dstgy_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dstgy_cols_channel_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:51 VARIABLE p_dstgy_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dstgx_data_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:60 VARIABLE p_dstgx_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_dstgy_data_U SOURCE /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp:64 VARIABLE p_dstgy_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 18 BRAM 12 URAM 0}} entry_proc13 {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry1_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc11 {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width_1 {AREA {DSP 0 BRAM 0 URAM 0}} Array2xfMat_8_0_128_128_1_2_s {AREA {DSP 4 BRAM 0 URAM 0}} xfUDivResize {AREA {DSP 0 BRAM 0 URAM 0}} resize_1_0_128_128_64_64_1_false_2_2_2_s {AREA {DSP 10 BRAM 3 URAM 0}} Block_entry14_proc {AREA {DSP 0 BRAM 0 URAM 0}} xFSobel3x3_1_1_0_0_s {AREA {DSP 0 BRAM 0 URAM 0}} Sobel_0_3_0_0_64_64_1_false_2_2_2_s {AREA {DSP 0 BRAM 3 URAM 0}} entry_proc12 {AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi_Block_entry24_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width {AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Axi {AREA {DSP 0 BRAM 0 URAM 0}} xfMat2Array_8_0_64_64_1_2_1_s {AREA {DSP 2 BRAM 0 URAM 0}} xfMat2Array_8_0_64_64_1_2_1_1 {AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.78 seconds; current allocated memory: 721.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_resize_accel.
Execute         syn_report -model sobel_resize_accel -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 132.56 MHz
Command       autosyn done; 9.02 sec.
Command     csynth_design done; 29.38 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.35 seconds. CPU system time: 1.63 seconds. Elapsed time: 29.38 seconds; current allocated memory: 495.625 MB.
Execute     cosim_design -ldflags -L /home/sxy/Desktop/opencv440/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv /home/sxy/Desktop/Vitis_Libraries/vision/data/128x128.png 64 64 
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L /home/sxy/Desktop/opencv440/install/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv /home/sxy/Desktop/Vitis_Libraries/vision/data/128x128.png 64 64 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_tb.cpp /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/xf_sobel_resize_tb.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/xf_sobel_resize_tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/xf_sobel_resize_tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 3.13 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/xf_sobel_resize_accel.cpp /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/xf_sobel_resize_accel.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/xf_sobel_resize_accel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /home/sxy/new-vol/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/xf_sobel_resize_accel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command       clang_tidy done; 4.14 sec.
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.32 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.DependenceCheck.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source dataflow_monitor_API.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 21.86 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 44.83 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 73.91 seconds. CPU system time: 2.96 seconds. Elapsed time: 44.83 seconds; current allocated memory: 18.254 MB.
Execute     export_design -flow syn -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
Execute       config_export -flow=syn -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=sobel_resize_accel xml_exists=0
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to sobel_resize_accel
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=100 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_15s_15s_15_3_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_32s_32s_32_2_1
sobel_resize_accel_fifo_w32_d3_S
sobel_resize_accel_fifo_w32_d3_S
sobel_resize_accel_fifo_w4_d2_S
sobel_resize_accel_fifo_w8_d2_S
sobel_resize_accel_fifo_w32_d2_S
sobel_resize_accel_fifo_w32_d2_S
sobel_resize_accel_start_for_AxiStream2Mat_U0
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_udiv_64ns_16ns_64_68_seq_1
sobel_resize_accel_mul_48ns_42s_74_5_0
sobel_resize_accel_mul_12ns_12ns_24_1_1
sobel_resize_accel_mul_12ns_9s_21_1_1
sobel_resize_accel_mac_muladd_12ns_9s_21s_22_4_1
sobel_resize_accel_mac_muladd_12ns_10s_22s_23_4_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_sparsemux_7_2_8_1_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_sparsemux_7_13_2_1_1
sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
sobel_resize_accel_mul_13s_13s_13_3_1
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_mul_16ns_16ns_32_1_1
sobel_resize_accel_fifo_w16_d3_S
sobel_resize_accel_fifo_w32_d3_S_x
sobel_resize_accel_fifo_w4_d2_S_x
sobel_resize_accel_flow_control_loop_pipe_sequential_init
sobel_resize_accel_fifo_w64_d4_S
sobel_resize_accel_fifo_w13_d2_S
sobel_resize_accel_fifo_w13_d2_S
sobel_resize_accel_fifo_w8_d2_S_x
sobel_resize_accel_fifo_w64_d6_S
sobel_resize_accel_fifo_w64_d6_S
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d3_S_x0
sobel_resize_accel_fifo_w32_d3_S_x0
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d2_S_x
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w32_d5_S
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_fifo_w8_d2_S_x0
sobel_resize_accel_start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0
sobel_resize_accel_gmem1_m_axi
sobel_resize_accel_gmem2_m_axi
sobel_resize_accel_gmem3_m_axi
sobel_resize_accel_control_s_axi
entry_proc13
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc11
last_blk_pxl_width_1
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_8_0_128_128_1_2_s
resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
xfUDivResize
scaleCompute_17_42_20_48_16_1_s
resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s
resize_1_0_128_128_64_64_1_false_2_2_2_s
Block_entry14_proc
xFSobelFilter3x3_Pipeline_Clear_Row_Loop
xFGradientX3x3_0_0_s
xFGradientY3x3_0_0_s
xFSobel3x3_1_1_0_0_s
xFSobelFilter3x3_Pipeline_Col_Loop
xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s
Sobel_0_3_0_0_64_64_1_false_2_2_2_s
entry_proc12
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_8_0_64_64_1_2_1_s
xfMat2Array_8_0_64_64_1_2_1_1
sobel_resize_accel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/top-io-be.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc13.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc11.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Array2xfMat_8_0_128_128_1_2_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfUDivResize.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/scaleCompute_17_42_20_48_16_1_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_Pipeline_VITIS_LOOP_411_5.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/resize_1_0_128_128_64_64_1_false_2_2_2_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Block_entry14_proc.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Clear_Row_Loop.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientX3x3_0_0_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFGradientY3x3_0_0_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobel3x3_1_1_0_0_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_Pipeline_Col_Loop.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Sobel_0_3_0_0_64_64_1_false_2_2_2_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc12.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/addrbound.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_s.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/xfMat2Array_8_0_64_64_1_2_1_1.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.constraint.tcl 
Execute       sc_get_clocks sobel_resize_accel 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to sobel_resize_accel
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.compgen.dataonly.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=sobel_resize_accel
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.rtl_wrap.cfg.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.constraint.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.constraint.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/sobel_resize_accel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/sxy/new-vol/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/autopilot.rtl.models.tcl 
Execute       source /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix sobel_resize_accel_ TopModuleNoPrefix sobel_resize_accel TopModuleWithPrefix sobel_resize_accel' export_design_flow='syn' impl_dir='/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute       ap_part_info -quiet -data family -name xc7z020-clg484-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: /home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x70b099d8d748' export_design_flow='syn' export_rpt='/home/sxy/Desktop/FPGA_Camp24-main/Lab1_sobel/prj/sobel_resize/sobel_resize_xf/sol2/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute       send_msg_by_id INFO @200-802@%s sobel_resize_xf/sol2/impl/export.zip 
INFO: [HLS 200-802] Generated output file sobel_resize_xf/sol2/impl/export.zip
Command     export_design done; 213.18 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 182 seconds. CPU system time: 5.39 seconds. Elapsed time: 213.18 seconds; current allocated memory: 4.949 MB.
Execute     cleanup_all 
