==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:35 ; elapsed = 00:07:46 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2159 ; free virtual = 11837
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:35 ; elapsed = 00:07:46 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2159 ; free virtual = 11837
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:36 ; elapsed = 00:07:47 . Memory (MB): peak = 628.605 ; gain = 256.000 ; free physical = 2156 ; free virtual = 11836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div4' (test.cpp:7391) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div1' into 'operator_float_div4' (test.cpp:7422) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div4' (test.cpp:7424) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:36 ; elapsed = 00:07:47 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 2173 ; free virtual = 11854
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div4' (test.cpp:7391) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div1' into 'operator_float_div4' (test.cpp:7422) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div4' (test.cpp:7424) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7425:3) in function 'operator_float_div4'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:37 ; elapsed = 00:07:47 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 2136 ; free virtual = 11819
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:37 ; elapsed = 00:07:47 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 2130 ; free virtual = 11814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div4/in' to 'operator_float_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 225.19 seconds; current allocated memory: 222.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 222.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 223.175 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:37 ; elapsed = 00:07:48 . Memory (MB): peak = 629.301 ; gain = 256.695 ; free physical = 2125 ; free virtual = 11810
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:56 ; elapsed = 00:03:54 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 2068 ; free virtual = 10621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:56 ; elapsed = 00:03:54 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 2068 ; free virtual = 10621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:57 ; elapsed = 00:03:55 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 2067 ; free virtual = 10620
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div4' (test.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div1' into 'operator_float_div4' (test.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div4' (test.cpp:279) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:57 ; elapsed = 00:03:55 . Memory (MB): peak = 501.117 ; gain = 128.512 ; free physical = 2063 ; free virtual = 10618
INFO: [XFORM 203-602] Inlining function 'decompose_float' into 'operator_float_div4' (test.cpp:245) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_27_div1' into 'operator_float_div4' (test.cpp:274) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_float' into 'operator_float_div4' (test.cpp:279) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:280:3) in function 'operator_float_div4'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:03:56 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2035 ; free virtual = 10591
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:58 ; elapsed = 00:03:56 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2032 ; free virtual = 10588
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_float_div4' ...
WARNING: [SYN 201-107] Renaming port name 'operator_float_div4/in' to 'operator_float_div4/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_float_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 217.15 seconds; current allocated memory: 135.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 135.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_float_div4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_float_div4/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_float_div4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_float_div4_lshr_23ns_2ns_23_4_1' to 'operator_float_dibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_float_div4_shl_26ns_2ns_26_4_1' to 'operator_float_dicud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_float_dibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_float_dicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_float_div4'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 135.865 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dibkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_float_dicud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:58 ; elapsed = 00:03:56 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2032 ; free virtual = 10589
INFO: [SYSC 207-301] Generating SystemC RTL for operator_float_div4.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_float_div4.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_float_div4.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_float_div/div5'.
INFO: [HLS 200-10] Cleaning up the solution database.
