Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 16 21:39:01 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 329 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 739 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.066        0.000                      0                  429        0.209        0.000                      0                  429        3.000        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 12.500}     25.000          40.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.742        0.000                      0                   64        0.230        0.000                      0                   64       15.125        0.000                       0                    36  
  clk_out3_design_1_clk_wiz_0_0       21.066        0.000                      0                  365        0.209        0.000                      0                  365       12.000        0.000                       0                   132  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.091ns (27.948%)  route 2.813ns (72.052%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.607    -0.860    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=33, routed)          1.580     1.176    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     1.300 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     1.512 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.697     2.209    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.299     2.508 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.536     3.044    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.578    30.370    
                         clock uncertainty           -0.155    30.215    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    29.786    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.786    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.091ns (27.948%)  route 2.813ns (72.052%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.607    -0.860    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=33, routed)          1.580     1.176    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     1.300 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     1.512 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.697     2.209    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.299     2.508 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.536     3.044    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.578    30.370    
                         clock uncertainty           -0.155    30.215    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    29.786    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.786    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.091ns (27.948%)  route 2.813ns (72.052%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.607    -0.860    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=33, routed)          1.580     1.176    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     1.300 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     1.512 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.697     2.209    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.299     2.508 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.536     3.044    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.578    30.370    
                         clock uncertainty           -0.155    30.215    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    29.786    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.786    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.091ns (27.948%)  route 2.813ns (72.052%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.607    -0.860    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=33, routed)          1.580     1.176    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     1.300 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     1.512 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.697     2.209    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.299     2.508 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.536     3.044    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.578    30.370    
                         clock uncertainty           -0.155    30.215    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    29.786    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.786    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.091ns (27.948%)  route 2.813ns (72.052%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 29.792 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.607    -0.860    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=33, routed)          1.580     1.176    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.124     1.300 r  design_1_i/initializer_0/inst/port_0_o[6]_i_10/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/initializer_0/inst/port_0_o[6]_i_10_n_0
    SLICE_X4Y71          MUXF7 (Prop_muxf7_I0_O)      0.212     1.512 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6/O
                         net (fo=3, routed)           0.697     2.209    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_6_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.299     2.508 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.536     3.044    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.494    29.792    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.578    30.370    
                         clock uncertainty           -0.155    30.215    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    29.786    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.786    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.776ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 29.789 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    -0.863    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.407 f  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.886     0.479    design_1_i/initializer_0/inst/clk_i_counter[14]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     0.603 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_5/O
                         net (fo=1, routed)           0.670     1.273    design_1_i/initializer_0/inst/clk_i_counter[19]_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124     1.397 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_3/O
                         net (fo=1, routed)           0.667     2.064    design_1_i/initializer_0/inst/clk_i_counter[19]_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.188 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_1/O
                         net (fo=20, routed)          0.819     3.007    design_1_i/initializer_0/inst/clk_i_counter[19]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.491    29.789    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
                         clock pessimism              0.578    30.367    
                         clock uncertainty           -0.155    30.212    
    SLICE_X1Y73          FDRE (Setup_fdre_C_R)       -0.429    29.783    design_1_i/initializer_0/inst/clk_i_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 26.776    

Slack (MET) :             26.776ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 29.789 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    -0.863    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.407 f  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.886     0.479    design_1_i/initializer_0/inst/clk_i_counter[14]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     0.603 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_5/O
                         net (fo=1, routed)           0.670     1.273    design_1_i/initializer_0/inst/clk_i_counter[19]_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124     1.397 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_3/O
                         net (fo=1, routed)           0.667     2.064    design_1_i/initializer_0/inst/clk_i_counter[19]_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.188 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_1/O
                         net (fo=20, routed)          0.819     3.007    design_1_i/initializer_0/inst/clk_i_counter[19]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.491    29.789    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                         clock pessimism              0.578    30.367    
                         clock uncertainty           -0.155    30.212    
    SLICE_X1Y73          FDRE (Setup_fdre_C_R)       -0.429    29.783    design_1_i/initializer_0/inst/clk_i_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 26.776    

Slack (MET) :             26.776ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 29.789 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    -0.863    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.407 f  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.886     0.479    design_1_i/initializer_0/inst/clk_i_counter[14]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     0.603 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_5/O
                         net (fo=1, routed)           0.670     1.273    design_1_i/initializer_0/inst/clk_i_counter[19]_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124     1.397 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_3/O
                         net (fo=1, routed)           0.667     2.064    design_1_i/initializer_0/inst/clk_i_counter[19]_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.188 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_1/O
                         net (fo=20, routed)          0.819     3.007    design_1_i/initializer_0/inst/clk_i_counter[19]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.491    29.789    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                         clock pessimism              0.578    30.367    
                         clock uncertainty           -0.155    30.212    
    SLICE_X1Y73          FDRE (Setup_fdre_C_R)       -0.429    29.783    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 26.776    

Slack (MET) :             26.776ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 29.789 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.604    -0.863    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456    -0.407 f  design_1_i/initializer_0/inst/clk_i_counter_reg[14]/Q
                         net (fo=3, routed)           0.886     0.479    design_1_i/initializer_0/inst/clk_i_counter[14]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     0.603 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_5/O
                         net (fo=1, routed)           0.670     1.273    design_1_i/initializer_0/inst/clk_i_counter[19]_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124     1.397 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_3/O
                         net (fo=1, routed)           0.667     2.064    design_1_i/initializer_0/inst/clk_i_counter[19]_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.188 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_1/O
                         net (fo=20, routed)          0.819     3.007    design_1_i/initializer_0/inst/clk_i_counter[19]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.491    29.789    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                         clock pessimism              0.578    30.367    
                         clock uncertainty           -0.155    30.212    
    SLICE_X1Y73          FDRE (Setup_fdre_C_R)       -0.429    29.783    design_1_i/initializer_0/inst/clk_i_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         29.783    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 26.776    

Slack (MET) :             26.866ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.012%)  route 2.934ns (77.988%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 29.787 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.606    -0.861    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.405 f  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/Q
                         net (fo=27, routed)          0.906     0.501    design_1_i/initializer_0/inst/clk_i_counter[11]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     0.625 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_5/O
                         net (fo=1, routed)           0.670     1.295    design_1_i/initializer_0/inst/clk_i_counter[19]_i_5_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.124     1.419 f  design_1_i/initializer_0/inst/clk_i_counter[19]_i_3/O
                         net (fo=1, routed)           0.667     2.086    design_1_i/initializer_0/inst/clk_i_counter[19]_i_3_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.210 r  design_1_i/initializer_0/inst/clk_i_counter[19]_i_1/O
                         net (fo=20, routed)          0.691     2.901    design_1_i/initializer_0/inst/clk_i_counter[19]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          1.489    29.787    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y75          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
                         clock pessimism              0.564    30.351    
                         clock uncertainty           -0.155    30.196    
    SLICE_X1Y75          FDRE (Setup_fdre_C_R)       -0.429    29.767    design_1_i/initializer_0/inst/clk_i_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         29.767    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                 26.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.404%)  route 0.150ns (44.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y71          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  design_1_i/initializer_0/inst/clk_i_counter_reg[4]/Q
                         net (fo=32, routed)          0.150    -0.275    design_1_i/initializer_0/inst/clk_i_counter[4]
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.045    -0.230 r  design_1_i/initializer_0/inst/port_0_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/initializer_0/inst/port_0_o[5]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.805    design_1_i/initializer_0/inst/clk_i
    SLICE_X3Y71          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.092    -0.460    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/cs_can_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/cs_can_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y71          FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  design_1_i/initializer_0/inst/cs_can_o_reg/Q
                         net (fo=2, routed)           0.175    -0.227    design_1_i/initializer_0/inst/cs_can_o
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  design_1_i/initializer_0/inst/cs_can_o_i_1/O
                         net (fo=1, routed)           0.000    -0.182    design_1_i/initializer_0/inst/cs_can_o_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.805    design_1_i/initializer_0/inst/clk_i
    SLICE_X2Y71          FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/initializer_0/inst/cs_can_o_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/wr_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.579    -0.568    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y72          FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/initializer_0/inst/wr_o_reg/Q
                         net (fo=3, routed)           0.173    -0.254    design_1_i/initializer_0/inst/wr_o
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.209 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.847    -0.808    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y72          FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.240    -0.568    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092    -0.476    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.208%)  route 0.127ns (33.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.569    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/Q
                         net (fo=3, routed)           0.127    -0.301    design_1_i/initializer_0/inst/clk_i_counter[16]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.193 r  design_1_i/initializer_0/inst/clk_i_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.193    design_1_i/initializer_0/inst/data0[16]
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.809    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105    -0.464    design_1_i/initializer_0/inst/clk_i_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.159%)  route 0.197ns (51.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y71          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/Q
                         net (fo=16, routed)          0.197    -0.228    design_1_i/initializer_0/inst/clk_i_counter[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.042    -0.186 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/initializer_0/inst/data0__0[0]
    SLICE_X0Y71          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.850    -0.805    design_1_i/initializer_0/inst/clk_i
    SLICE_X0Y71          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105    -0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.579    -0.568    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/Q
                         net (fo=3, routed)           0.131    -0.296    design_1_i/initializer_0/inst/clk_i_counter[12]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  design_1_i/initializer_0/inst/clk_i_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/initializer_0/inst/data0[12]
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.846    -0.808    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y73          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
                         clock pessimism              0.240    -0.568    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105    -0.463    design_1_i/initializer_0/inst/clk_i_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.580    -0.567    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y70          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/initializer_0/inst/port_0_o_reg[1]/Q
                         net (fo=2, routed)           0.184    -0.242    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[1]
    SLICE_X4Y70          LUT5 (Prop_lut5_I4_O)        0.045    -0.197 r  design_1_i/initializer_0/inst/port_0_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    design_1_i/initializer_0/inst/port_0_o[1]_i_1_n_0
    SLICE_X4Y70          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.849    -0.806    design_1_i/initializer_0/inst/clk_i
    SLICE_X4Y70          FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[1]/C
                         clock pessimism              0.239    -0.567    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.091    -0.476    design_1_i/initializer_0/inst/port_0_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.569    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/initializer_0/inst/clk_i_counter_reg[13]/Q
                         net (fo=3, routed)           0.128    -0.300    design_1_i/initializer_0/inst/clk_i_counter[13]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.185 r  design_1_i/initializer_0/inst/clk_i_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.185    design_1_i/initializer_0/inst/data0[13]
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.809    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105    -0.464    design_1_i/initializer_0/inst/clk_i_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.578    -0.569    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/Q
                         net (fo=3, routed)           0.133    -0.295    design_1_i/initializer_0/inst/clk_i_counter[15]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.184 r  design_1_i/initializer_0/inst/clk_i_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.184    design_1_i/initializer_0/inst/data0[15]
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.845    -0.809    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y74          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105    -0.464    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.581    -0.566    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/Q
                         net (fo=33, routed)          0.129    -0.296    design_1_i/initializer_0/inst/clk_i_counter[5]
    SLICE_X1Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.181 r  design_1_i/initializer_0/inst/clk_i_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.181    design_1_i/initializer_0/inst/data0[5]
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=34, routed)          0.849    -0.806    design_1_i/initializer_0/inst/clk_i
    SLICE_X1Y72          FDRE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.105    -0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X4Y72      design_1_i/initializer_0/inst/ale_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X2Y71      design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X2Y70      design_1_i/initializer_0/inst/port_0_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X0Y71      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X1Y74      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X2Y71      design_1_i/initializer_0/inst/cs_can_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X0Y71      design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y71      design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y71      design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y71      design_1_i/initializer_0/inst/clk_i_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y71      design_1_i/initializer_0/inst/clk_i_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y71      design_1_i/initializer_0/inst/port_0_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y71      design_1_i/initializer_0/inst/port_0_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y71      design_1_i/initializer_0/inst/port_0_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X3Y71      design_1_i/initializer_0/inst/port_0_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X4Y72      design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X4Y72      design_1_i/initializer_0/inst/ale_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y73      design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y74      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X1Y74      design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.066ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.580ns (17.515%)  route 2.731ns (82.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 23.546 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.901     2.465    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X4Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.498    23.546    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/C
                         clock pessimism              0.564    24.110    
                         clock uncertainty           -0.149    23.961    
    SLICE_X4Y84          FDRE (Setup_fdre_C_R)       -0.429    23.532    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                 21.066    

Slack (MET) :             21.119ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.156ns (57.581%)  route 1.588ns (42.419%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.611    -0.856    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.419    -0.437 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[8]/Q
                         net (fo=2, routed)           0.997     0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[9]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.297     0.857 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/ATTACK_STATE1_carry_i_2/O
                         net (fo=1, routed)           0.000     0.857    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/S[2]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.237 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.237    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.354 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.354    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.471 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.471    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.588 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.705 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.705    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.822 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.822    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.939 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.939    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.056 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.056    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.173 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__7/CO[3]
                         net (fo=1, routed)           0.591     2.764    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CO[0]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.124     2.888 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/TRIGER_i_2/O
                         net (fo=1, routed)           0.000     2.888    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg_0
    SLICE_X1Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/CLK
    SLICE_X1Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/C
                         clock pessimism              0.578    24.128    
                         clock uncertainty           -0.149    23.979    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    24.008    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg
  -------------------------------------------------------------------
                         required time                         24.008    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                 21.119    

Slack (MET) :             21.344ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.142%)  route 2.450ns (80.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 23.542 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.619     2.184    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X4Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.494    23.542    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/C
                         clock pessimism              0.564    24.106    
                         clock uncertainty           -0.149    23.957    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    23.528    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]
  -------------------------------------------------------------------
                         required time                         23.528    
                         arrival time                          -2.184    
  -------------------------------------------------------------------
                         slack                                 21.344    

Slack (MET) :             21.579ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.340%)  route 2.138ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 23.546 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.307     1.872    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.498    23.546    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]/C
                         clock pessimism              0.578    24.124    
                         clock uncertainty           -0.149    23.975    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    23.451    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[29]
  -------------------------------------------------------------------
                         required time                         23.451    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 21.579    

Slack (MET) :             21.579ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.340%)  route 2.138ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 23.546 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.307     1.872    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.498    23.546    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]/C
                         clock pessimism              0.578    24.124    
                         clock uncertainty           -0.149    23.975    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    23.451    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[30]
  -------------------------------------------------------------------
                         required time                         23.451    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 21.579    

Slack (MET) :             21.579ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.340%)  route 2.138ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 23.546 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.307     1.872    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.498    23.546    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[31]/C
                         clock pessimism              0.578    24.124    
                         clock uncertainty           -0.149    23.975    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    23.451    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[31]
  -------------------------------------------------------------------
                         required time                         23.451    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 21.579    

Slack (MET) :             21.579ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.580ns (21.340%)  route 2.138ns (78.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 23.546 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.307     1.872    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.498    23.546    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]/C
                         clock pessimism              0.578    24.124    
                         clock uncertainty           -0.149    23.975    
    SLICE_X2Y82          FDRE (Setup_fdre_C_R)       -0.524    23.451    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[45]
  -------------------------------------------------------------------
                         required time                         23.451    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                 21.579    

Slack (MET) :             21.580ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.302     1.867    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/C
                         clock pessimism              0.578    24.121    
                         clock uncertainty           -0.149    23.972    
    SLICE_X2Y79          FDSE (Setup_fdse_C_S)       -0.524    23.448    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]
  -------------------------------------------------------------------
                         required time                         23.448    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 21.580    

Slack (MET) :             21.580ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.302     1.867    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]/C
                         clock pessimism              0.578    24.121    
                         clock uncertainty           -0.149    23.972    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    23.448    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[1]
  -------------------------------------------------------------------
                         required time                         23.448    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 21.580    

Slack (MET) :             21.580ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.580ns (21.377%)  route 2.133ns (78.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 23.543 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X1Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.456    -0.390 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.831     0.441    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.124     0.565 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.302     1.867    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.495    23.543    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]/C
                         clock pessimism              0.578    24.121    
                         clock uncertainty           -0.149    23.972    
    SLICE_X2Y79          FDRE (Setup_fdre_C_R)       -0.524    23.448    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[2]
  -------------------------------------------------------------------
                         required time                         23.448    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 21.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[37]/Q
                         net (fo=2, routed)           0.115    -0.306    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[38]
    SLICE_X3Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.854    -0.801    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[38]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.047    -0.515    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[38]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.582    -0.565    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/Q
                         net (fo=2, routed)           0.115    -0.309    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[11]
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.804    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.047    -0.518    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/Q
                         net (fo=2, routed)           0.115    -0.305    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[55]
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.800    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
                         clock pessimism              0.239    -0.561    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.047    -0.514    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[73]/Q
                         net (fo=2, routed)           0.115    -0.304    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[74]
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.798    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[74]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.047    -0.513    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[74]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.588    -0.559    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X4Y90          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[9]/Q
                         net (fo=3, routed)           0.075    -0.356    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[9]
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.099    -0.257 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_0[10]
    SLICE_X4Y90          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.859    -0.796    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X4Y90          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.092    -0.467    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[81]/Q
                         net (fo=2, routed)           0.116    -0.303    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[82]
    SLICE_X3Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.798    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[82]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.047    -0.513    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[82]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.584    -0.563    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[14]/Q
                         net (fo=2, routed)           0.116    -0.306    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[15]
    SLICE_X3Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.853    -0.802    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[15]/C
                         clock pessimism              0.239    -0.563    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.047    -0.516    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[15]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.726%)  route 0.189ns (57.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[69]/Q
                         net (fo=2, routed)           0.189    -0.232    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[70]
    SLICE_X3Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.799    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y84          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]/C
                         clock pessimism              0.274    -0.525    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.076    -0.449    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[70]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.948%)  route 0.114ns (41.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.582    -0.565    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]/Q
                         net (fo=2, routed)           0.114    -0.287    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[4]
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.804    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y79          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.047    -0.505    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.588    -0.559    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[100]/Q
                         net (fo=2, routed)           0.116    -0.279    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[101]
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X3Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[101]/C
                         clock pessimism              0.251    -0.546    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.046    -0.500    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[101]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y84      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[51]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y84      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[51]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y79      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y84      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[51]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y83      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X3Y84      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[60]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



