$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:35:49 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ) clock $end
  $var wire  1 * reset $end
  $scope module ShiftRegisterTester $end
   $var wire  1 ) clock $end
   $var wire  3 # cnt [2:0] $end
   $var wire  3 ( expected [2:0] $end
   $var wire  1 * reset $end
   $var wire  2 % shifter_0 [1:0] $end
   $var wire  2 & shifter_1 [1:0] $end
   $var wire  2 ' shifter_2 [1:0] $end
   $var wire  1 $ wrap_wrap $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
0$
b00 %
b00 &
b00 '
b101 (
0)
1*
#1
1)
#2
#3
#4
#5
#6
0)
#7
#8
#9
#10
0*
#11
b001 #
b110 (
1)
#12
#13
#14
#15
#16
0)
#17
#18
#19
#20
#21
b010 #
b01 '
b111 (
1)
#22
#23
#24
#25
#26
0)
#27
#28
#29
#30
#31
b011 #
b01 &
b10 '
b000 (
1)
#32
#33
#34
#35
#36
0)
#37
#38
#39
#40
#41
b100 #
b01 %
b10 &
b11 '
b001 (
1)
#42
#43
#44
#45
#46
0)
#47
#48
#49
#50
#51
b101 #
1$
b10 %
b11 &
b00 '
b010 (
1)
#52
#53
#54
#55
#56
0)
#57
#58
#59
#60
