<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z045-ffg900-2</Part>
        <TopModelName>pfb_multichannel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3277</Best-caseLatency>
            <Average-caseLatency>3277</Average-caseLatency>
            <Worst-caseLatency>5199</Worst-caseLatency>
            <Best-caseRealTimeLatency>32.770 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>32.770 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>51.990 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>3196</min>
                    <max>5200</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>3196</Interval-min>
            <Interval-max>5200</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:33</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>141</BRAM_18K>
            <DSP>83</DSP>
            <FF>45513</FF>
            <LUT>36765</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1090</BRAM_18K>
            <DSP>900</DSP>
            <FF>437200</FF>
            <LUT>218600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>pfb_multichannel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>pfb_multichannel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>pfb_multichannel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i0_TDATA</name>
            <Object>din_data_i0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i0_TVALID</name>
            <Object>din_data_i0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i0_TREADY</name>
            <Object>din_data_i0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q0_TDATA</name>
            <Object>din_data_q0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q0_TVALID</name>
            <Object>din_data_q0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q0_TREADY</name>
            <Object>din_data_q0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i1_TDATA</name>
            <Object>din_data_i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i1_TVALID</name>
            <Object>din_data_i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i1_TREADY</name>
            <Object>din_data_i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q1_TDATA</name>
            <Object>din_data_q1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q1_TVALID</name>
            <Object>din_data_q1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q1_TREADY</name>
            <Object>din_data_q1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i2_TDATA</name>
            <Object>din_data_i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i2_TVALID</name>
            <Object>din_data_i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i2_TREADY</name>
            <Object>din_data_i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q2_TDATA</name>
            <Object>din_data_q2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q2_TVALID</name>
            <Object>din_data_q2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q2_TREADY</name>
            <Object>din_data_q2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i3_TDATA</name>
            <Object>din_data_i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i3_TVALID</name>
            <Object>din_data_i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_i3_TREADY</name>
            <Object>din_data_i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q3_TDATA</name>
            <Object>din_data_q3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q3_TVALID</name>
            <Object>din_data_q3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>din_data_q3_TREADY</name>
            <Object>din_data_q3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_0_TDATA</name>
            <Object>dout_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_0_TVALID</name>
            <Object>dout_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_0_TREADY</name>
            <Object>dout_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_1_TDATA</name>
            <Object>dout_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_1_TVALID</name>
            <Object>dout_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_1_TREADY</name>
            <Object>dout_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_2_TDATA</name>
            <Object>dout_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_2_TVALID</name>
            <Object>dout_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_2_TREADY</name>
            <Object>dout_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_3_TDATA</name>
            <Object>dout_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_3_TVALID</name>
            <Object>dout_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dout_data_3_TREADY</name>
            <Object>dout_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>pfb_multichannel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>read_inputs_U0</InstName>
                    <ModuleName>read_inputs</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>194</ID>
                    <BindInstances>i_8_fu_129_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>decimate_pfb_U0</InstName>
                    <ModuleName>decimate_pfb</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>215</ID>
                    <BindInstances>add_ln23_1_fu_1085_p2 i_fu_1053_p2 add_ln23_2_fu_1059_p2 add_ln30_1_fu_1382_p2 mac_muladd_16s_16s_31s_31_4_1_U67 mac_muladd_16s_16s_31s_31_4_1_U68 mul_11ns_13ns_23_1_1_U18 mul_12ns_14ns_25_1_1_U19 mul_12ns_14ns_25_1_1_U20 mac_muladd_16s_16s_31s_31_4_1_U69 mac_muladd_16s_16s_31s_31_4_1_U70 mac_muladd_16s_16s_31s_31_4_1_U71 mac_muladd_16s_16s_31s_31_4_1_U72 mul_16s_16s_31_1_1_U49 mul_16s_16s_31_1_1_U50 mul_16s_16s_31_1_1_U51 mul_16s_16s_31_1_1_U52 mac_muladd_16s_16s_31s_31_4_1_U73 mac_muladd_16s_16s_31s_31_4_1_U67 mac_muladd_16s_16s_31s_31_4_1_U73 tmp2_fu_2307_p2 mul_16s_16s_31_1_1_U53 mul_16s_16s_31_1_1_U54 mac_muladd_16s_16s_31s_31_4_1_U74 mac_muladd_16s_16s_31s_31_4_1_U69 mac_muladd_16s_16s_31s_31_4_1_U74 tmp6_fu_2321_p2 mul_16s_16s_31_1_1_U55 mul_16s_16s_31_1_1_U56 mac_muladd_16s_16s_31s_31_4_1_U75 mac_muladd_16s_16s_31s_31_4_1_U71 mac_muladd_16s_16s_31s_31_4_1_U75 tmp10_fu_2335_p2 mul_16s_16s_31_1_1_U57 mul_16s_16s_31_1_1_U58 mul_16s_16s_31_1_1_U59 mul_16s_16s_31_1_1_U60 mac_muladd_16s_16s_31s_31_4_1_U76 mac_muladd_16s_16s_31s_31_4_1_U68 mac_muladd_16s_16s_31s_31_4_1_U76 tmp14_fu_2349_p2 mul_16s_16s_31_1_1_U61 mul_16s_16s_31_1_1_U62 mac_muladd_16s_16s_31s_31_4_1_U77 mac_muladd_16s_16s_31s_31_4_1_U70 mac_muladd_16s_16s_31s_31_4_1_U77 tmp18_fu_2363_p2 mul_16s_16s_31_1_1_U63 mul_16s_16s_31_1_1_U64 mac_muladd_16s_16s_31s_31_4_1_U78 mac_muladd_16s_16s_31s_31_4_1_U72 mac_muladd_16s_16s_31s_31_4_1_U78 tmp22_fu_2377_p2 mul_16s_16s_31_1_1_U65 mul_16s_16s_31_1_1_U66 k_fu_1350_p2 add_ln51_fu_1356_p2 mac_muladd_16s_16s_31s_31_4_1_U79 mac_muladd_16s_16s_31s_31_4_1_U79 mac_muladd_16s_16s_31s_31_4_1_U80 mac_muladd_16s_16s_31s_31_4_1_U80 add_ln64_fu_2442_p2 decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>fft_U0</InstName>
                    <ModuleName>fft</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>302</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>unpack_U0</InstName>
                            <ModuleName>unpack</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>138</ID>
                            <BindInstances>i_4_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>fft_Block_entry13_proc1_U0</InstName>
                            <ModuleName>fft_Block_entry13_proc1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                        </Instance>
                        <Instance>
                            <InstName>fft_config1_1_U0</InstName>
                            <ModuleName>fft_config1_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>fft_syn_config1_U0</InstName>
                                    <ModuleName>fft_syn_config1_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>26</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>fft_config1_2_U0</InstName>
                            <ModuleName>fft_config1_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>fft_syn_config1_4_U0</InstName>
                                    <ModuleName>fft_syn_config1_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>26</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>fft_config1_3_U0</InstName>
                            <ModuleName>fft_config1_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>172</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>fft_syn_config1_5_U0</InstName>
                                    <ModuleName>fft_syn_config1_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>26</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>fft_config1_U0</InstName>
                            <ModuleName>fft_config1_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>fft_syn_config1_6_U0</InstName>
                                    <ModuleName>fft_syn_config1_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>26</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>repack_U0</InstName>
                            <ModuleName>repack</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>188</ID>
                            <BindInstances>i_6_fu_93_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>fft_Block_entry19_proc2_U0</InstName>
                            <ModuleName>fft_Block_entry19_proc2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>ch0_in_U ch1_in_U ch2_in_U ch3_in_U cfg0_s_U cfg1_s_U cfg2_s_U cfg3_s_U ch0_out_U stat0_s_U ch1_out_U stat1_s_U ch2_out_U stat2_s_U ch3_out_U stat3_s_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>write_outputs_U0</InstName>
                    <ModuleName>write_outputs</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>308</ID>
                    <BindInstances>i_2_fu_132_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>stream_read_to_compute_U stream_compute_to_fft_U stream_fft_to_write_U control_s_axi_U control_r_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>read_inputs</Name>
            <Loops>
                <read_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.078</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_loop>
                        <Name>read_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </read_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <read_loop>
                            <Name>read_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:12</SourceLocation>
                        </read_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>145</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_129_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decimate_pfb</Name>
            <Loops>
                <load_coeffs/>
                <compute_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1032</Best-caseLatency>
                    <Average-caseLatency>3116</Average-caseLatency>
                    <Worst-caseLatency>5199</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1032 ~ 5199</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_coeffs>
                        <Name>load_coeffs</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_coeffs>
                    <compute_loop>
                        <Name>compute_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1029</Latency>
                        <AbsoluteTimeLatency>10.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </compute_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:6</SourceLocation>
                    <SummaryOfLoopViolations>
                        <load_coeffs>
                            <Name>load_coeffs</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23</SourceLocation>
                        </load_coeffs>
                        <compute_loop>
                            <Name>compute_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30</SourceLocation>
                        </compute_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>37</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>35</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>2593</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2416</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_coeffs" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_1085_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_coeffs" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_1053_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_coeffs" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_1059_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_1382_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U67" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U68" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_11ns_13ns_23_1_1_U18" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_14ns_25_1_1_U19" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_14ns_25_1_1_U20" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U69" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U70" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U71" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U72" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U49" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U50" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U51" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U52" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U73" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U67" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U73" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_2307_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U53" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U54" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U74" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U69" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U74" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp6_fu_2321_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U55" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U56" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U75" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U71" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U75" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp10_fu_2335_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U57" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U58" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U59" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U60" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U76" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U68" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U76" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp14_fu_2349_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U61" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U62" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U77" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U70" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U77" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp18_fu_2363_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U63" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U64" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U78" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U72" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U78" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp22_fu_2377_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U65" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_31_1_1_U66" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_1350_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="k"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1356_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U79" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U79" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U80" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="compute_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_31s_31_4_1_U80" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2442_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4_U" SOURCE="" STORAGESIZE="16 820 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3_U" SOURCE="" STORAGESIZE="16 820 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2_U" SOURCE="" STORAGESIZE="16 820 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1_U" SOURCE="" STORAGESIZE="16 820 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_U" SOURCE="" STORAGESIZE="16 820 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="decimate_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_branch_memory_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>unpack</Name>
            <Loops>
                <unpack_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.197</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <unpack_loop>
                        <Name>unpack_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </unpack_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69</SourceLocation>
                    <SummaryOfLoopViolations>
                        <unpack_loop>
                            <Name>unpack_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69</SourceLocation>
                        </unpack_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>143</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="unpack_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_108_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Block_entry13_proc1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:27</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_syn_config1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3195</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:525</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_config1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3196</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3196</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_syn_config1_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3195</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:525</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_config1_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3196</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3196</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_syn_config1_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3195</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:525</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_config1_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3196</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3196</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_syn_config1_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3195</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:525</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft_config1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3195</Best-caseLatency>
                    <Average-caseLatency>3195</Average-caseLatency>
                    <Worst-caseLatency>3195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.950 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3196</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3196</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>9883</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>7835</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>repack</Name>
            <Loops>
                <repack_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.819</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <repack_loop>
                        <Name>repack_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </repack_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <repack_loop>
                            <Name>repack_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89</SourceLocation>
                        </repack_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>109</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="repack_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_93_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_Block_entry19_proc2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.401</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:40</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>46</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3198</Best-caseLatency>
                    <Average-caseLatency>3198</Average-caseLatency>
                    <Worst-caseLatency>3198</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.980 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>3196</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3196</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:8</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>41280</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>32784</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch0_in_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch0_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch1_in_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch1_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch2_in_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch2_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch3_in_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch3_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cfg0_s_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cfg0_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cfg1_s_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cfg1_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cfg2_s_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cfg2_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cfg3_s_U" SOURCE=":0" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cfg3_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch0_out_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch0_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stat0_s_U" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:18" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stat0_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch1_out_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch1_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stat1_s_U" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:18" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stat1_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch2_out_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch2_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stat2_s_U" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:18" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stat2_s"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ch3_out_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="ch3_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stat3_s_U" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_fft.cpp:18" STORAGESIZE="8 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stat3_s"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_outputs</Name>
            <Loops>
                <write_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.418</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1027</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <write_loop>
                        <Name>write_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </write_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:41</SourceLocation>
                    <SummaryOfLoopViolations>
                        <write_loop>
                            <Name>write_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:41</SourceLocation>
                        </write_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>112</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="write_loop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_132_p2" SOURCE="/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_io.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pfb_multichannel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3277</Best-caseLatency>
                    <Average-caseLatency>3277</Average-caseLatency>
                    <Worst-caseLatency>5199</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.990 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>3196</min>
                            <max>5200</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>3196 ~ 5200</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_top.cpp:33</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>141</BRAM_18K>
                    <AVAIL_BRAM>1090</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>83</DSP>
                    <AVAIL_DSP>900</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>45513</FF>
                    <AVAIL_FF>437200</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>36766</LUT>
                    <AVAIL_LUT>218600</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_read_to_compute_U" SOURCE=":0" STORAGESIZE="128 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stream_read_to_compute"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_compute_to_fft_U" SOURCE=":0" STORAGESIZE="128 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stream_compute_to_fft"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_fft_to_write_U" SOURCE=":0" STORAGESIZE="128 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="stream_fft_to_write"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ch0_in_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch1_in_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch2_in_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch3_in_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cfg0_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cfg1_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cfg2_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cfg3_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch0_out_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stat0_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch1_out_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stat1_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch2_out_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stat2_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ch3_out_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stat3_s_U</Name>
            <ParentInst>fft_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_read_to_compute_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_compute_to_fft_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>stream_fft_to_write_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_csim ldflags="-B/usr/lib/x86_64-linux-gnu/"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="din_data_i0" index="0" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_i0" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_q0" index="1" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_q0" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_i1" index="2" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_i1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_q1" index="3" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_q1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_i2" index="4" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_i2" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_q2" index="5" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_q2" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_i3" index="6" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_i3" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="din_data_q3" index="7" direction="in" srcType="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="din_data_q3" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_0" index="8" direction="out" srcType="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_0" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_1" index="9" direction="out" srcType="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_2" index="10" direction="out" srcType="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_2" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dout_data_3" index="11" direction="out" srcType="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="dout_data_3" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="coeff" index="12" direction="in" srcType="ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt; const *" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="coeff_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="coeff_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="coeff_1" access="W" description="Data signal of coeff" range="32">
                    <fields>
                        <field offset="0" width="32" name="coeff" access="W" description="Bit 31 to 0 of coeff"/>
                    </fields>
                </register>
                <register offset="0x14" name="coeff_2" access="W" description="Data signal of coeff" range="32">
                    <fields>
                        <field offset="0" width="32" name="coeff" access="W" description="Bit 63 to 32 of coeff"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="coeff"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem:din_data_i0:din_data_q0:din_data_i1:din_data_q1:din_data_i2:din_data_q2:din_data_i3:din_data_q3:dout_data_0:dout_data_1:dout_data_2:dout_data_3</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="coeff"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="coeff"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_i0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_i0_">
            <ports>
                <port>din_data_i0_TDATA</port>
                <port>din_data_i0_TREADY</port>
                <port>din_data_i0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_i0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_q0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_q0_">
            <ports>
                <port>din_data_q0_TDATA</port>
                <port>din_data_q0_TREADY</port>
                <port>din_data_q0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_q0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_i1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_i1_">
            <ports>
                <port>din_data_i1_TDATA</port>
                <port>din_data_i1_TREADY</port>
                <port>din_data_i1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_i1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_q1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_q1_">
            <ports>
                <port>din_data_q1_TDATA</port>
                <port>din_data_q1_TREADY</port>
                <port>din_data_q1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_q1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_i2" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_i2_">
            <ports>
                <port>din_data_i2_TDATA</port>
                <port>din_data_i2_TREADY</port>
                <port>din_data_i2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_i2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_q2" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_q2_">
            <ports>
                <port>din_data_q2_TDATA</port>
                <port>din_data_q2_TREADY</port>
                <port>din_data_q2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_q2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_i3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_i3_">
            <ports>
                <port>din_data_i3_TDATA</port>
                <port>din_data_i3_TREADY</port>
                <port>din_data_i3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_i3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="din_data_q3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="16" portPrefix="din_data_q3_">
            <ports>
                <port>din_data_q3_TDATA</port>
                <port>din_data_q3_TREADY</port>
                <port>din_data_q3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="din_data_q3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_0" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="dout_data_0_">
            <ports>
                <port>dout_data_0_TDATA</port>
                <port>dout_data_0_TREADY</port>
                <port>dout_data_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="dout_data_1_">
            <ports>
                <port>dout_data_1_TDATA</port>
                <port>dout_data_1_TREADY</port>
                <port>dout_data_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_2" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="dout_data_2_">
            <ports>
                <port>dout_data_2_TDATA</port>
                <port>dout_data_2_TREADY</port>
                <port>dout_data_2_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dout_data_3" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="dout_data_3_">
            <ports>
                <port>dout_data_3_TDATA</port>
                <port>dout_data_3_TREADY</port>
                <port>dout_data_3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="dout_data_3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">16 -&gt; 16, 64, 64, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 4, , </column>
                    <column name="s_axi_control_r">32, 5, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control_r">coeff_1, 0x10, 32, W, Data signal of coeff, </column>
                    <column name="s_axi_control_r">coeff_2, 0x14, 32, W, Data signal of coeff, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="din_data_i0">in, both, 16, 1, 1</column>
                    <column name="din_data_i1">in, both, 16, 1, 1</column>
                    <column name="din_data_i2">in, both, 16, 1, 1</column>
                    <column name="din_data_i3">in, both, 16, 1, 1</column>
                    <column name="din_data_q0">in, both, 16, 1, 1</column>
                    <column name="din_data_q1">in, both, 16, 1, 1</column>
                    <column name="din_data_q2">in, both, 16, 1, 1</column>
                    <column name="din_data_q3">in, both, 16, 1, 1</column>
                    <column name="dout_data_0">out, both, 32, 1, 1</column>
                    <column name="dout_data_1">out, both, 32, 1, 1</column>
                    <column name="dout_data_2">out, both, 32, 1, 1</column>
                    <column name="dout_data_3">out, both, 32, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="din_data_i0">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_q0">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_i1">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_q1">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_i2">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_q2">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_i3">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="din_data_q3">in, stream&lt;ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="dout_data_0">out, stream&lt;ap_fixed&lt;32 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="dout_data_1">out, stream&lt;ap_fixed&lt;32 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="dout_data_2">out, stream&lt;ap_fixed&lt;32 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="dout_data_3">out, stream&lt;ap_fixed&lt;32 1 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="coeff">in, ap_fixed&lt;16 1 AP_TRN AP_WRAP 0&gt; const *</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="din_data_i0">din_data_i0, interface, , </column>
                    <column name="din_data_q0">din_data_q0, interface, , </column>
                    <column name="din_data_i1">din_data_i1, interface, , </column>
                    <column name="din_data_q1">din_data_q1, interface, , </column>
                    <column name="din_data_i2">din_data_i2, interface, , </column>
                    <column name="din_data_q2">din_data_q2, interface, , </column>
                    <column name="din_data_i3">din_data_i3, interface, , </column>
                    <column name="din_data_q3">din_data_q3, interface, , </column>
                    <column name="dout_data_0">dout_data_0, interface, , </column>
                    <column name="dout_data_1">dout_data_1, interface, , </column>
                    <column name="dout_data_2">dout_data_2, interface, , </column>
                    <column name="dout_data_3">dout_data_3, interface, , </column>
                    <column name="coeff">m_axi_gmem, interface, , </column>
                    <column name="coeff">s_axi_control_r, register, offset, name=coeff_1 offset=0x10 range=32</column>
                    <column name="coeff">s_axi_control_r, register, offset, name=coeff_2 offset=0x14 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 4096, 16, load_coeffs, /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">coeff, /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25:18, read, Widen Fail, , load_coeffs, /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23:22, 214-353, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">coeff, /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:25:18, read, Inferred, 4096, load_coeffs, /home/brett/Documents/FX_Correlator/pfb/hls_pfb/pfb_compute.cpp:23:22, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="pfb_compute.cpp:8" status="valid" parentFunction="decimate_pfb" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="pfb_compute.cpp:9" status="valid" parentFunction="decimate_pfb" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
        <Pragma type="array_partition" location="pfb_compute.cpp:13" status="valid" parentFunction="decimate_pfb" variable="branch_memory" isDirective="0" options="variable=branch_memory complete dim=1"/>
        <Pragma type="array_partition" location="pfb_compute.cpp:14" status="valid" parentFunction="decimate_pfb" variable="branch_memory" isDirective="0" options="variable=branch_memory complete dim=2"/>
        <Pragma type="bind_storage" location="pfb_compute.cpp:15" status="valid" parentFunction="decimate_pfb" variable="branch_memory" isDirective="0" options="variable=branch_memory type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="pfb_compute.cpp:24" status="valid" parentFunction="decimate_pfb" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="pipeline" location="pfb_compute.cpp:31" status="valid" parentFunction="decimate_pfb" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="pfb_compute.cpp:36" status="valid" parentFunction="decimate_pfb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="pfb_compute.cpp:43" status="valid" parentFunction="decimate_pfb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="pfb_compute.cpp:48" status="valid" parentFunction="decimate_pfb" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="pfb_fft.cpp:8" status="warning" parentFunction="fft" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="pfb_io.cpp:10" status="valid" parentFunction="read_inputs" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="pfb_io.cpp:13" status="valid" parentFunction="read_inputs" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="pfb_io.cpp:15" status="invalid" parentFunction="read_inputs" variable="" isDirective="0" options="ap_ctrl_hs">
            <Msg msg_id="207-5583" msg_severity="WARNING" msg_body="'#pragma HLS interface' can only be applied inside function body"/>
        </Pragma>
        <Pragma type="inline" location="pfb_io.cpp:35" status="valid" parentFunction="write_outputs" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="pfb_io.cpp:37" status="valid" parentFunction="write_outputs" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
        <Pragma type="pipeline" location="pfb_io.cpp:42" status="valid" parentFunction="write_outputs" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="pfb_io.cpp:67" status="valid" parentFunction="unpack" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="pfb_io.cpp:70" status="valid" parentFunction="unpack" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="pfb_io.cpp:87" status="valid" parentFunction="repack" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="pfb_io.cpp:90" status="valid" parentFunction="repack" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="pfb_top.cpp:16" status="valid" parentFunction="pfb_multichannel" variable="din_data_i0" isDirective="0" options="axis port=din_data_i0"/>
        <Pragma type="interface" location="pfb_top.cpp:17" status="valid" parentFunction="pfb_multichannel" variable="din_data_q0" isDirective="0" options="axis port=din_data_q0"/>
        <Pragma type="interface" location="pfb_top.cpp:18" status="valid" parentFunction="pfb_multichannel" variable="din_data_i1" isDirective="0" options="axis port=din_data_i1"/>
        <Pragma type="interface" location="pfb_top.cpp:19" status="valid" parentFunction="pfb_multichannel" variable="din_data_q1" isDirective="0" options="axis port=din_data_q1"/>
        <Pragma type="interface" location="pfb_top.cpp:20" status="valid" parentFunction="pfb_multichannel" variable="din_data_i2" isDirective="0" options="axis port=din_data_i2"/>
        <Pragma type="interface" location="pfb_top.cpp:21" status="valid" parentFunction="pfb_multichannel" variable="din_data_q2" isDirective="0" options="axis port=din_data_q2"/>
        <Pragma type="interface" location="pfb_top.cpp:22" status="valid" parentFunction="pfb_multichannel" variable="din_data_i3" isDirective="0" options="axis port=din_data_i3"/>
        <Pragma type="interface" location="pfb_top.cpp:23" status="valid" parentFunction="pfb_multichannel" variable="din_data_q3" isDirective="0" options="axis port=din_data_q3"/>
        <Pragma type="interface" location="pfb_top.cpp:25" status="valid" parentFunction="pfb_multichannel" variable="dout_data_0" isDirective="0" options="axis port=dout_data_0"/>
        <Pragma type="interface" location="pfb_top.cpp:26" status="valid" parentFunction="pfb_multichannel" variable="dout_data_1" isDirective="0" options="axis port=dout_data_1"/>
        <Pragma type="interface" location="pfb_top.cpp:27" status="valid" parentFunction="pfb_multichannel" variable="dout_data_2" isDirective="0" options="axis port=dout_data_2"/>
        <Pragma type="interface" location="pfb_top.cpp:28" status="valid" parentFunction="pfb_multichannel" variable="dout_data_3" isDirective="0" options="axis port=dout_data_3"/>
        <Pragma type="interface" location="pfb_top.cpp:30" status="valid" parentFunction="pfb_multichannel" variable="coeff" isDirective="0" options="m_axi port=coeff offset=slave bundle=gmem depth=4096 latency=64"/>
        <Pragma type="interface" location="pfb_top.cpp:31" status="valid" parentFunction="pfb_multichannel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="dataflow" location="pfb_top.cpp:33" status="valid" parentFunction="pfb_multichannel" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="pfb_top.cpp:39" status="valid" parentFunction="pfb_multichannel" variable="stream_read_to_compute" isDirective="0" options="variable=stream_read_to_compute depth=4096"/>
        <Pragma type="stream" location="pfb_top.cpp:40" status="valid" parentFunction="pfb_multichannel" variable="stream_compute_to_fft" isDirective="0" options="variable=stream_compute_to_fft depth=4096"/>
        <Pragma type="stream" location="pfb_top.cpp:41" status="valid" parentFunction="pfb_multichannel" variable="stream_fft_to_write" isDirective="0" options="variable=stream_fft_to_write depth=4096"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="pfb_multichannel" options="dim=1 type=cyclic factor=5 variable=_ZZ12decimate_pfbRN3hls6streamI17parallel_sample_tLi0EEES3_PK8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEE12local_coeffs" pragmaLocId="pfb_compute.cpp:19:0" srcPragmaType="pipeline" srcPragmaLoc="pfb_compute.cpp:31" srcPragmaSource="pragma" srcIsDirective="0" variable="decimate_pfb(hls::stream&lt;parallel_sample_t, 0&gt;&amp;, hls::stream&lt;parallel_sample_t, 0&gt;&amp;, ap_fixed&lt;16, 1, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)::local_coeffs" varLoc=""/>
    </AutoPragmaReport>
</profile>

