-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pow_generic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    base_r : IN STD_LOGIC_VECTOR (31 downto 0);
    exp : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of pow_generic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_182 : STD_LOGIC_VECTOR (8 downto 0) := "110000010";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv52_B17217F7D1C : STD_LOGIC_VECTOR (51 downto 0) := "0000000010110001011100100001011111110111110100011100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv23_7FFFFF : STD_LOGIC_VECTOR (22 downto 0) := "11111111111111111111111";
    constant ap_const_lv9_17 : STD_LOGIC_VECTOR (8 downto 0) := "000010111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv9_18 : STD_LOGIC_VECTOR (8 downto 0) := "000011000";
    constant ap_const_lv9_96 : STD_LOGIC_VECTOR (8 downto 0) := "010010110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv45_B17217F7D : STD_LOGIC_VECTOR (44 downto 0) := "000000000101100010111001000010111111101111101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv31_3F800000 : STD_LOGIC_VECTOR (30 downto 0) := "0111111100000000000000000000000";
    constant ap_const_lv31_7F800000 : STD_LOGIC_VECTOR (30 downto 0) := "1111111100000000000000000000000";
    constant ap_const_lv28_4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_382 : STD_LOGIC_VECTOR (9 downto 0) := "1110000010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv25_B8A : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000101110001010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal pow_reduce_anonymo_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_7_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_7_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_6_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_6_q0 : STD_LOGIC_VECTOR (55 downto 0);
    signal pow_reduce_anonymo_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pow_reduce_anonymo_9_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_9_q0 : STD_LOGIC_VECTOR (51 downto 0);
    signal pow_reduce_anonymo_10_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_10_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_10_q0 : STD_LOGIC_VECTOR (48 downto 0);
    signal pow_reduce_anonymo_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal pow_reduce_anonymo_8_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_8_q0 : STD_LOGIC_VECTOR (43 downto 0);
    signal pow_reduce_anonymo_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pow_reduce_anonymo_11_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_11_q0 : STD_LOGIC_VECTOR (26 downto 0);
    signal pow_reduce_anonymo_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pow_reduce_anonymo_ce0 : STD_LOGIC;
    signal pow_reduce_anonymo_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_read_reg_2221 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_read_reg_2221_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_read_reg_2221_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_read_reg_2221_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_read_reg_2221_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_read_reg_2221_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_s_reg_2226 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_2226_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_2226_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_2226_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_2226_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_2226_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_reg_2232 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_2232_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_2232_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_reg_2232_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_4_fu_415_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal loc_V_4_reg_2239 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_139_reg_2247 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_reg_2247_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_reg_2247_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_reg_2247_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2263 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2263_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2263_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2263_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2263_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_reg_2269 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_reg_2269_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_reg_2269_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_reg_2269_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i2_reg_2269_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal log_sum_V_reg_2274 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2274_pp0_iter2_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2274_pp0_iter3_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_reg_2274_pp0_iter4_reg : STD_LOGIC_VECTOR (55 downto 0);
    signal p_Val2_2_fu_484_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_2_reg_2279 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_s_reg_2284 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_reg_2284_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_reg_2284_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_21_fu_560_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_Val2_21_reg_2290 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_Val2_56_reg_2295 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Val2_72_reg_2301 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_72_reg_2301_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_112_reg_2307 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Val2_58_reg_2312 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_73_reg_2318 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_113_reg_2324 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_s_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2329 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2329_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_194_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_194_reg_2334 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_194_reg_2334_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2340 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2340_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_136_reg_2347_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_reg_2352 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_138_reg_2352_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_exp_2_fu_768_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_2_reg_2358 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_114_reg_2378 : STD_LOGIC_VECTOR (38 downto 0);
    signal ssdm_int_V_write_ass_3_reg_2383 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_60_reg_2388 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Val2_22_fu_981_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal p_Val2_22_reg_2393 : STD_LOGIC_VECTOR (65 downto 0);
    signal loc_V_5_fu_998_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_5_reg_2398 : STD_LOGIC_VECTOR (7 downto 0);
    signal m_exp_fu_1016_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal m_exp_reg_2403 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_is_n1_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2409 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2409_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2409_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2409_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_n1_reg_2409_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_fu_1141_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isNeg_reg_2415 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2422 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2422_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2422_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2422_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_2422_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2429 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2429_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2429_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2429_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2429_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_2435 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_2435_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_2435_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_2435_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_2435_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2443 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2443_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2443_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2443_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_sign_reg_2443_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_2451 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_2451_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_2451_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_2451_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_reg_2451_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2457 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2457_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2457_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2457_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_2457_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_1488_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal p_Val2_10_reg_2463 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_152_reg_2471 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_2471_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_2471_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_2471_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_reg_2471_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_reg_2477 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_12_reg_2477_pp0_iter8_reg : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_13_reg_2482 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_144_reg_2487 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_2492 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_2492_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_2492_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_reg_2492_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_V_3_fu_1687_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2497 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2497_pp0_iter9_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_3_reg_2497_pp0_iter10_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_63_fu_1737_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_63_reg_2504 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_65_reg_2519 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_19_fu_2215_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_19_reg_2524 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_76_fu_437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_175_i_i_fu_775_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_167_i_i_fu_779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_183_i_i_fu_845_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_103_fu_1741_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i2_196_fu_1756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_46_fu_393_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal index0_V_fu_427_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_74_fu_462_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_77_fu_469_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Result_77_fu_453_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_2_fu_484_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_75_fu_473_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sf_fu_512_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_141_fu_504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_522_p4 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_99_fu_532_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_140_fu_500_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_170_i_i_fu_544_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_7_fu_536_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_170_i_i_cast_fu_552_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_171_i_i_fu_556_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_Val2_6_fu_566_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_Val2_26_fu_580_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_26_fu_580_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_Val2_26_fu_580_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_172_i_i_fu_586_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_173_i_i_fu_589_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal p_Val2_27_fu_593_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_161_i_i_fu_636_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_29_fu_629_p3 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_162_i_i_fu_647_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_161_i_i_cast_fu_643_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal p_Val2_31_fu_663_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_31_fu_663_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_Val2_30_fu_651_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal p_Val2_31_fu_663_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_165_i_i_fu_673_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_163_i_i_fu_669_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp_165_i_i_cast_fu_681_p1 : STD_LOGIC_VECTOR (50 downto 0);
    signal p_Val2_32_fu_685_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp_i_cast_fu_721_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_fu_724_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal b_exp_1_fu_762_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_177_i_i_fu_790_p3 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_Val2_34_fu_783_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_178_i_i_fu_801_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_177_i_i_cast_fu_797_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Val2_36_fu_817_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_36_fu_817_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_35_fu_805_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Val2_36_fu_817_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_181_i_i_fu_827_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_179_i_i_fu_823_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_181_i_i_cast_fu_835_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_37_fu_839_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_3_fu_872_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ssdm_int_V_write_ass_fu_878_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal ssdm_int_V_write_ass_2_fu_886_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal ssdm_int_V_write_ass_1_fu_882_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp58_fu_895_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp57_fu_890_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp93_cast_fu_901_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal log_sum_V_1_fu_905_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal r_V_fu_918_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal OP1_V_6_cast_fu_915_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal r_V_fu_918_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_fu_918_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal tmp_79_fu_934_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_78_fu_924_p4 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_90_cast_fu_941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_91_cast_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_8_fu_949_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_3_fu_872_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_80_fu_965_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_i_cast_fu_911_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_93_cast_fu_973_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_81_fu_977_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal p_Val2_44_fu_987_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i105_cast_fu_1012_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_is_1_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_i_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_6_fu_1008_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_i_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_193_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i1_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1692_i1_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp35_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_demorgan_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_fu_1103_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_131_fu_1113_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_132_fu_1119_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_133_fu_1123_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_74_fu_1129_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal phitmp_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1692_i_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_p1_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp37_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_is_neg_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp36_fu_1149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp40_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp38_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1691_i_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp41_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1691_i1_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1215_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_47_fu_990_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_i1_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bvh_d_index_fu_1270_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal index_assign_cast_fu_1276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_fu_1280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp43_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp42_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_odd_1_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_pinf_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_is_ninf_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp48_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp47_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1364_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp55_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp54_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1418_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_fu_1432_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_83_fu_1438_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_82_fu_1435_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal p_Val2_23_fu_1442_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal p_Result_79_fu_1458_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_s_195_fu_1466_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_85_fu_1448_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_24_fu_1472_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_10_fu_1488_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_10_fu_1488_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal sh_assign_3_fu_1502_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sh_assign_4_cast1_fu_1507_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_2_fu_1515_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sh_assign_3_cast_fu_1521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_fu_1525_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_87_fu_1529_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_88_fu_1534_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal p_Val2_11_fu_1539_p3 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_142_fu_1546_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_90_fu_1550_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_91_fu_1554_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_92_fu_1560_p2 : STD_LOGIC_VECTOR (65 downto 0);
    signal sh_assign_4_cast_fu_1511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_94_fu_1580_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_143_fu_1573_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_25_fu_1584_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal p_Val2_39_in_in_fu_1589_p3 : STD_LOGIC_VECTOR (66 downto 0);
    signal m_fix_back_V_fu_1566_p3 : STD_LOGIC_VECTOR (65 downto 0);
    signal tmp_100_fu_1625_p1 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_96_fu_1637_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2204_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_146_fu_1664_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_97_fu_1648_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_98_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_5_fu_1673_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_145_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_1679_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_15_fu_1698_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_15_fu_1698_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal p_Val2_16_fu_1704_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_101_fu_1714_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_102_fu_1717_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_17_fu_1721_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal m_diff_hi_V_fu_1727_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal Z2_ind_V_fu_1746_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_25_i_fu_1764_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_i3_fu_1761_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_39_fu_1768_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_105_fu_1784_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal exp_Z1P_m_1_V_fu_1774_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_106_fu_1823_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Val2_18_fu_1826_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_148_fu_1843_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_149_fu_1858_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_145_cast_fu_1840_p1 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_107_fu_1832_p3 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_111_fu_1870_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_110_fu_1862_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_109_fu_1855_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_108_fu_1847_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_fu_1873_p2 : STD_LOGIC_VECTOR (44 downto 0);
    signal tmp_150_fu_1891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_exp_V_fu_1899_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_exp_V_2_fu_1904_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_151_fu_1911_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_fu_1921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_20_cast_fu_1885_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_cast2_fu_1879_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_117_fu_1938_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_118_fu_1948_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_153_fu_1966_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_exp_V_fu_1970_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal loc_V_7_fu_1958_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_80_fu_1976_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp17_demorgan_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp19_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_75_fu_1802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp18_fu_1996_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp25_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_fu_2032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp27_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_76_fu_1809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp22_fu_2019_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp34_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp36_fu_2067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_78_fu_1816_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp29_fu_2049_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond1_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp46_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp48_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp49_fu_2107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp44_fu_2086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp94_fu_2113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp43_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp37_fu_2073_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp95_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp63_fu_2138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp51_fu_2125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp76_demorgan_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp71_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp72_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp73_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp96_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp74_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp64_fu_2144_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_in_fu_2192_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2204_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_19_fu_2215_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_fu_2215_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal p_Val2_19_fu_2215_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_19_fu_2215_p10 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Val2_26_fu_580_p00 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_26_fu_580_p10 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_2_fu_484_p00 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_31_fu_663_p00 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_31_fu_663_p10 : STD_LOGIC_VECTOR (46 downto 0);
    signal p_Val2_36_fu_817_p00 : STD_LOGIC_VECTOR (49 downto 0);
    signal p_Val2_36_fu_817_p10 : STD_LOGIC_VECTOR (49 downto 0);

    component SIFT2_Core_mac_muFfa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component SIFT2_Core_mul_muGfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component pow_generic_floatyd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component pow_generic_floatzec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component pow_generic_floatAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component pow_generic_floatBew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (48 downto 0) );
    end component;


    component pow_generic_floatCeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component pow_generic_floatDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component pow_generic_floatEe0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    pow_reduce_anonymo_7_U : component pow_generic_floatyd2
    generic map (
        DataWidth => 6,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_7_address0,
        ce0 => pow_reduce_anonymo_7_ce0,
        q0 => pow_reduce_anonymo_7_q0);

    pow_reduce_anonymo_6_U : component pow_generic_floatzec
    generic map (
        DataWidth => 56,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_6_address0,
        ce0 => pow_reduce_anonymo_6_ce0,
        q0 => pow_reduce_anonymo_6_q0);

    pow_reduce_anonymo_9_U : component pow_generic_floatAem
    generic map (
        DataWidth => 52,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_9_address0,
        ce0 => pow_reduce_anonymo_9_ce0,
        q0 => pow_reduce_anonymo_9_q0);

    pow_reduce_anonymo_10_U : component pow_generic_floatBew
    generic map (
        DataWidth => 49,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_10_address0,
        ce0 => pow_reduce_anonymo_10_ce0,
        q0 => pow_reduce_anonymo_10_q0);

    pow_reduce_anonymo_8_U : component pow_generic_floatCeG
    generic map (
        DataWidth => 44,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_8_address0,
        ce0 => pow_reduce_anonymo_8_ce0,
        q0 => pow_reduce_anonymo_8_q0);

    pow_reduce_anonymo_11_U : component pow_generic_floatDeQ
    generic map (
        DataWidth => 27,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_11_address0,
        ce0 => pow_reduce_anonymo_11_ce0,
        q0 => pow_reduce_anonymo_11_q0);

    pow_reduce_anonymo_U : component pow_generic_floatEe0
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pow_reduce_anonymo_address0,
        ce0 => pow_reduce_anonymo_ce0,
        q0 => pow_reduce_anonymo_q0);

    SIFT2_Core_mac_muFfa_U455 : component SIFT2_Core_mac_muFfa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 16,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_2204_p0,
        din1 => p_Val2_13_reg_2482,
        din2 => tmp_96_fu_1637_p3,
        dout => grp_fu_2204_p3);

    SIFT2_Core_mul_muGfk_U456 : component SIFT2_Core_mul_muGfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => p_Val2_19_fu_2215_p0,
        din1 => p_Val2_19_fu_2215_p1,
        dout => p_Val2_19_fu_2215_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                b_exp_2_reg_2358 <= b_exp_2_fu_768_p3;
                exp_read_reg_2221_pp0_iter2_reg <= exp_read_reg_2221_pp0_iter1_reg;
                exp_read_reg_2221_pp0_iter3_reg <= exp_read_reg_2221_pp0_iter2_reg;
                exp_read_reg_2221_pp0_iter4_reg <= exp_read_reg_2221_pp0_iter3_reg;
                exp_read_reg_2221_pp0_iter5_reg <= exp_read_reg_2221_pp0_iter4_reg;
                isNeg_reg_2415 <= m_exp_fu_1016_p2(8 downto 8);
                loc_V_5_reg_2398 <= p_Val2_44_fu_987_p1(30 downto 23);
                loc_V_reg_2232_pp0_iter2_reg <= loc_V_reg_2232_pp0_iter1_reg;
                loc_V_reg_2232_pp0_iter3_reg <= loc_V_reg_2232_pp0_iter2_reg;
                log_sum_V_reg_2274_pp0_iter2_reg <= log_sum_V_reg_2274;
                log_sum_V_reg_2274_pp0_iter3_reg <= log_sum_V_reg_2274_pp0_iter2_reg;
                log_sum_V_reg_2274_pp0_iter4_reg <= log_sum_V_reg_2274_pp0_iter3_reg;
                m_exp_reg_2403 <= m_exp_fu_1016_p2;
                p_Result_s_reg_2226_pp0_iter2_reg <= p_Result_s_reg_2226_pp0_iter1_reg;
                p_Result_s_reg_2226_pp0_iter3_reg <= p_Result_s_reg_2226_pp0_iter2_reg;
                p_Result_s_reg_2226_pp0_iter4_reg <= p_Result_s_reg_2226_pp0_iter3_reg;
                p_Result_s_reg_2226_pp0_iter5_reg <= p_Result_s_reg_2226_pp0_iter4_reg;
                p_Val2_10_reg_2463 <= p_Val2_10_fu_1488_p2;
                p_Val2_12_reg_2477 <= p_Val2_39_in_in_fu_1589_p3(65 downto 30);
                p_Val2_12_reg_2477_pp0_iter8_reg <= p_Val2_12_reg_2477;
                p_Val2_13_reg_2482 <= p_Val2_39_in_in_fu_1589_p3(65 downto 53);
                p_Val2_19_reg_2524 <= p_Val2_19_fu_2215_p2;
                p_Val2_22_reg_2393 <= p_Val2_22_fu_981_p2;
                p_Val2_56_reg_2295 <= p_Val2_27_fu_593_p2(43 downto 3);
                p_Val2_58_reg_2312 <= p_Val2_32_fu_685_p2(49 downto 6);
                p_Val2_63_reg_2504 <= p_Val2_63_fu_1737_p1;
                p_Val2_65_reg_2519 <= pow_reduce_anonymo_11_q0;
                p_Val2_72_reg_2301 <= p_Val2_27_fu_593_p2(43 downto 38);
                p_Val2_72_reg_2301_pp0_iter3_reg <= p_Val2_72_reg_2301;
                p_Val2_73_reg_2318 <= p_Val2_32_fu_685_p2(49 downto 44);
                p_Val2_s_reg_2284_pp0_iter2_reg <= p_Val2_s_reg_2284;
                p_Val2_s_reg_2284_pp0_iter3_reg <= p_Val2_s_reg_2284_pp0_iter2_reg;
                r_exp_V_3_reg_2497 <= r_exp_V_3_fu_1687_p3;
                r_exp_V_3_reg_2497_pp0_iter10_reg <= r_exp_V_3_reg_2497_pp0_iter9_reg;
                r_exp_V_3_reg_2497_pp0_iter9_reg <= r_exp_V_3_reg_2497;
                r_sign_reg_2443 <= r_sign_fu_1318_p2;
                r_sign_reg_2443_pp0_iter10_reg <= r_sign_reg_2443_pp0_iter9_reg;
                r_sign_reg_2443_pp0_iter7_reg <= r_sign_reg_2443;
                r_sign_reg_2443_pp0_iter8_reg <= r_sign_reg_2443_pp0_iter7_reg;
                r_sign_reg_2443_pp0_iter9_reg <= r_sign_reg_2443_pp0_iter8_reg;
                ssdm_int_V_write_ass_3_reg_2383 <= p_Val2_37_fu_839_p2(62 downto 40);
                tmp_112_reg_2307 <= p_Val2_27_fu_593_p2(37 downto 3);
                tmp_113_reg_2324 <= p_Val2_32_fu_685_p2(43 downto 6);
                tmp_114_reg_2378 <= p_Val2_37_fu_839_p2(62 downto 24);
                tmp_115_reg_2492 <= tmp_115_fu_1629_p2;
                tmp_115_reg_2492_pp0_iter10_reg <= tmp_115_reg_2492_pp0_iter9_reg;
                tmp_115_reg_2492_pp0_iter8_reg <= tmp_115_reg_2492;
                tmp_115_reg_2492_pp0_iter9_reg <= tmp_115_reg_2492_pp0_iter8_reg;
                tmp_136_reg_2347 <= b_exp_fu_724_p2(8 downto 8);
                tmp_136_reg_2347_pp0_iter5_reg <= tmp_136_reg_2347;
                tmp_138_reg_2352 <= b_exp_fu_724_p2(8 downto 8);
                tmp_138_reg_2352_pp0_iter5_reg <= tmp_138_reg_2352;
                tmp_139_reg_2247_pp0_iter2_reg <= tmp_139_reg_2247_pp0_iter1_reg;
                tmp_139_reg_2247_pp0_iter3_reg <= tmp_139_reg_2247_pp0_iter2_reg;
                tmp_144_reg_2487 <= p_Val2_39_in_in_fu_1589_p3(65 downto 65);
                tmp_152_reg_2471 <= p_Val2_10_fu_1488_p2(66 downto 66);
                tmp_152_reg_2471_pp0_iter10_reg <= tmp_152_reg_2471_pp0_iter9_reg;
                tmp_152_reg_2471_pp0_iter7_reg <= tmp_152_reg_2471;
                tmp_152_reg_2471_pp0_iter8_reg <= tmp_152_reg_2471_pp0_iter7_reg;
                tmp_152_reg_2471_pp0_iter9_reg <= tmp_152_reg_2471_pp0_iter8_reg;
                tmp_27_reg_2263_pp0_iter2_reg <= tmp_27_reg_2263;
                tmp_27_reg_2263_pp0_iter3_reg <= tmp_27_reg_2263_pp0_iter2_reg;
                tmp_27_reg_2263_pp0_iter4_reg <= tmp_27_reg_2263_pp0_iter3_reg;
                tmp_27_reg_2263_pp0_iter5_reg <= tmp_27_reg_2263_pp0_iter4_reg;
                tmp_31_reg_2340 <= tmp_31_fu_741_p2;
                tmp_31_reg_2340_pp0_iter5_reg <= tmp_31_reg_2340;
                tmp_38_reg_2422 <= tmp_38_fu_1167_p2;
                tmp_38_reg_2422_pp0_iter10_reg <= tmp_38_reg_2422_pp0_iter9_reg;
                tmp_38_reg_2422_pp0_iter7_reg <= tmp_38_reg_2422;
                tmp_38_reg_2422_pp0_iter8_reg <= tmp_38_reg_2422_pp0_iter7_reg;
                tmp_38_reg_2422_pp0_iter9_reg <= tmp_38_reg_2422_pp0_iter8_reg;
                tmp_50_reg_2429 <= tmp_50_fu_1223_p2;
                tmp_50_reg_2429_pp0_iter10_reg <= tmp_50_reg_2429_pp0_iter9_reg;
                tmp_50_reg_2429_pp0_iter7_reg <= tmp_50_reg_2429;
                tmp_50_reg_2429_pp0_iter8_reg <= tmp_50_reg_2429_pp0_iter7_reg;
                tmp_50_reg_2429_pp0_iter9_reg <= tmp_50_reg_2429_pp0_iter8_reg;
                tmp_54_reg_2435 <= tmp_54_fu_1258_p2;
                tmp_54_reg_2435_pp0_iter10_reg <= tmp_54_reg_2435_pp0_iter9_reg;
                tmp_54_reg_2435_pp0_iter7_reg <= tmp_54_reg_2435;
                tmp_54_reg_2435_pp0_iter8_reg <= tmp_54_reg_2435_pp0_iter7_reg;
                tmp_54_reg_2435_pp0_iter9_reg <= tmp_54_reg_2435_pp0_iter8_reg;
                tmp_60_reg_2388 <= p_Val2_8_fu_949_p2(63 downto 24);
                tmp_66_reg_2451 <= tmp_66_fu_1372_p2;
                tmp_66_reg_2451_pp0_iter10_reg <= tmp_66_reg_2451_pp0_iter9_reg;
                tmp_66_reg_2451_pp0_iter7_reg <= tmp_66_reg_2451;
                tmp_66_reg_2451_pp0_iter8_reg <= tmp_66_reg_2451_pp0_iter7_reg;
                tmp_66_reg_2451_pp0_iter9_reg <= tmp_66_reg_2451_pp0_iter8_reg;
                tmp_73_reg_2457 <= tmp_73_fu_1426_p2;
                tmp_73_reg_2457_pp0_iter10_reg <= tmp_73_reg_2457_pp0_iter9_reg;
                tmp_73_reg_2457_pp0_iter7_reg <= tmp_73_reg_2457;
                tmp_73_reg_2457_pp0_iter8_reg <= tmp_73_reg_2457_pp0_iter7_reg;
                tmp_73_reg_2457_pp0_iter9_reg <= tmp_73_reg_2457_pp0_iter8_reg;
                tmp_i1_194_reg_2334 <= tmp_i1_194_fu_736_p2;
                tmp_i1_194_reg_2334_pp0_iter5_reg <= tmp_i1_194_reg_2334;
                tmp_i2_reg_2269_pp0_iter2_reg <= tmp_i2_reg_2269;
                tmp_i2_reg_2269_pp0_iter3_reg <= tmp_i2_reg_2269_pp0_iter2_reg;
                tmp_i2_reg_2269_pp0_iter4_reg <= tmp_i2_reg_2269_pp0_iter3_reg;
                tmp_i2_reg_2269_pp0_iter5_reg <= tmp_i2_reg_2269_pp0_iter4_reg;
                tmp_s_reg_2329 <= tmp_s_fu_730_p2;
                tmp_s_reg_2329_pp0_iter5_reg <= tmp_s_reg_2329;
                x_is_n1_reg_2409 <= x_is_n1_fu_1043_p2;
                x_is_n1_reg_2409_pp0_iter10_reg <= x_is_n1_reg_2409_pp0_iter9_reg;
                x_is_n1_reg_2409_pp0_iter7_reg <= x_is_n1_reg_2409;
                x_is_n1_reg_2409_pp0_iter8_reg <= x_is_n1_reg_2409_pp0_iter7_reg;
                x_is_n1_reg_2409_pp0_iter9_reg <= x_is_n1_reg_2409_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exp_read_reg_2221 <= exp;
                exp_read_reg_2221_pp0_iter1_reg <= exp_read_reg_2221;
                loc_V_4_reg_2239 <= loc_V_4_fu_415_p1;
                loc_V_reg_2232 <= p_Val2_46_fu_393_p1(30 downto 23);
                loc_V_reg_2232_pp0_iter1_reg <= loc_V_reg_2232;
                log_sum_V_reg_2274 <= pow_reduce_anonymo_6_q0;
                p_Result_s_reg_2226 <= p_Val2_46_fu_393_p1(31 downto 31);
                p_Result_s_reg_2226_pp0_iter1_reg <= p_Result_s_reg_2226;
                    p_Val2_21_reg_2290(44 downto 13) <= p_Val2_21_fu_560_p2(44 downto 13);
                p_Val2_2_reg_2279 <= p_Val2_2_fu_484_p2;
                p_Val2_s_reg_2284 <= p_Val2_2_fu_484_p2(24 downto 21);
                tmp_139_reg_2247 <= p_Val2_46_fu_393_p1(22 downto 22);
                tmp_139_reg_2247_pp0_iter1_reg <= tmp_139_reg_2247;
                tmp_27_reg_2263 <= tmp_27_fu_443_p2;
                tmp_i2_reg_2269 <= tmp_i2_fu_448_p2;
            end if;
        end if;
    end process;
    p_Val2_21_reg_2290(12 downto 0) <= "0000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    OP1_V_6_cast_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ssdm_int_V_write_ass_3_reg_2383),46));
    Z2_ind_V_fu_1746_p4 <= p_Val2_17_fu_1721_p2(17 downto 13);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= p_1_in_fu_2192_p3;
    b_exp_1_fu_762_p2 <= std_logic_vector(signed(ap_const_lv9_182) + signed(tmp_i_cast_fu_721_p1));
    b_exp_2_fu_768_p3 <= 
        b_exp_1_fu_762_p2 when (tmp_139_reg_2247_pp0_iter3_reg(0) = '1') else 
        b_exp_fu_724_p2;
    b_exp_fu_724_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i_cast_fu_721_p1));
    bvh_d_index_fu_1270_p2 <= std_logic_vector(unsigned(ap_const_lv9_96) - unsigned(tmp_i105_cast_fu_1012_p1));
    exp_Z1P_m_1_V_fu_1774_p4 <= p_Val2_39_fu_1768_p2(18 downto 1);
    grp_fu_2204_p0 <= ap_const_lv25_B8A(13 - 1 downto 0);
    icmp_fu_1921_p2 <= "1" when (signed(tmp_151_fu_1911_p4) > signed(ap_const_lv3_0)) else "0";
    index0_V_fu_427_p4 <= p_Val2_46_fu_393_p1(22 downto 17);
        index_assign_cast_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(bvh_d_index_fu_1270_p2),32));

    isNeg_fu_1141_p3 <= m_exp_fu_1016_p2(8 downto 8);
    loc_V_4_fu_415_p1 <= p_Val2_46_fu_393_p1(23 - 1 downto 0);
    loc_V_5_fu_998_p4 <= p_Val2_44_fu_987_p1(30 downto 23);
    loc_V_6_fu_1008_p1 <= p_Val2_44_fu_987_p1(23 - 1 downto 0);
    loc_V_7_fu_1958_p3 <= 
        tmp_117_fu_1938_p4 when (tmp_150_fu_1891_p3(0) = '1') else 
        tmp_118_fu_1948_p4;
    log_sum_V_1_fu_905_p2 <= std_logic_vector(unsigned(tmp57_fu_890_p2) + unsigned(tmp93_cast_fu_901_p1));
    m_diff_hi_V_fu_1727_p4 <= p_Val2_17_fu_1721_p2(26 downto 18);
    m_exp_fu_1016_p2 <= std_logic_vector(signed(ap_const_lv9_181) + signed(tmp_i105_cast_fu_1012_p1));
    m_fix_back_V_fu_1566_p3 <= 
        tmp_91_fu_1554_p2 when (isNeg_reg_2415(0) = '1') else 
        tmp_92_fu_1560_p2;
    not_Result_i1_fu_1229_p2 <= (p_Result_47_fu_990_p3 xor ap_const_lv1_1);
    not_Result_i_fu_1032_p2 <= (p_Result_s_reg_2226_pp0_iter5_reg xor ap_const_lv1_1);
    or_cond1_fu_1927_p2 <= (tmp_115_reg_2492_pp0_iter10_reg or icmp_fu_1921_p2);
    out_exp_V_fu_1970_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) + unsigned(tmp_153_fu_1966_p1));
    p_1_in_fu_2192_p3 <= 
        p_Result_78_fu_1816_p3 when (sel_tmp74_fu_2186_p2(0) = '1') else 
        sel_tmp64_fu_2144_p3;
    p_Result_47_fu_990_p3 <= p_Val2_44_fu_987_p1(31 downto 31);
    p_Result_74_fu_1129_p2 <= (tmp_133_fu_1123_p2 and loc_V_6_fu_1008_p1);
    p_Result_75_fu_1802_p3 <= (r_sign_reg_2443_pp0_iter10_reg & ap_const_lv31_3F800000);
    p_Result_76_fu_1809_p3 <= (r_sign_reg_2443_pp0_iter10_reg & ap_const_lv31_7F800000);
    p_Result_77_fu_453_p4 <= ((ap_const_lv1_1 & loc_V_4_reg_2239) & ap_const_lv1_0);
    p_Result_78_fu_1816_p3 <= (r_sign_reg_2443_pp0_iter10_reg & ap_const_lv31_0);
    p_Result_79_fu_1458_p3 <= (ap_const_lv2_1 & loc_V_6_fu_1008_p1);
    p_Result_80_fu_1976_p4 <= ((r_sign_reg_2443_pp0_iter10_reg & out_exp_V_fu_1970_p2) & loc_V_7_fu_1958_p3);
    p_Val2_10_fu_1488_p0 <= p_Val2_24_fu_1472_p3;
    p_Val2_10_fu_1488_p1 <= tmp_85_fu_1448_p4;
    p_Val2_10_fu_1488_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_10_fu_1488_p0) * signed(p_Val2_10_fu_1488_p1))), 67));
    p_Val2_11_fu_1539_p3 <= 
        tmp_87_fu_1529_p2 when (isNeg_reg_2415(0) = '1') else 
        tmp_88_fu_1534_p2;
    p_Val2_15_fu_1698_p1 <= r_exp_V_3_reg_2497;
    p_Val2_15_fu_1698_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv45_B17217F7D) * signed(p_Val2_15_fu_1698_p1))), 45));
    p_Val2_16_fu_1704_p4 <= p_Val2_15_fu_1698_p2(44 downto 9);
    p_Val2_17_fu_1721_p2 <= std_logic_vector(signed(tmp_101_fu_1714_p1) - signed(tmp_102_fu_1717_p1));
    p_Val2_18_fu_1826_p2 <= std_logic_vector(unsigned(ap_const_lv28_4) + unsigned(tmp_106_fu_1823_p1));
    p_Val2_19_fu_2215_p0 <= p_Val2_19_fu_2215_p00(18 - 1 downto 0);
    p_Val2_19_fu_2215_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_105_fu_1784_p4),36));
    p_Val2_19_fu_2215_p1 <= p_Val2_19_fu_2215_p10(18 - 1 downto 0);
    p_Val2_19_fu_2215_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_Z1P_m_1_V_fu_1774_p4),36));
    p_Val2_20_cast2_fu_1879_p2 <= std_logic_vector(unsigned(tmp_111_fu_1870_p1) + unsigned(tmp_110_fu_1862_p3));
    p_Val2_20_cast_fu_1885_p2 <= std_logic_vector(unsigned(tmp_109_fu_1855_p1) + unsigned(tmp_108_fu_1847_p3));
    p_Val2_20_fu_1873_p2 <= std_logic_vector(unsigned(tmp_145_cast_fu_1840_p1) + unsigned(tmp_107_fu_1832_p3));
    p_Val2_21_fu_560_p2 <= std_logic_vector(unsigned(tmp_170_i_i_cast_fu_552_p1) + unsigned(tmp_171_i_i_fu_556_p1));
    p_Val2_22_fu_981_p2 <= std_logic_vector(signed(tmp_93_cast_fu_973_p1) + signed(tmp_81_fu_977_p1));
    p_Val2_23_fu_1442_p2 <= std_logic_vector(unsigned(tmp_83_fu_1438_p1) + unsigned(tmp_82_fu_1435_p1));
    p_Val2_24_fu_1472_p3 <= 
        p_Val2_s_195_fu_1466_p2 when (p_Result_47_fu_990_p3(0) = '1') else 
        p_Result_79_fu_1458_p3;
    p_Val2_25_fu_1584_p2 <= std_logic_vector(shift_right(signed(p_Val2_10_reg_2463),to_integer(unsigned('0' & tmp_94_fu_1580_p1(31-1 downto 0)))));
    p_Val2_26_fu_580_p0 <= p_Val2_26_fu_580_p00(4 - 1 downto 0);
    p_Val2_26_fu_580_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_2284),43));
    p_Val2_26_fu_580_p1 <= p_Val2_26_fu_580_p10(39 - 1 downto 0);
    p_Val2_26_fu_580_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_6_fu_566_p3),43));
    p_Val2_26_fu_580_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_26_fu_580_p0) * unsigned(p_Val2_26_fu_580_p1), 43));
    p_Val2_27_fu_593_p2 <= std_logic_vector(unsigned(tmp_172_i_i_fu_586_p1) - unsigned(tmp_173_i_i_fu_589_p1));
    p_Val2_29_fu_629_p3 <= (ap_const_lv8_80 & p_Val2_56_reg_2295);
    p_Val2_2_fu_484_p0 <= p_Val2_2_fu_484_p00(6 - 1 downto 0);
    p_Val2_2_fu_484_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_7_q0),25));
    p_Val2_2_fu_484_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &p_Val2_2_fu_484_p0) * signed(tmp_75_fu_473_p3))), 25));
    p_Val2_30_fu_651_p2 <= std_logic_vector(unsigned(tmp_162_i_i_fu_647_p1) + unsigned(tmp_161_i_i_cast_fu_643_p1));
    p_Val2_31_fu_663_p0 <= p_Val2_31_fu_663_p00(6 - 1 downto 0);
    p_Val2_31_fu_663_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_72_reg_2301),47));
    p_Val2_31_fu_663_p1 <= p_Val2_31_fu_663_p10(41 - 1 downto 0);
    p_Val2_31_fu_663_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_56_reg_2295),47));
    p_Val2_31_fu_663_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_31_fu_663_p0) * unsigned(p_Val2_31_fu_663_p1), 47));
    p_Val2_32_fu_685_p2 <= std_logic_vector(unsigned(tmp_163_i_i_fu_669_p1) - unsigned(tmp_165_i_i_cast_fu_681_p1));
    p_Val2_34_fu_783_p3 <= (ap_const_lv13_1000 & p_Val2_58_reg_2312);
    p_Val2_35_fu_805_p2 <= std_logic_vector(unsigned(tmp_178_i_i_fu_801_p1) + unsigned(tmp_177_i_i_cast_fu_797_p1));
    p_Val2_36_fu_817_p0 <= p_Val2_36_fu_817_p00(6 - 1 downto 0);
    p_Val2_36_fu_817_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_73_reg_2318),50));
    p_Val2_36_fu_817_p1 <= p_Val2_36_fu_817_p10(44 - 1 downto 0);
    p_Val2_36_fu_817_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_58_reg_2312),50));
    p_Val2_36_fu_817_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_36_fu_817_p0) * unsigned(p_Val2_36_fu_817_p1), 50));
    p_Val2_37_fu_839_p2 <= std_logic_vector(unsigned(tmp_179_i_i_fu_823_p1) - unsigned(tmp_181_i_i_cast_fu_835_p1));
    p_Val2_39_fu_1768_p2 <= std_logic_vector(unsigned(tmp_25_i_fu_1764_p1) + unsigned(tmp_i3_fu_1761_p1));
    p_Val2_39_in_in_fu_1589_p3 <= 
        p_Val2_25_fu_1584_p2 when (tmp_143_fu_1573_p3(0) = '1') else 
        p_Val2_11_fu_1539_p3;
    p_Val2_3_fu_872_p1 <= b_exp_2_reg_2358;
    p_Val2_3_fu_872_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv52_B17217F7D1C) * signed(p_Val2_3_fu_872_p1))), 52));
    p_Val2_44_fu_987_p1 <= exp_read_reg_2221_pp0_iter5_reg;
    p_Val2_46_fu_393_p1 <= base_r;
    p_Val2_63_fu_1737_p1 <= p_Val2_17_fu_1721_p2(18 - 1 downto 0);
    p_Val2_6_fu_566_p3 <= (p_Val2_2_reg_2279 & ap_const_lv14_0);
    p_Val2_7_fu_536_p3 <= 
        tmp_95_fu_522_p4 when (tmp_141_fu_504_p3(0) = '1') else 
        tmp_99_fu_532_p1;
    p_Val2_8_fu_949_p2 <= std_logic_vector(unsigned(tmp_90_cast_fu_941_p1) - unsigned(tmp_91_cast_fu_945_p1));
        p_Val2_9_fu_1432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_60_reg_2388),65));

        p_Val2_i_cast_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(log_sum_V_1_fu_905_p2),65));

    p_Val2_s_195_fu_1466_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(p_Result_79_fu_1458_p3));
    p_s_fu_1679_p3 <= 
        tmp_97_fu_1648_p4 when (tmp_98_fu_1667_p2(0) = '1') else 
        ret_V_5_fu_1673_p2;
    phitmp_fu_1135_p2 <= "0" when (p_Result_74_fu_1129_p2 = ap_const_lv23_0) else "1";
    pow_reduce_anonymo_10_address0 <= tmp_167_i_i_fu_779_p1(6 - 1 downto 0);

    pow_reduce_anonymo_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            pow_reduce_anonymo_10_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_11_address0 <= tmp_103_fu_1741_p1(9 - 1 downto 0);

    pow_reduce_anonymo_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            pow_reduce_anonymo_11_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_6_address0 <= tmp_76_fu_437_p1(6 - 1 downto 0);

    pow_reduce_anonymo_6_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pow_reduce_anonymo_6_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_7_address0 <= tmp_76_fu_437_p1(6 - 1 downto 0);

    pow_reduce_anonymo_7_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pow_reduce_anonymo_7_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_8_address0 <= tmp_183_i_i_fu_845_p1(6 - 1 downto 0);

    pow_reduce_anonymo_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            pow_reduce_anonymo_8_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_9_address0 <= tmp_175_i_i_fu_775_p1(4 - 1 downto 0);

    pow_reduce_anonymo_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            pow_reduce_anonymo_9_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pow_reduce_anonymo_address0 <= tmp_i2_196_fu_1756_p1(5 - 1 downto 0);

    pow_reduce_anonymo_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            pow_reduce_anonymo_ce0 <= ap_const_logic_1;
        else 
            pow_reduce_anonymo_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_fu_918_p0 <= OP1_V_6_cast_fu_915_p1(23 - 1 downto 0);
    r_V_fu_918_p1 <= OP1_V_6_cast_fu_915_p1(23 - 1 downto 0);
    r_V_fu_918_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_918_p0) * unsigned(r_V_fu_918_p1), 46));
    r_exp_V_2_fu_1904_p3 <= 
        r_exp_V_3_reg_2497_pp0_iter10_reg when (tmp_150_fu_1891_p3(0) = '1') else 
        r_exp_V_fu_1899_p2;
    r_exp_V_3_fu_1687_p3 <= 
        p_s_fu_1679_p3 when (tmp_145_fu_1657_p3(0) = '1') else 
        tmp_97_fu_1648_p4;
    r_exp_V_fu_1899_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(r_exp_V_3_reg_2497_pp0_iter10_reg));
    r_sign_fu_1318_p2 <= (y_is_odd_1_fu_1312_p2 and x_is_neg_fu_1097_p2);
    ret_V_5_fu_1673_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(tmp_97_fu_1648_p4));
    rev_fu_1247_p2 <= (tmp_136_reg_2347_pp0_iter5_reg xor ap_const_lv1_1);
    sel_tmp14_fu_1985_p3 <= 
        ap_const_lv32_3F800000 when (tmp_38_reg_2422_pp0_iter10_reg(0) = '1') else 
        p_Result_80_fu_1976_p4;
    sel_tmp17_demorgan_fu_1992_p2 <= (tmp_50_reg_2429_pp0_iter10_reg or tmp_38_reg_2422_pp0_iter10_reg);
    sel_tmp18_fu_1996_p3 <= 
        sel_tmp14_fu_1985_p3 when (sel_tmp17_demorgan_fu_1992_p2(0) = '1') else 
        ap_const_lv32_7FFFFFFF;
    sel_tmp19_fu_2004_p2 <= (tmp_38_reg_2422_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp20_fu_2009_p2 <= (tmp_50_reg_2429_pp0_iter10_reg and sel_tmp19_fu_2004_p2);
    sel_tmp21_fu_2014_p2 <= (x_is_n1_reg_2409_pp0_iter10_reg and sel_tmp20_fu_2009_p2);
    sel_tmp22_fu_2019_p3 <= 
        p_Result_75_fu_1802_p3 when (sel_tmp21_fu_2014_p2(0) = '1') else 
        sel_tmp18_fu_1996_p3;
    sel_tmp25_fu_2027_p2 <= (x_is_n1_reg_2409_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp26_fu_2032_p2 <= (sel_tmp25_fu_2027_p2 and sel_tmp20_fu_2009_p2);
    sel_tmp27_fu_2038_p2 <= (tmp_66_reg_2451_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp28_fu_2043_p2 <= (sel_tmp27_fu_2038_p2 and sel_tmp26_fu_2032_p2);
    sel_tmp29_fu_2049_p3 <= 
        p_Result_76_fu_1809_p3 when (sel_tmp28_fu_2043_p2(0) = '1') else 
        sel_tmp22_fu_2019_p3;
    sel_tmp34_fu_2057_p2 <= (tmp_66_reg_2451_pp0_iter10_reg and sel_tmp26_fu_2032_p2);
    sel_tmp35_fu_2062_p2 <= (tmp_73_reg_2457_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp36_fu_2067_p2 <= (sel_tmp35_fu_2062_p2 and sel_tmp34_fu_2057_p2);
    sel_tmp37_fu_2073_p3 <= 
        p_Result_78_fu_1816_p3 when (sel_tmp36_fu_2067_p2(0) = '1') else 
        sel_tmp29_fu_2049_p3;
    sel_tmp43_fu_2081_p2 <= (tmp_73_reg_2457_pp0_iter10_reg and sel_tmp34_fu_2057_p2);
    sel_tmp44_fu_2086_p2 <= (tmp_152_reg_2471_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp46_fu_2091_p2 <= (tmp_54_reg_2435_pp0_iter10_reg and or_cond1_fu_1927_p2);
    sel_tmp47_fu_2096_p2 <= (tmp_54_reg_2435_pp0_iter10_reg xor ap_const_lv1_1);
    sel_tmp48_fu_2101_p2 <= (sel_tmp47_fu_2096_p2 and icmp_fu_1921_p2);
    sel_tmp49_fu_2107_p2 <= (sel_tmp48_fu_2101_p2 or sel_tmp46_fu_2091_p2);
    sel_tmp4_fu_1288_p2 <= (tmp_52_fu_1252_p2 xor ap_const_lv1_1);
    sel_tmp50_fu_2119_p2 <= (tmp94_fu_2113_p2 and sel_tmp43_fu_2081_p2);
    sel_tmp51_fu_2125_p3 <= 
        p_Result_76_fu_1809_p3 when (sel_tmp50_fu_2119_p2(0) = '1') else 
        sel_tmp37_fu_2073_p3;
    sel_tmp63_fu_2138_p2 <= (tmp95_fu_2133_p2 and sel_tmp43_fu_2081_p2);
    sel_tmp64_fu_2144_p3 <= 
        p_Result_78_fu_1816_p3 when (sel_tmp63_fu_2138_p2(0) = '1') else 
        sel_tmp51_fu_2125_p3;
    sel_tmp6_fu_1306_p2 <= (tmp43_fu_1300_p2 and tmp42_fu_1294_p2);
    sel_tmp71_fu_2158_p2 <= (tmp_54_reg_2435_pp0_iter10_reg and sel_tmp_fu_2152_p2);
    sel_tmp72_fu_2168_p2 <= (sel_tmp76_demorgan_fu_2163_p2 xor ap_const_lv1_1);
    sel_tmp73_fu_2174_p2 <= (sel_tmp72_fu_2168_p2 or sel_tmp71_fu_2158_p2);
    sel_tmp74_fu_2186_p2 <= (tmp96_fu_2180_p2 and sel_tmp43_fu_2081_p2);
    sel_tmp76_demorgan_fu_2163_p2 <= (tmp_54_reg_2435_pp0_iter10_reg or icmp_fu_1921_p2);
    sel_tmp_fu_2152_p2 <= (or_cond1_fu_1927_p2 xor ap_const_lv1_1);
    sf_fu_512_p4 <= ((ap_const_lv5_10 & p_Val2_2_fu_484_p2) & ap_const_lv13_0);
    sh_assign_2_fu_1515_p3 <= 
        sh_assign_4_cast1_fu_1507_p1 when (isNeg_reg_2415(0) = '1') else 
        m_exp_reg_2403;
        sh_assign_3_cast_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_2_fu_1515_p3),32));

    sh_assign_3_fu_1502_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(loc_V_5_reg_2398));
        sh_assign_4_cast1_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_3_fu_1502_p2),9));

        sh_assign_4_cast_fu_1511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_assign_3_fu_1502_p2),32));

    ssdm_int_V_write_ass_1_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_10_q0),50));
    ssdm_int_V_write_ass_2_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_8_q0),50));
    ssdm_int_V_write_ass_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_9_q0),56));
    tmp35_fu_1086_p2 <= (tmp_1692_i1_fu_1082_p2 or not_Result_i_fu_1032_p2);
    tmp36_fu_1149_p2 <= (phitmp_fu_1135_p2 or isNeg_fu_1141_p3);
    tmp37_fu_1161_p2 <= (x_is_p1_fu_1037_p2 or tmp_37_fu_1155_p2);
    tmp38_fu_1179_p2 <= (x_is_neg_fu_1097_p2 and tmp_44_fu_1173_p2);
    tmp40_fu_1191_p2 <= (tmp_39_fu_1185_p2 and tmp36_fu_1149_p2);
    tmp41_fu_1203_p2 <= (tmp_48_fu_1197_p2 or tmp_1691_i_fu_1072_p2);
    tmp42_fu_1294_p2 <= (tmp_55_fu_1264_p2 and tmp_54_fu_1258_p2);
    tmp43_fu_1300_p2 <= (y_is_odd_fu_1280_p3 and sel_tmp4_fu_1288_p2);
    tmp47_fu_1346_p2 <= (tmp_64_fu_1340_p2 or tmp_63_fu_1335_p2);
    tmp48_fu_1352_p2 <= (tmp_61_fu_1330_p2 or tmp_58_fu_1324_p2);
    tmp54_fu_1400_p2 <= (tmp_70_fu_1394_p2 or tmp_69_fu_1389_p2);
    tmp55_fu_1406_p2 <= (tmp_68_fu_1383_p2 or tmp_67_fu_1378_p2);
    tmp57_fu_890_p2 <= std_logic_vector(unsigned(ssdm_int_V_write_ass_fu_878_p1) + unsigned(log_sum_V_reg_2274_pp0_iter4_reg));
    tmp58_fu_895_p2 <= std_logic_vector(unsigned(ssdm_int_V_write_ass_2_fu_886_p1) + unsigned(ssdm_int_V_write_ass_1_fu_882_p1));
    tmp93_cast_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp58_fu_895_p2),56));
    tmp94_fu_2113_p2 <= (sel_tmp49_fu_2107_p2 and sel_tmp44_fu_2086_p2);
    tmp95_fu_2133_p2 <= (tmp_152_reg_2471_pp0_iter10_reg and sel_tmp49_fu_2107_p2);
    tmp96_fu_2180_p2 <= (tmp_116_fu_1932_p2 and sel_tmp73_fu_2174_p2);
        tmp_100_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m_fix_back_V_fu_1566_p3),67));

        tmp_101_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_12_reg_2477_pp0_iter8_reg),37));

        tmp_102_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_16_fu_1704_p4),37));

    tmp_103_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_diff_hi_V_fu_1727_p4),64));
    tmp_105_fu_1784_p4 <= pow_reduce_anonymo_11_q0(26 downto 9);
    tmp_106_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_65_reg_2519),28));
    tmp_107_fu_1832_p3 <= (p_Val2_18_fu_1826_p2 & ap_const_lv17_0);
    tmp_108_fu_1847_p3 <= (tmp_148_fu_1843_p1 & ap_const_lv17_0);
    tmp_109_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_19_reg_2524),44));
    tmp_110_fu_1862_p3 <= (tmp_149_fu_1858_p1 & ap_const_lv17_0);
    tmp_111_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_19_reg_2524),43));
    tmp_115_fu_1629_p2 <= "0" when (tmp_100_fu_1625_p1 = p_Val2_10_reg_2463) else "1";
    tmp_116_fu_1932_p2 <= "1" when (signed(r_exp_V_2_fu_1904_p3) < signed(ap_const_lv10_382)) else "0";
    tmp_117_fu_1938_p4 <= p_Val2_20_cast_fu_1885_p2(42 downto 20);
    tmp_118_fu_1948_p4 <= p_Val2_20_cast2_fu_1879_p2(41 downto 19);
    tmp_130_fu_1103_p4 <= p_Val2_44_fu_987_p1(27 downto 23);
    tmp_131_fu_1113_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(tmp_130_fu_1103_p4));
    tmp_132_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_131_fu_1113_p2),23));
    tmp_133_fu_1123_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv23_7FFFFF),to_integer(unsigned('0' & tmp_132_fu_1119_p1(23-1 downto 0)))));
    tmp_140_fu_500_p1 <= p_Val2_2_fu_484_p2(21 - 1 downto 0);
    tmp_141_fu_504_p3 <= p_Val2_2_fu_484_p2(24 downto 24);
    tmp_142_fu_1546_p1 <= p_Val2_11_fu_1539_p3(66 - 1 downto 0);
    tmp_143_fu_1573_p3 <= m_exp_reg_2403(8 downto 8);
    tmp_145_cast_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_19_reg_2524),45));
    tmp_145_fu_1657_p3 <= grp_fu_2204_p3(24 downto 24);
    tmp_146_fu_1664_p1 <= grp_fu_2204_p3(15 - 1 downto 0);
    tmp_148_fu_1843_p1 <= p_Val2_18_fu_1826_p2(27 - 1 downto 0);
    tmp_149_fu_1858_p1 <= p_Val2_18_fu_1826_p2(26 - 1 downto 0);
    tmp_150_fu_1891_p3 <= p_Val2_20_fu_1873_p2(43 downto 43);
    tmp_151_fu_1911_p4 <= r_exp_V_2_fu_1904_p3(9 downto 7);
    tmp_153_fu_1966_p1 <= r_exp_V_2_fu_1904_p3(8 - 1 downto 0);
    tmp_161_i_i_cast_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_161_i_i_fu_636_p3),50));
    tmp_161_i_i_fu_636_p3 <= (tmp_112_reg_2307 & ap_const_lv14_0);
    tmp_162_i_i_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_29_fu_629_p3),50));
    tmp_163_i_i_fu_669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_30_fu_651_p2),51));
    tmp_165_i_i_cast_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_165_i_i_fu_673_p3),51));
    tmp_165_i_i_fu_673_p3 <= (p_Val2_31_fu_663_p2 & ap_const_lv1_0);
    tmp_167_i_i_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_72_reg_2301_pp0_iter3_reg),64));
    tmp_1691_i1_fu_1078_p2 <= (tmp_i2_reg_2269_pp0_iter5_reg and tmp_i1_194_reg_2334_pp0_iter5_reg);
    tmp_1691_i_fu_1072_p2 <= (tmp_i_fu_1048_p2 and tmp_i1_fu_1066_p2);
    tmp_1692_i1_fu_1082_p2 <= (tmp_i1_194_reg_2334_pp0_iter5_reg and tmp_27_reg_2263_pp0_iter5_reg);
    tmp_1692_i_fu_1060_p2 <= (tmp_i_fu_1048_p2 and tmp_i_193_fu_1054_p2);
    tmp_170_i_i_cast_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_170_i_i_fu_544_p3),45));
    tmp_170_i_i_fu_544_p3 <= (tmp_140_fu_500_p1 & ap_const_lv22_0);
    tmp_171_i_i_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_7_fu_536_p3),45));
    tmp_172_i_i_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_21_reg_2290),46));
    tmp_173_i_i_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_26_fu_580_p2),46));
    tmp_175_i_i_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_2284_pp0_iter3_reg),64));
    tmp_177_i_i_cast_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_177_i_i_fu_790_p3),63));
    tmp_177_i_i_fu_790_p3 <= (tmp_113_reg_2324 & ap_const_lv24_0);
    tmp_178_i_i_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_34_fu_783_p3),63));
    tmp_179_i_i_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_35_fu_805_p2),64));
    tmp_181_i_i_cast_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_181_i_i_fu_827_p3),64));
    tmp_181_i_i_fu_827_p3 <= (p_Val2_36_fu_817_p2 & ap_const_lv6_0);
    tmp_183_i_i_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_73_reg_2318),64));
    tmp_25_i_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pow_reduce_anonymo_q0),19));
    tmp_27_fu_443_p2 <= "1" when (loc_V_4_reg_2239 = ap_const_lv23_0) else "0";
    tmp_31_fu_741_p2 <= "1" when (loc_V_reg_2232_pp0_iter3_reg = ap_const_lv8_0) else "0";
    tmp_37_fu_1155_p2 <= (x_is_n1_fu_1043_p2 and tmp_1692_i_fu_1060_p2);
    tmp_38_fu_1167_p2 <= (tmp_fu_1022_p2 or tmp37_fu_1161_p2);
    tmp_39_fu_1185_p2 <= "1" when (signed(m_exp_fu_1016_p2) < signed(ap_const_lv9_17)) else "0";
    tmp_44_fu_1173_p2 <= (tmp_1692_i_fu_1060_p2 xor ap_const_lv1_1);
    tmp_48_fu_1197_p2 <= (tmp40_fu_1191_p2 and tmp38_fu_1179_p2);
    tmp_49_fu_1215_p3 <= (ap_const_lv31_0 & tmp_62_fu_1209_p2);
    tmp_50_fu_1223_p2 <= "1" when (tmp_49_fu_1215_p3 = ap_const_lv32_0) else "0";
    tmp_52_fu_1252_p2 <= "1" when (m_exp_fu_1016_p2 = ap_const_lv9_0) else "0";
    tmp_53_fu_1358_p2 <= (tmp48_fu_1352_p2 or tmp47_fu_1346_p2);
    tmp_54_fu_1258_p2 <= "1" when (signed(m_exp_fu_1016_p2) > signed(ap_const_lv9_0)) else "0";
    tmp_55_fu_1264_p2 <= "1" when (signed(m_exp_fu_1016_p2) < signed(ap_const_lv9_18)) else "0";
    tmp_58_fu_1324_p2 <= (y_is_pinf_fu_1235_p2 and rev_fu_1247_p2);
    tmp_61_fu_1330_p2 <= (y_is_ninf_fu_1241_p2 and tmp_138_reg_2352_pp0_iter5_reg);
    tmp_62_fu_1209_p2 <= (tmp_1691_i1_fu_1078_p2 or tmp41_fu_1203_p2);
    tmp_63_fu_1335_p2 <= (tmp_31_reg_2340_pp0_iter5_reg and p_Result_47_fu_990_p3);
    tmp_64_fu_1340_p2 <= (tmp_1692_i1_fu_1082_p2 and not_Result_i1_fu_1229_p2);
    tmp_65_fu_1364_p3 <= (ap_const_lv31_0 & tmp_53_fu_1358_p2);
    tmp_66_fu_1372_p2 <= "1" when (tmp_65_fu_1364_p3 = ap_const_lv32_0) else "0";
    tmp_67_fu_1378_p2 <= (y_is_pinf_fu_1235_p2 and tmp_138_reg_2352_pp0_iter5_reg);
    tmp_68_fu_1383_p2 <= (y_is_ninf_fu_1241_p2 and rev_fu_1247_p2);
    tmp_69_fu_1389_p2 <= (tmp_31_reg_2340_pp0_iter5_reg and not_Result_i1_fu_1229_p2);
    tmp_70_fu_1394_p2 <= (tmp_1692_i1_fu_1082_p2 and p_Result_47_fu_990_p3);
    tmp_71_fu_1412_p2 <= (tmp55_fu_1406_p2 or tmp54_fu_1400_p2);
    tmp_72_fu_1418_p3 <= (ap_const_lv31_0 & tmp_71_fu_1412_p2);
    tmp_73_fu_1426_p2 <= "1" when (tmp_72_fu_1418_p3 = ap_const_lv32_0) else "0";
    tmp_74_fu_462_p3 <= (ap_const_lv1_1 & loc_V_4_reg_2239);
    tmp_75_fu_473_p3 <= 
        tmp_77_fu_469_p1 when (tmp_139_reg_2247(0) = '1') else 
        p_Result_77_fu_453_p4;
    tmp_76_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index0_V_fu_427_p4),64));
    tmp_77_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_462_p3),25));
    tmp_78_fu_924_p4 <= r_V_fu_918_p2(45 downto 1);
    tmp_79_fu_934_p3 <= (tmp_114_reg_2378 & ap_const_lv24_0);
    tmp_80_fu_965_p3 <= (p_Val2_3_fu_872_p2 & ap_const_lv12_0);
    tmp_81_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_i_cast_fu_911_p1),66));
    tmp_82_fu_1435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_22_reg_2393),67));
    tmp_83_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_9_fu_1432_p1),67));
    tmp_85_fu_1448_p4 <= p_Val2_23_fu_1442_p2(64 downto 22);
    tmp_86_fu_1525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_3_cast_fu_1521_p1),67));
    tmp_87_fu_1529_p2 <= std_logic_vector(shift_right(signed(p_Val2_10_reg_2463),to_integer(unsigned('0' & tmp_86_fu_1525_p1(31-1 downto 0)))));
    tmp_88_fu_1534_p2 <= std_logic_vector(shift_left(unsigned(p_Val2_10_reg_2463),to_integer(unsigned('0' & tmp_86_fu_1525_p1(31-1 downto 0)))));
    tmp_90_cast_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_934_p3),64));
    tmp_90_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_3_cast_fu_1521_p1),66));
    tmp_91_cast_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_fu_924_p4),64));
    tmp_91_fu_1554_p2 <= std_logic_vector(shift_left(unsigned(tmp_142_fu_1546_p1),to_integer(unsigned('0' & tmp_90_fu_1550_p1(31-1 downto 0)))));
    tmp_92_fu_1560_p2 <= std_logic_vector(shift_right(signed(tmp_142_fu_1546_p1),to_integer(unsigned('0' & tmp_90_fu_1550_p1(31-1 downto 0)))));
        tmp_93_cast_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_80_fu_965_p3),66));

    tmp_94_fu_1580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_assign_4_cast_fu_1511_p1),67));
    tmp_95_fu_522_p4 <= ((ap_const_lv5_10 & p_Val2_2_fu_484_p2) & ap_const_lv14_0);
    tmp_96_fu_1637_p3 <= (tmp_144_reg_2487 & ap_const_lv15_4000);
    tmp_97_fu_1648_p4 <= grp_fu_2204_p3(24 downto 15);
    tmp_98_fu_1667_p2 <= "1" when (tmp_146_fu_1664_p1 = ap_const_lv15_0) else "0";
    tmp_99_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_fu_512_p4),44));
    tmp_fu_1022_p2 <= "1" when (loc_V_5_fu_998_p4 = ap_const_lv8_0) else "0";
    tmp_i105_cast_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_5_fu_998_p4),9));
    tmp_i1_194_fu_736_p2 <= "1" when (loc_V_reg_2232_pp0_iter3_reg = ap_const_lv8_FF) else "0";
    tmp_i1_fu_1066_p2 <= "0" when (loc_V_6_fu_1008_p1 = ap_const_lv23_0) else "1";
    tmp_i2_196_fu_1756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Z2_ind_V_fu_1746_p4),64));
    tmp_i2_fu_448_p2 <= "0" when (loc_V_4_reg_2239 = ap_const_lv23_0) else "1";
    tmp_i3_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_63_reg_2504),19));
    tmp_i_193_fu_1054_p2 <= "1" when (loc_V_6_fu_1008_p1 = ap_const_lv23_0) else "0";
    tmp_i_cast_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loc_V_reg_2232_pp0_iter3_reg),9));
    tmp_i_fu_1048_p2 <= "1" when (loc_V_5_fu_998_p4 = ap_const_lv8_FF) else "0";
    tmp_s_fu_730_p2 <= "1" when (b_exp_fu_724_p2 = ap_const_lv9_0) else "0";
    x_is_1_fu_1028_p2 <= (tmp_s_reg_2329_pp0_iter5_reg and tmp_27_reg_2263_pp0_iter5_reg);
    x_is_n1_fu_1043_p2 <= (x_is_1_fu_1028_p2 and p_Result_s_reg_2226_pp0_iter5_reg);
    x_is_neg_demorgan_fu_1092_p2 <= (tmp_31_reg_2340_pp0_iter5_reg or tmp35_fu_1086_p2);
    x_is_neg_fu_1097_p2 <= (x_is_neg_demorgan_fu_1092_p2 xor ap_const_lv1_1);
    x_is_p1_fu_1037_p2 <= (x_is_1_fu_1028_p2 and not_Result_i_fu_1032_p2);
    y_is_ninf_fu_1241_p2 <= (tmp_1692_i_fu_1060_p2 and p_Result_47_fu_990_p3);
    y_is_odd_1_fu_1312_p2 <= (tmp_52_fu_1252_p2 or sel_tmp6_fu_1306_p2);
    y_is_odd_fu_1280_p3 <= loc_V_6_fu_1008_p1(to_integer(unsigned(index_assign_cast_fu_1276_p1)) downto to_integer(unsigned(index_assign_cast_fu_1276_p1))) when (to_integer(unsigned(index_assign_cast_fu_1276_p1))>= 0 and to_integer(unsigned(index_assign_cast_fu_1276_p1))<=22) else "-";
    y_is_pinf_fu_1235_p2 <= (tmp_1692_i_fu_1060_p2 and not_Result_i1_fu_1229_p2);
end behav;
