Warning (10268): Verilog HDL information at shift_reg.sv(92): always construct contains both blocking and non-blocking assignments File: C:/Users/vishn/Desktop/AniRISC-V/mp4/hdl/shift_reg.sv Line: 92
