{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707787730342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707787730347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 03:28:50 2024 " "Processing started: Tue Feb 13 03:28:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707787730347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787730347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KBD -c KBDINTF " "Command: quartus_map --read_settings_files=on --write_settings_files=off KBD -c KBDINTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787730347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707787730759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "rtl/random.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/random.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "rtl/lpf.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/lpf.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "rtl/bitrec.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "rtl/byterec.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KEYBOARD_DECODER " "Found entity 1: KEYBOARD_DECODER" {  } { { "rtl/KEYBOARD_DECODER.bdf" "" { Schematic "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/KEYBOARD_DECODER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/singlekeydecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/singlekeydecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleKeyDecoder " "Found entity 1: singleKeyDecoder" {  } { { "rtl/singleKeyDecoder.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/singleKeyDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "rtl/simple_up_counter.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_random.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_random.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_RANDOM " "Found entity 1: TOP_RANDOM" {  } { { "rtl/TOP_RANDOM.bdf" "" { Schematic "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/TOP_RANDOM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexSS " "Found entity 1: HexSS" {  } { { "rtl/HexSS.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/HexSS.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBDINTF " "Found entity 1: TOP_KBDINTF" {  } { { "rtl/TOP_KBDINTF.bdf" "" { Schematic "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/TOP_KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_5mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_5mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_5MHz " "Found entity 1: clock_5MHz" {  } { { "clock_5MHz.v" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/clock_5MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_5mhz/clock_5mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_5mhz/clock_5mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_5MHz_0002 " "Found entity 1: clock_5MHz_0002" {  } { { "clock_5MHz/clock_5MHz_0002.v" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/clock_5MHz/clock_5MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/oneshot.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/oneshot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "rtl/oneshot.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/oneshot.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/make_brake_extended_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/make_brake_extended_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 make_brake_extended_decoder " "Found entity 1: make_brake_extended_decoder" {  } { { "rtl/make_brake_extended_decoder.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/make_brake_extended_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707787737423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787737423 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "normal_code byterec.sv(34) " "Verilog HDL Implicit Net warning at byterec.sv(34): created implicit net for \"normal_code\"" {  } { { "rtl/byterec.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/byterec.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707787737424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"ext_code\"" {  } { { "rtl/byterec.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707787737424 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"rel_code\"" {  } { { "rtl/byterec.sv" "" { Text "C:/Quartus Lab Projects/hw_debug/KBD_12_02_2024_restored/rtl/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707787737424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitrec " "Elaborating entity \"bitrec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707787737449 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707787737848 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707787737986 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_5MHz 16 " "Ignored 16 assignments for entity \"clock_5MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_5MHz -sip clock_5MHz.sip -library lib_clock_5MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_5MHz -sip clock_5MHz.sip -library lib_clock_5MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707787737991 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity clock_5MHz -sip clock_5MHz.sip -library lib_clock_5MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity clock_5MHz -sip clock_5MHz.sip -library lib_clock_5MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707787737991 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_5MHz -sip clock_5MHz.sip -library lib_clock_5MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_5MHz -sip clock_5MHz.sip -library lib_clock_5MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1707787737991 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707787737991 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clock_5MHz_0002 317 " "Ignored 317 assignments for entity \"clock_5MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1707787737991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707787738104 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707787738104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707787738127 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707787738127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707787738127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707787738127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707787738138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 03:28:58 2024 " "Processing ended: Tue Feb 13 03:28:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707787738138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707787738138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707787738138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707787738138 ""}
