/* Cyclone V FPGA devices */
#define LW_BRIDGE_BASE         0xFF200000
#define IMAGE_READER_BASE      0x00002000

/* Currently unused */
#define AV_CONFIG_BASE         0x00003000
#define AUDIO_BASE             0x00003040

// Audio Core Registers
#define FIFOSPACE              1               // word offset
#define LDATA                  2               // word offset
#define RDATA                  3               // word offset

#define LW_BRIDGE_SPAN         0x00005000
