{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1491953308063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1491953308063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:28:27 2017 " "Processing started: Tue Apr 11 20:28:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1491953308063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1491953308063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp02 -c Exp02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp02 -c Exp02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1491953308063 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1491953308493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/LCD_Display.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1491953309289 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953309289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953309289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1491953309294 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953309294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953309294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "Idecode.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Idecode.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1491953309300 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "Idecode.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Idecode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953309300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953309300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exp02-exec " "Found design unit 1: Exp02-exec" {  } { { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1491953309306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exp02 " "Found entity 1: Exp02" {  } { { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953309306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953309306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "Control.VHD" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Control.VHD" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1491953309310 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.VHD" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Control.VHD" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953309310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953309310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "Execute.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Execute.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1491953309315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Execute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953309315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953309315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exp02 " "Elaborating entity \"Exp02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1491953309444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SignExtend Exp02.vhd(60) " "Verilog HDL or VHDL warning at Exp02.vhd(60): object \"SignExtend\" assigned a value but never read" {  } { { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1491953309461 "|Exp02"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "displaySwitch Exp02.vhd(64) " "VHDL Signal Declaration warning at Exp02.vhd(64): used implicit default value for signal \"displaySwitch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1491953309462 "|Exp02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:lcd " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:lcd\"" {  } { { "Exp02.vhd" "lcd" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953309576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch Ifetch:IFT " "Elaborating entity \"Ifetch\" for hierarchy \"Ifetch:IFT\"" {  } { { "Exp02.vhd" "IFT" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953309638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ifetch:IFT\|altsyncram:data_memory " "Elaborating entity \"altsyncram\" for hierarchy \"Ifetch:IFT\|altsyncram:data_memory\"" {  } { { "Ifetch.vhd" "data_memory" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953310325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ifetch:IFT\|altsyncram:data_memory " "Elaborated megafunction instantiation \"Ifetch:IFT\|altsyncram:data_memory\"" {  } { { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1491953310388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ifetch:IFT\|altsyncram:data_memory " "Instantiated megafunction \"Ifetch:IFT\|altsyncram:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.mif " "Parameter \"init_file\" = \"program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1491953310408 ""}  } { { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1491953310408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tin3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tin3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tin3 " "Found entity 1: altsyncram_tin3" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1491953310631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1491953310631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tin3 Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated " "Elaborating entity \"altsyncram_tin3\" for hierarchy \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953310633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTR " "Elaborating entity \"control\" for hierarchy \"control:CTR\"" {  } { { "Exp02.vhd" "CTR" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953310800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode Idecode:IDEC " "Elaborating entity \"Idecode\" for hierarchy \"Idecode:IDEC\"" {  } { { "Exp02.vhd" "IDEC" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953310821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:EXE " "Elaborating entity \"Execute\" for hierarchy \"Execute:EXE\"" {  } { { "Exp02.vhd" "EXE" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1491953311073 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[0\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[1\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[2\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[3\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[4\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[5\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[6\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[7\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[8\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[9\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[10\] " "Synthesized away node \"Ifetch:IFT\|altsyncram:data_memory\|altsyncram_tin3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tin3.tdf" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/db/altsyncram_tin3.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Ifetch.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Ifetch.vhd" 23 0 0 } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1491953312085 "|Exp02|Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1491953312085 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1491953312085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1491953317147 "|Exp02|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1491953317147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1491953321306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1491953321306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InstrALU " "No output dependent on input pin \"InstrALU\"" {  } { { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1491953321748 "|Exp02|InstrALU"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1491953321748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2672 " "Implemented 2672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1491953321749 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1491953321749 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1491953321749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2635 " "Implemented 2635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1491953321749 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1491953321749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1491953321749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1491953321804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 20:28:41 2017 " "Processing ended: Tue Apr 11 20:28:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1491953321804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1491953321804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1491953321804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1491953321804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1491953323286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1491953323287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:28:42 2017 " "Processing started: Tue Apr 11 20:28:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1491953323287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1491953323287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Exp02 -c Exp02 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Exp02 -c Exp02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1491953323287 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1491953323462 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Exp02 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Exp02\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1491953323556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1491953323630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1491953323630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1491953325959 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1491953325984 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1491953327239 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1491953327239 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1491953327239 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/" { { 0 { 0 ""} 0 3257 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1491953327249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/" { { 0 { 0 ""} 0 3258 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1491953327249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/" { { 0 { 0 ""} 0 3259 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1491953327249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1491953327249 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1491953327255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Exp02.sdc " "Synopsys Design Constraints File file not found: 'Exp02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1491953328073 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1491953328074 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1491953328128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock48MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock48MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1491953328439 ""}  } { { "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programs/altera/12.1/quartus/bin/pin_planner.ppl" { clock48MHz } } } { "d:/programs/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock48MHz" } } } } { "Exp02.vhd" "" { Text "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/Exp02.vhd" 6 0 0 } } { "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock48MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1491953328439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1491953328973 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1491953328982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1491953328982 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1491953328992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1491953329003 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1491953329012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1491953329012 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1491953329022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1491953329262 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1491953329275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1491953329275 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1491953329358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1491953334220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1491953335807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1491953335833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1491953345775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1491953345775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1491953347169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1491953354249 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1491953354249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1491953364754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1491953364759 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1491953364759 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1491953364873 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1491953364994 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1491953364994 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1491953366212 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1491953366490 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1491953367960 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1491953368595 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1491953368694 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1491953368865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/output_files/Exp02.fit.smsg " "Generated suppressed messages file C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/output_files/Exp02.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1491953369343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1491953370289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 20:29:30 2017 " "Processing ended: Tue Apr 11 20:29:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1491953370289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1491953370289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1491953370289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1491953370289 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1491953372695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1491953372697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:29:32 2017 " "Processing started: Tue Apr 11 20:29:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1491953372697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1491953372697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Exp02 -c Exp02 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Exp02 -c Exp02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1491953372697 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1491953375662 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1491953375782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1491953377181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 20:29:37 2017 " "Processing ended: Tue Apr 11 20:29:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1491953377181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1491953377181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1491953377181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1491953377181 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1491953378250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1491953379404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1491953379405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:29:38 2017 " "Processing started: Tue Apr 11 20:29:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1491953379405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1491953379405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Exp02 -c Exp02 " "Command: quartus_sta Exp02 -c Exp02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1491953379405 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1491953379614 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1491953379926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1491953380002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1491953380002 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Exp02.sdc " "Synopsys Design Constraints File file not found: 'Exp02.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1491953380378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1491953380379 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock48MHz clock48MHz " "create_clock -period 1.000 -name clock48MHz clock48MHz" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1491953380390 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1491953380390 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1491953380390 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1491953380416 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1491953380437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1491953380506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.211 " "Worst-case setup slack is -17.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.211      -236.724 clock48MHz  " "  -17.211      -236.724 clock48MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.656    -12126.441 clock  " "  -13.656    -12126.441 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1491953380513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock48MHz  " "    0.391         0.000 clock48MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204         0.000 clock  " "    1.204         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1491953380544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1491953380551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1491953380559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -1046.758 clock  " "   -1.423     -1046.758 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -61.380 clock48MHz  " "   -1.380       -61.380 clock48MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953380567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1491953380567 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1491953381658 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1491953381661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1491953381867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.494 " "Worst-case setup slack is -7.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.494       -80.085 clock48MHz  " "   -7.494       -80.085 clock48MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.292     -5539.882 clock  " "   -6.292     -5539.882 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1491953381883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock48MHz  " "    0.215         0.000 clock48MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532         0.000 clock  " "    0.532         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1491953381928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1491953381939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1491953381951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -1046.758 clock  " "   -1.423     -1046.758 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -61.380 clock48MHz  " "   -1.380       -61.380 clock48MHz " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1491953381964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1491953381964 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1491953383235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1491953383335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1491953383339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1491953383618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 20:29:43 2017 " "Processing ended: Tue Apr 11 20:29:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1491953383618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1491953383618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1491953383618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1491953383618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1491953385666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1491953385667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 20:29:45 2017 " "Processing started: Tue Apr 11 20:29:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1491953385667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1491953385667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Exp02 -c Exp02 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Exp02 -c Exp02" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1491953385667 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Exp02.vho\", \"Exp02_fast.vho Exp02_vhd.sdo Exp02_vhd_fast.sdo C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/simulation/modelsim/ simulation " "Generated files \"Exp02.vho\", \"Exp02_fast.vho\", \"Exp02_vhd.sdo\" and \"Exp02_vhd_fast.sdo\" in directory \"C:/Users/Gabriel/Documents/BCC3/LabArq/Exp02/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1491953388796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1491953388941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 20:29:48 2017 " "Processing ended: Tue Apr 11 20:29:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1491953388941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1491953388941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1491953388941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1491953388941 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1491953389648 ""}
