<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>LOCATE VREF</title><link rel="Prev" href="locate.htm" title="Previous" /><link rel="Next" href="MAXDELAY.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/preferences.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pm1Og_002fxjm_002ftbeiF2JGTkN0g" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/locate_vref.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1278033">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="preference_descriptions.htm#1278033">Preferences</a> &gt; LOCATE VREF</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1278033" class="Heading2"><span></span>LOCATE VREF</h3><p id="ww1297321" class="BodyAfterHead"><span></span>Assigns a PIO site that will serve as the input pin for an on-chip voltage reference. Referenced input voltage pins are required when implementing an externally referenced signaling standard such as HSTL or SSTL. After the Vref location has been established, it can be associated with a port group.</p><h5 id="ww1293496" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1293494" class="Body"><span></span>All</p><h5 id="ww1278810" class="HeadingRunIn"><span></span>Syntax</h5><p id="ww1278827" class="Body"><span></span>LOCATE VREF <span style="font-style: italic">&lt;vref_name&gt;</span> SITE <span style="font-style: italic">&lt;site_name&gt;</span> [RAIL <span style="font-style: italic">&lt;rail_number&gt;</span>] IOTYPE &lt;iotype value&gt;;</p><p id="ww1278828" class="Body"><span></span>where:</p><p id="ww1278043" class="Body"><span></span><span style="font-style: italic">&lt;vref_name&gt;</span> ::= string</p><p id="ww1278044" class="Body"><span></span><span style="font-style: italic">&lt;rail_num&gt;</span> ::= integer or [Vref1|Vref2] (LatticeSC/M only)</p><p id="ww1278210" class="Body"><span></span>&lt;<span style="font-style: italic">iotype_value</span>&gt; ::= [HSTL18_I | HTSL18_II | HSTL15_I | SSTL33_I | SSTL3D_II | SSTL25_I, SSTAL25_II, SSTL18_I | SSTL18_II]</p><p id="ww1278219" class="Body"><span></span>For more details regarding I/O type, see the sysIO Usage Guide for your target device family.</p><p id="ww1278192" class="Body"><span></span>For LatticeSC/M devices, each bank can support up to two separate VREF input voltages, VREF1 and VREF2, that set the threshold for the referenced input buffers. Any I/O in the bank can potentially be used to input a VREF voltage. Once the I/O pin within the bank becomes the external VREF input pin, it is no longer available for use as an I/O. If differential outputs that require external bias are implemented in a bank, then the VREF1 of that bank will be used to provide this bias. This VREF1 pin can no longer be available as a VREF pin. For more information, see the LatticeSC PURESPEED I/O Usage Guide, <span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=28642" target="_blank">TN1088</a></span>)</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1278134" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1278136" class="CellBody"><span></span>The LOCATE VREF &lt;<em class="Emphasis">vref_name</em>&gt; preference is not available for MachXO devices.</div><div id="ww1278137" class="CellBody"><span></span>The LOCATE VREF &lt;<em class="Emphasis">vref_name</em>&gt; RAIL &lt;<em class="Emphasis">rail_num</em>&gt; preference is available only for LatticeSC/M devices.</div></td></tr></table></div><h5 id="ww1181238" class="HeadingRunIn"><span></span>Example – Associate VREF by Signaling Standard</h5><p id="ww1278074" class="Body"><span></span>This LOCATE preference, in the .lpf file, establishes the N21 pin as a voltage reference named VREF1_BANK_3:</p><pre id="ww1278089" class="Code">LOCATE VREF "VREF1_BANK_3" SITE "N21" IOTYPE "SSTL18_I";</pre><p id="ww1278234" class="Body"><span></span>The following DEFINE PORT GROUP “d1_group” and IOBUF GROUP create a user-defined alias for d1_0-d1_7 and assign the port group signal standard SSTL18_I.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1278358" class="Code">DEFINE PORT GROUP "d1_group" "d1_0"</pre><pre id="ww1278359" class="Code">"d1_1"</pre><pre id="ww1278360" class="Code">"d1_2"</pre><pre id="ww1278361" class="Code">"d1_3"</pre><pre id="ww1278362" class="Code">"d1_4"</pre><pre id="ww1278363" class="Code">"d1_5"</pre><pre id="ww1278364" class="Code">"d1_6"</pre><pre id="ww1278365" class="Code">"d1_7" ;</pre><pre id="ww1278354" class="Code">IOBUF GROUP "d1_group" IO_TYPE=SSTL18_I ;</pre></td></tr></table></div><p id="ww1278245" class="Body"><span></span>After map the .prf file will contain the following preferences.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1278453" class="Code">SCHEMATIC START;</pre><pre id="ww1278454" class="Code">PGROUP "group_a" VREF "VREF1_BANK_3"</pre><pre id="ww1278455" class="Code">COMP "d0_4"</pre><pre id="ww1278456" class="Code">COMP "d0_3"</pre><pre id="ww1278457" class="Code">COMP "d0_2"</pre><pre id="ww1278458" class="Code">COMP "d0_1"</pre><pre id="ww1278459" class="Code">COMP "d0_0";</pre><pre id="ww1278460" class="Code">SCHEMATIC END;</pre><pre id="ww1278375" class="Code">LOCATE VREF "VREF1_BANK_3" SITE "N21";</pre></td></tr></table></div><h5 id="ww1278531" class="HeadingRunIn"><span></span>Example – Associate VREF with a PORT GROUP</h5><p id="ww1278537" class="Body"><span></span>This LOCATE preference, in the .lpf file, establishes the D11 pin as a voltage reference named vref_a:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1237363" class="Code">LOCATE VREF "vref_a" SITE "D11" ;</pre></td></tr></table></div><p id="ww1206261" class="Body"><span></span>This example, in the .lpf file, defines a port group as “group_a” and assigns it the “vref_a” voltage reference:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1237380" class="Code">DEFINE PORT GROUP "group_a" "d0_0" </pre><pre id="ww1237381" class="Code">"d0_1" </pre><pre id="ww1237382" class="Code">"d0_2" </pre><pre id="ww1237383" class="Code">"d0_3" </pre><pre id="ww1237384" class="Code">"d0_4" ;</pre><pre id="ww1237385" class="Code">IOBUF GROUP "group_a" IO_TYPE=SSTL18_I VREF=vref_a ;</pre></td></tr></table></div><p id="ww1206305" class="Body"><span></span>Diamond displays this information in Spreadsheet View. The Spreadsheet View’s Port Assignments sheet enables you to set up a Vref location and afterwards assign it to an input port or port group by simply right-clicking in the Vref column.</p><p id="ww1297592" class="Body"><span></span>After map, the .prf file will contain the following preferences:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1297576" class="Code">SCHEMATIC START;</pre><pre id="ww1297577" class="Code">PGROUP "group_a" VREF "vref_a" </pre><pre id="ww1297578" class="Code">	COMP "d0_4"</pre><pre id="ww1297579" class="Code">	COMP "d0_3"</pre><pre id="ww1297580" class="Code">	COMP "d0_2"</pre><pre id="ww1297581" class="Code">	COMP "d0_1"</pre><pre id="ww1297582" class="Code">	COMP "d0_0";</pre><pre id="ww1297583" class="Code">SCHEMATIC END ;</pre><pre id="ww1297584" class="Code">COMMERCIAL ;</pre><pre id="ww1297585" class="Code">LOCATE VREF "vref_a" SITE "D11" ;</pre><pre id="ww1297586" class="Code">LOCATE VREF "vref_b" SITE "Y7" ;</pre><pre id="ww1297587" class="Code">DEFINE PORT GROUP "group_a" "d0_0" </pre><pre id="ww1297588" class="Code">"d0_1" </pre><pre id="ww1297589" class="Code">"d0_2" </pre><pre id="ww1297590" class="Code">"d0_3" </pre><pre id="ww1297591" class="Code">"d0_4" ;</pre></td></tr></table></div><h5 id="ww1381766" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1381778" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8524" target="_blank">TN1262</a></span>, <span style="font-style: italic">ECP5 sysIO Usage Guide</span></div><div id="ww1381770" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=8524" target="_blank">TN1056</a></span>, <span style="font-style: italic">LatticeECP/EC and LatticeXP sysIO Usage Guide</span></div><div id="ww1317141" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=28642" target="_blank">TN­1088</a></span>, <span style="font-style: italic">LatticeSC PURESPEED I/O Usage Guide</span></div><div id="ww1317143" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21639" target="_blank">TN1102</a></span>, <span style="font-style: italic">LatticeECP2/M sysIO Usage Guide</span></div><div id="ww1317145" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=32317" target="_blank">TN1177</a></span>, <span style="font-style: italic">LatticeECP3 sysIO Usage Guide</span></div><div id="ww1392377" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=24546" target="_blank">TN1136</a></span>, <span style="font-style: italic">LatticeXP2 sysIO Usage Guide</span></div><div id="ww1392390" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=9920" target="_blank">TN1091</a></span>, <span style="font-style: italic">MachXO sysIO Usage Guide</span></div><div id="ww1392381" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=39083" target="_blank">TN1202</a></span>, <span style="font-style: italic">MachXO2 sysIO Usage Guide</span></div><div id="ww1392383" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=50125" target="_blank">TN1280</a></span>, <span style="font-style: italic">MachXO3L sysIO Usage Guide</span></div><div id="ww1397515" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="http://www.latticesemi.com/view_document?document_id=51657" target="_blank">TN1305</a></span>, <span style="font-style: italic">CrossLink sysI/O Usage Guide</span></div><div id="ww1423075" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>FPGA TN-02065, <span style="font-style: italic">Implementing High-Speed Interfaces with MachXO3D Device</span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>