            Task                |     Time Spent
---|---
Construct ADD SUB SLT           |  2h30m
Construct AND NAND OR NOR XOR   |  0h20m
Construct ALU LUT			    |  1h00m
Construct top level ALU module  |  2h00m
Construct Test Bench, and debug |  2h00m
Analyze Worst Propagation Delay |  0h15m
Create writeup.md               |  1h30m